Loading plugins phase: Elapsed time ==> 0s.256ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Kyle\Downloads\classes\Senior_Design\WiFiChessBoard\Micro\Bootloadable.cydsn\Bootloadable.cyprj -d CY8C5287AXI-LP095 -s C:\Users\Kyle\Downloads\classes\Senior_Design\WiFiChessBoard\Micro\Bootloadable.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.054ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.110ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Bootloadable.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kyle\Downloads\classes\Senior_Design\WiFiChessBoard\Micro\Bootloadable.cydsn\Bootloadable.cyprj -dcpsoc3 Bootloadable.v -verilog
======================================================================

======================================================================
Compiling:  Bootloadable.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kyle\Downloads\classes\Senior_Design\WiFiChessBoard\Micro\Bootloadable.cydsn\Bootloadable.cyprj -dcpsoc3 Bootloadable.v -verilog
======================================================================

======================================================================
Compiling:  Bootloadable.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kyle\Downloads\classes\Senior_Design\WiFiChessBoard\Micro\Bootloadable.cydsn\Bootloadable.cyprj -dcpsoc3 -verilog Bootloadable.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Apr 27 14:10:29 2016


======================================================================
Compiling:  Bootloadable.v
Program  :   vpp
Options  :    -yv2 -q10 Bootloadable.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Apr 27 14:10:29 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Bootloadable.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Bootloadable.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kyle\Downloads\classes\Senior_Design\WiFiChessBoard\Micro\Bootloadable.cydsn\Bootloadable.cyprj -dcpsoc3 -verilog Bootloadable.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Apr 27 14:10:29 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Kyle\Downloads\classes\Senior_Design\WiFiChessBoard\Micro\Bootloadable.cydsn\codegentemp\Bootloadable.ctl'.
Linking 'C:\Users\Kyle\Downloads\classes\Senior_Design\WiFiChessBoard\Micro\Bootloadable.cydsn\codegentemp\Bootloadable.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Bootloadable.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kyle\Downloads\classes\Senior_Design\WiFiChessBoard\Micro\Bootloadable.cydsn\Bootloadable.cyprj -dcpsoc3 -verilog Bootloadable.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Apr 27 14:10:30 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Kyle\Downloads\classes\Senior_Design\WiFiChessBoard\Micro\Bootloadable.cydsn\codegentemp\Bootloadable.ctl'.
Linking 'C:\Users\Kyle\Downloads\classes\Senior_Design\WiFiChessBoard\Micro\Bootloadable.cydsn\codegentemp\Bootloadable.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Esp_UART:BUART:reset_sr\
	\Esp_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\Esp_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_104
	\Esp_UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\Esp_UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\Esp_UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\Esp_UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\Esp_UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\Esp_UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\Esp_UART:BUART:sRX:MODULE_5:lt\
	\Esp_UART:BUART:sRX:MODULE_5:eq\
	\Esp_UART:BUART:sRX:MODULE_5:gt\
	\Esp_UART:BUART:sRX:MODULE_5:gte\
	\Esp_UART:BUART:sRX:MODULE_5:lte\
	\Debug_UART:BUART:reset_sr\
	\Debug_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\Debug_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_71
	\Debug_UART:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\Debug_UART:BUART:sRX:MODULE_10:g1:a0:xeq\
	\Debug_UART:BUART:sRX:MODULE_10:g1:a0:xlt\
	\Debug_UART:BUART:sRX:MODULE_10:g1:a0:xlte\
	\Debug_UART:BUART:sRX:MODULE_10:g1:a0:xgt\
	\Debug_UART:BUART:sRX:MODULE_10:g1:a0:xgte\
	\Debug_UART:BUART:sRX:MODULE_10:lt\
	\Debug_UART:BUART:sRX:MODULE_10:eq\
	\Debug_UART:BUART:sRX:MODULE_10:gt\
	\Debug_UART:BUART:sRX:MODULE_10:gte\
	\Debug_UART:BUART:sRX:MODULE_10:lte\


Deleted 50 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing one to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Esp_UART:BUART:tx_hd_send_break\ to zero
Aliasing \Esp_UART:BUART:HalfDuplexSend\ to zero
Aliasing \Esp_UART:BUART:FinalParityType_1\ to zero
Aliasing \Esp_UART:BUART:FinalParityType_0\ to zero
Aliasing \Esp_UART:BUART:FinalAddrMode_2\ to zero
Aliasing \Esp_UART:BUART:FinalAddrMode_1\ to zero
Aliasing \Esp_UART:BUART:FinalAddrMode_0\ to zero
Aliasing \Esp_UART:BUART:tx_ctrl_mark\ to zero
Aliasing \Esp_UART:BUART:tx_status_6\ to zero
Aliasing \Esp_UART:BUART:tx_status_5\ to zero
Aliasing \Esp_UART:BUART:tx_status_4\ to zero
Aliasing \Esp_UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \Esp_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \Esp_UART:BUART:rx_status_1\ to zero
Aliasing \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Esp_Rx_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Esp_Tx_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Debug_UART:BUART:tx_hd_send_break\ to zero
Aliasing \Debug_UART:BUART:HalfDuplexSend\ to zero
Aliasing \Debug_UART:BUART:FinalParityType_1\ to zero
Aliasing \Debug_UART:BUART:FinalParityType_0\ to zero
Aliasing \Debug_UART:BUART:FinalAddrMode_2\ to zero
Aliasing \Debug_UART:BUART:FinalAddrMode_1\ to zero
Aliasing \Debug_UART:BUART:FinalAddrMode_0\ to zero
Aliasing \Debug_UART:BUART:tx_ctrl_mark\ to zero
Aliasing \Debug_UART:BUART:tx_status_6\ to zero
Aliasing \Debug_UART:BUART:tx_status_5\ to zero
Aliasing \Debug_UART:BUART:tx_status_4\ to zero
Aliasing \Debug_UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \Debug_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Debug_UART:BUART:sRX:s23Poll:MODIN6_1\ to \Debug_UART:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \Debug_UART:BUART:sRX:s23Poll:MODIN6_0\ to \Debug_UART:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Debug_UART:BUART:sRX:s23Poll:MODIN7_1\ to \Debug_UART:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \Debug_UART:BUART:sRX:s23Poll:MODIN7_0\ to \Debug_UART:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \Debug_UART:BUART:rx_status_1\ to zero
Aliasing \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newb_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Debug_Rx_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Debug_Tx_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Esp_Rst_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Slp_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Stp_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Dir_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Slp_2_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Stp_2_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Dir_2_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Lim_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Lim_2_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__En_A_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__En_Sw_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Em_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__En_B_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Row_0_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Col_0_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Col_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Col_2_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Col_3_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Col_4_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Col_5_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Col_6_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Col_7_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Col_8_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Col_9_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Col_10_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Col_11_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Row_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Row_2_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Row_3_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Row_4_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Row_5_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Row_6_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Row_7_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Esp_UART:BUART:reset_reg\\D\ to zero
Aliasing \Esp_UART:BUART:rx_break_status\\D\ to zero
Aliasing \Debug_UART:BUART:reset_reg\\D\ to zero
Aliasing \Debug_UART:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[2] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[3] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[4] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[5] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[6] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[7] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire one[24] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire Net_108[27] = \Esp_UART:BUART:tx_interrupt_out\[48]
Removing Rhs of wire Net_109[31] = \Esp_UART:BUART:rx_interrupt_out\[49]
Removing Lhs of wire \Esp_UART:Net_61\[32] = \Esp_UART:Net_9\[29]
Removing Lhs of wire \Esp_UART:BUART:tx_hd_send_break\[36] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:HalfDuplexSend\[37] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:FinalParityType_1\[38] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:FinalParityType_0\[39] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:FinalAddrMode_2\[40] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:FinalAddrMode_1\[41] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:FinalAddrMode_0\[42] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:tx_ctrl_mark\[43] = zero[8]
Removing Rhs of wire \Esp_UART:BUART:tx_bitclk_enable_pre\[53] = \Esp_UART:BUART:tx_bitclk_dp\[89]
Removing Lhs of wire \Esp_UART:BUART:tx_counter_tc\[99] = \Esp_UART:BUART:tx_counter_dp\[90]
Removing Lhs of wire \Esp_UART:BUART:tx_status_6\[100] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:tx_status_5\[101] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:tx_status_4\[102] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:tx_status_1\[104] = \Esp_UART:BUART:tx_fifo_empty\[67]
Removing Lhs of wire \Esp_UART:BUART:tx_status_3\[106] = \Esp_UART:BUART:tx_fifo_notfull\[66]
Removing Lhs of wire \Esp_UART:BUART:rx_count7_bit8_wire\[166] = zero[8]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[174] = \Esp_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[185]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[176] = \Esp_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[186]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[177] = \Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[202]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[178] = \Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[216]
Removing Lhs of wire \Esp_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[179] = MODIN1_1[180]
Removing Rhs of wire MODIN1_1[180] = \Esp_UART:BUART:pollcount_1\[172]
Removing Lhs of wire \Esp_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[181] = MODIN1_0[182]
Removing Rhs of wire MODIN1_0[182] = \Esp_UART:BUART:pollcount_0\[175]
Removing Lhs of wire \Esp_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[188] = one[24]
Removing Lhs of wire \Esp_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[189] = one[24]
Removing Lhs of wire \Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[190] = MODIN1_1[180]
Removing Lhs of wire MODIN2_1[191] = MODIN1_1[180]
Removing Lhs of wire \Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[192] = MODIN1_0[182]
Removing Lhs of wire MODIN2_0[193] = MODIN1_0[182]
Removing Lhs of wire \Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[194] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[195] = one[24]
Removing Lhs of wire \Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[196] = MODIN1_1[180]
Removing Lhs of wire \Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[197] = MODIN1_0[182]
Removing Lhs of wire \Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[198] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[199] = one[24]
Removing Lhs of wire \Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[204] = MODIN1_1[180]
Removing Lhs of wire MODIN3_1[205] = MODIN1_1[180]
Removing Lhs of wire \Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[206] = MODIN1_0[182]
Removing Lhs of wire MODIN3_0[207] = MODIN1_0[182]
Removing Lhs of wire \Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[208] = one[24]
Removing Lhs of wire \Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[209] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[210] = MODIN1_1[180]
Removing Lhs of wire \Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[211] = MODIN1_0[182]
Removing Lhs of wire \Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[212] = one[24]
Removing Lhs of wire \Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[213] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:rx_status_1\[220] = zero[8]
Removing Rhs of wire \Esp_UART:BUART:rx_status_2\[221] = \Esp_UART:BUART:rx_parity_error_status\[222]
Removing Rhs of wire \Esp_UART:BUART:rx_status_3\[223] = \Esp_UART:BUART:rx_stop_bit_error\[224]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[234] = \Esp_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[283]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[238] = \Esp_UART:BUART:sRX:MODULE_5:g1:a0:xneq\[305]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[239] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[240] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[241] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[242] = MODIN4_6[243]
Removing Rhs of wire MODIN4_6[243] = \Esp_UART:BUART:rx_count_6\[161]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[244] = MODIN4_5[245]
Removing Rhs of wire MODIN4_5[245] = \Esp_UART:BUART:rx_count_5\[162]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[246] = MODIN4_4[247]
Removing Rhs of wire MODIN4_4[247] = \Esp_UART:BUART:rx_count_4\[163]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[248] = MODIN4_3[249]
Removing Rhs of wire MODIN4_3[249] = \Esp_UART:BUART:rx_count_3\[164]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[250] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[251] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[252] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[253] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[254] = one[24]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[255] = one[24]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[256] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[257] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[258] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[259] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[260] = MODIN4_6[243]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[261] = MODIN4_5[245]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[262] = MODIN4_4[247]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[263] = MODIN4_3[249]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[264] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[265] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[266] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[267] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[268] = one[24]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[269] = one[24]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[270] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[285] = \Esp_UART:BUART:rx_postpoll\[120]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[286] = \Esp_UART:BUART:rx_parity_bit\[237]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[287] = \Esp_UART:BUART:rx_postpoll\[120]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[288] = \Esp_UART:BUART:rx_parity_bit\[237]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[289] = \Esp_UART:BUART:rx_postpoll\[120]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[290] = \Esp_UART:BUART:rx_parity_bit\[237]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[292] = one[24]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[293] = \Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[291]
Removing Lhs of wire \Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[294] = \Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[291]
Removing Lhs of wire tmpOE__Esp_Rx_net_0[316] = one[24]
Removing Lhs of wire tmpOE__Esp_Tx_net_0[321] = one[24]
Removing Rhs of wire Net_75[327] = \Debug_UART:BUART:tx_interrupt_out\[348]
Removing Rhs of wire Net_76[331] = \Debug_UART:BUART:rx_interrupt_out\[349]
Removing Lhs of wire \Debug_UART:Net_61\[332] = \Debug_UART:Net_9\[329]
Removing Lhs of wire \Debug_UART:BUART:tx_hd_send_break\[336] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:HalfDuplexSend\[337] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:FinalParityType_1\[338] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:FinalParityType_0\[339] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:FinalAddrMode_2\[340] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:FinalAddrMode_1\[341] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:FinalAddrMode_0\[342] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:tx_ctrl_mark\[343] = zero[8]
Removing Rhs of wire \Debug_UART:BUART:tx_bitclk_enable_pre\[353] = \Debug_UART:BUART:tx_bitclk_dp\[389]
Removing Lhs of wire \Debug_UART:BUART:tx_counter_tc\[399] = \Debug_UART:BUART:tx_counter_dp\[390]
Removing Lhs of wire \Debug_UART:BUART:tx_status_6\[400] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:tx_status_5\[401] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:tx_status_4\[402] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:tx_status_1\[404] = \Debug_UART:BUART:tx_fifo_empty\[367]
Removing Lhs of wire \Debug_UART:BUART:tx_status_3\[406] = \Debug_UART:BUART:tx_fifo_notfull\[366]
Removing Lhs of wire \Debug_UART:BUART:rx_count7_bit8_wire\[466] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[474] = \Debug_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[485]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[476] = \Debug_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[486]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[477] = \Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[502]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[478] = \Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[516]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[479] = \Debug_UART:BUART:sRX:s23Poll:MODIN5_1\[480]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:MODIN5_1\[480] = \Debug_UART:BUART:pollcount_1\[472]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[481] = \Debug_UART:BUART:sRX:s23Poll:MODIN5_0\[482]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:MODIN5_0\[482] = \Debug_UART:BUART:pollcount_0\[475]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[488] = one[24]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[489] = one[24]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[490] = \Debug_UART:BUART:pollcount_1\[472]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:MODIN6_1\[491] = \Debug_UART:BUART:pollcount_1\[472]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[492] = \Debug_UART:BUART:pollcount_0\[475]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:MODIN6_0\[493] = \Debug_UART:BUART:pollcount_0\[475]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[494] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[495] = one[24]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[496] = \Debug_UART:BUART:pollcount_1\[472]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[497] = \Debug_UART:BUART:pollcount_0\[475]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[498] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[499] = one[24]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[504] = \Debug_UART:BUART:pollcount_1\[472]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:MODIN7_1\[505] = \Debug_UART:BUART:pollcount_1\[472]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[506] = \Debug_UART:BUART:pollcount_0\[475]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:MODIN7_0\[507] = \Debug_UART:BUART:pollcount_0\[475]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[508] = one[24]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[509] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[510] = \Debug_UART:BUART:pollcount_1\[472]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[511] = \Debug_UART:BUART:pollcount_0\[475]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[512] = one[24]
Removing Lhs of wire \Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[513] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:rx_status_1\[520] = zero[8]
Removing Rhs of wire \Debug_UART:BUART:rx_status_2\[521] = \Debug_UART:BUART:rx_parity_error_status\[522]
Removing Rhs of wire \Debug_UART:BUART:rx_status_3\[523] = \Debug_UART:BUART:rx_stop_bit_error\[524]
Removing Lhs of wire \Debug_UART:BUART:sRX:cmp_vv_vv_MODGEN_9\[534] = \Debug_UART:BUART:sRX:MODULE_9:g2:a0:lta_0\[583]
Removing Lhs of wire \Debug_UART:BUART:sRX:cmp_vv_vv_MODGEN_10\[538] = \Debug_UART:BUART:sRX:MODULE_10:g1:a0:xneq\[605]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newa_6\[539] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newa_5\[540] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newa_4\[541] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newa_3\[542] = \Debug_UART:BUART:sRX:MODIN8_6\[543]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODIN8_6\[543] = \Debug_UART:BUART:rx_count_6\[461]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newa_2\[544] = \Debug_UART:BUART:sRX:MODIN8_5\[545]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODIN8_5\[545] = \Debug_UART:BUART:rx_count_5\[462]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newa_1\[546] = \Debug_UART:BUART:sRX:MODIN8_4\[547]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODIN8_4\[547] = \Debug_UART:BUART:rx_count_4\[463]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newa_0\[548] = \Debug_UART:BUART:sRX:MODIN8_3\[549]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODIN8_3\[549] = \Debug_UART:BUART:rx_count_3\[464]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newb_6\[550] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newb_5\[551] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newb_4\[552] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newb_3\[553] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newb_2\[554] = one[24]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newb_1\[555] = one[24]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:newb_0\[556] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:dataa_6\[557] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:dataa_5\[558] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:dataa_4\[559] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:dataa_3\[560] = \Debug_UART:BUART:rx_count_6\[461]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:dataa_2\[561] = \Debug_UART:BUART:rx_count_5\[462]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:dataa_1\[562] = \Debug_UART:BUART:rx_count_4\[463]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:dataa_0\[563] = \Debug_UART:BUART:rx_count_3\[464]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:datab_6\[564] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:datab_5\[565] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:datab_4\[566] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:datab_3\[567] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:datab_2\[568] = one[24]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:datab_1\[569] = one[24]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_9:g2:a0:datab_0\[570] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_10:g1:a0:newa_0\[585] = \Debug_UART:BUART:rx_postpoll\[420]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_10:g1:a0:newb_0\[586] = \Debug_UART:BUART:rx_parity_bit\[537]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_10:g1:a0:dataa_0\[587] = \Debug_UART:BUART:rx_postpoll\[420]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_10:g1:a0:datab_0\[588] = \Debug_UART:BUART:rx_parity_bit\[537]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[589] = \Debug_UART:BUART:rx_postpoll\[420]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[590] = \Debug_UART:BUART:rx_parity_bit\[537]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[592] = one[24]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[593] = \Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[591]
Removing Lhs of wire \Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[594] = \Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[591]
Removing Lhs of wire tmpOE__Debug_Rx_net_0[616] = one[24]
Removing Lhs of wire tmpOE__Debug_Tx_net_0[621] = one[24]
Removing Lhs of wire tmpOE__Esp_Rst_net_0[627] = one[24]
Removing Lhs of wire tmpOE__Slp_1_net_0[633] = one[24]
Removing Lhs of wire tmpOE__Stp_1_net_0[639] = one[24]
Removing Lhs of wire tmpOE__Dir_1_net_0[645] = one[24]
Removing Lhs of wire tmpOE__Slp_2_net_0[651] = one[24]
Removing Lhs of wire tmpOE__Stp_2_net_0[657] = one[24]
Removing Lhs of wire tmpOE__Dir_2_net_0[663] = one[24]
Removing Lhs of wire tmpOE__Lim_1_net_0[669] = one[24]
Removing Lhs of wire tmpOE__Lim_2_net_0[675] = one[24]
Removing Lhs of wire tmpOE__En_A_net_0[681] = one[24]
Removing Lhs of wire tmpOE__En_Sw_net_0[687] = one[24]
Removing Lhs of wire tmpOE__Em_net_0[693] = one[24]
Removing Lhs of wire tmpOE__En_B_net_0[699] = one[24]
Removing Lhs of wire tmpOE__Row_0_net_0[705] = one[24]
Removing Lhs of wire tmpOE__Col_0_net_0[711] = one[24]
Removing Lhs of wire tmpOE__Col_1_net_0[717] = one[24]
Removing Lhs of wire tmpOE__Col_2_net_0[723] = one[24]
Removing Lhs of wire tmpOE__Col_3_net_0[729] = one[24]
Removing Lhs of wire tmpOE__Col_4_net_0[735] = one[24]
Removing Lhs of wire tmpOE__Col_5_net_0[741] = one[24]
Removing Lhs of wire tmpOE__Col_6_net_0[747] = one[24]
Removing Lhs of wire tmpOE__Col_7_net_0[753] = one[24]
Removing Lhs of wire tmpOE__Col_8_net_0[759] = one[24]
Removing Lhs of wire tmpOE__Col_9_net_0[765] = one[24]
Removing Lhs of wire tmpOE__Col_10_net_0[771] = one[24]
Removing Lhs of wire tmpOE__Col_11_net_0[777] = one[24]
Removing Lhs of wire tmpOE__Row_1_net_0[783] = one[24]
Removing Lhs of wire tmpOE__Row_2_net_0[789] = one[24]
Removing Lhs of wire tmpOE__Row_3_net_0[795] = one[24]
Removing Lhs of wire tmpOE__Row_4_net_0[801] = one[24]
Removing Lhs of wire tmpOE__Row_5_net_0[807] = one[24]
Removing Lhs of wire tmpOE__Row_6_net_0[813] = one[24]
Removing Lhs of wire tmpOE__Row_7_net_0[819] = one[24]
Removing Lhs of wire \Esp_UART:BUART:reset_reg\\D\[824] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:rx_bitclk\\D\[839] = \Esp_UART:BUART:rx_bitclk_pre\[155]
Removing Lhs of wire \Esp_UART:BUART:rx_parity_error_pre\\D\[848] = \Esp_UART:BUART:rx_parity_error_pre\[232]
Removing Lhs of wire \Esp_UART:BUART:rx_break_status\\D\[849] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:reset_reg\\D\[853] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:rx_bitclk\\D\[868] = \Debug_UART:BUART:rx_bitclk_pre\[455]
Removing Lhs of wire \Debug_UART:BUART:rx_parity_error_pre\\D\[877] = \Debug_UART:BUART:rx_parity_error_pre\[532]
Removing Lhs of wire \Debug_UART:BUART:rx_break_status\\D\[878] = zero[8]

------------------------------------------------------
Aliased 0 equations, 242 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Esp_UART:BUART:rx_addressmatch\' (cost = 0):
\Esp_UART:BUART:rx_addressmatch\ <= (\Esp_UART:BUART:rx_addressmatch2\
	OR \Esp_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Esp_UART:BUART:rx_bitclk_pre\' (cost = 1):
\Esp_UART:BUART:rx_bitclk_pre\ <= ((not \Esp_UART:BUART:rx_count_2\ and not \Esp_UART:BUART:rx_count_1\ and not \Esp_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Esp_UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\Esp_UART:BUART:rx_bitclk_pre16x\ <= ((not \Esp_UART:BUART:rx_count_2\ and \Esp_UART:BUART:rx_count_1\ and \Esp_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Esp_UART:BUART:rx_poll_bit1\' (cost = 1):
\Esp_UART:BUART:rx_poll_bit1\ <= ((not \Esp_UART:BUART:rx_count_2\ and not \Esp_UART:BUART:rx_count_1\ and \Esp_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Esp_UART:BUART:rx_poll_bit2\' (cost = 1):
\Esp_UART:BUART:rx_poll_bit2\ <= ((not \Esp_UART:BUART:rx_count_2\ and not \Esp_UART:BUART:rx_count_1\ and not \Esp_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Esp_UART:BUART:pollingrange\' (cost = 4):
\Esp_UART:BUART:pollingrange\ <= ((not \Esp_UART:BUART:rx_count_2\ and not \Esp_UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Esp_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Esp_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Esp_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\Esp_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Esp_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\Esp_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Esp_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\Esp_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Esp_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\Esp_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Esp_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\Esp_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Esp_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\Esp_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Esp_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\Esp_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Esp_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\Esp_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Esp_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\Esp_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\Esp_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\Esp_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Esp_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\Esp_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\Esp_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\Esp_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\Esp_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\Esp_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\Debug_UART:BUART:rx_addressmatch\' (cost = 0):
\Debug_UART:BUART:rx_addressmatch\ <= (\Debug_UART:BUART:rx_addressmatch2\
	OR \Debug_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Debug_UART:BUART:rx_bitclk_pre\' (cost = 1):
\Debug_UART:BUART:rx_bitclk_pre\ <= ((not \Debug_UART:BUART:rx_count_2\ and not \Debug_UART:BUART:rx_count_1\ and not \Debug_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Debug_UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\Debug_UART:BUART:rx_bitclk_pre16x\ <= ((not \Debug_UART:BUART:rx_count_2\ and \Debug_UART:BUART:rx_count_1\ and \Debug_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Debug_UART:BUART:rx_poll_bit1\' (cost = 1):
\Debug_UART:BUART:rx_poll_bit1\ <= ((not \Debug_UART:BUART:rx_count_2\ and not \Debug_UART:BUART:rx_count_1\ and \Debug_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Debug_UART:BUART:rx_poll_bit2\' (cost = 1):
\Debug_UART:BUART:rx_poll_bit2\ <= ((not \Debug_UART:BUART:rx_count_2\ and not \Debug_UART:BUART:rx_count_1\ and not \Debug_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Debug_UART:BUART:pollingrange\' (cost = 4):
\Debug_UART:BUART:pollingrange\ <= ((not \Debug_UART:BUART:rx_count_2\ and not \Debug_UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Debug_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Debug_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Debug_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\Debug_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\Debug_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \Debug_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\Debug_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \Debug_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Debug_UART:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\Debug_UART:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Debug_UART:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\Debug_UART:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Debug_UART:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\Debug_UART:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Debug_UART:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\Debug_UART:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Debug_UART:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\Debug_UART:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Debug_UART:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\Debug_UART:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Debug_UART:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\Debug_UART:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Debug_UART:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\Debug_UART:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\Debug_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Debug_UART:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\Debug_UART:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \Debug_UART:BUART:rx_count_6\ and not \Debug_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Debug_UART:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\Debug_UART:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\Debug_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Debug_UART:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\Debug_UART:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \Debug_UART:BUART:rx_count_6\ and not \Debug_UART:BUART:rx_count_4\)
	OR (not \Debug_UART:BUART:rx_count_6\ and not \Debug_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Debug_UART:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\Debug_UART:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\Debug_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Debug_UART:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\Debug_UART:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \Debug_UART:BUART:rx_count_6\ and not \Debug_UART:BUART:rx_count_4\)
	OR (not \Debug_UART:BUART:rx_count_6\ and not \Debug_UART:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\Esp_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\Esp_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\Debug_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \Debug_UART:BUART:pollcount_1\ and not \Debug_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\Debug_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \Debug_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Debug_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\Debug_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \Debug_UART:BUART:pollcount_0\ and \Debug_UART:BUART:pollcount_1\)
	OR (not \Debug_UART:BUART:pollcount_1\ and \Debug_UART:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Esp_UART:BUART:rx_postpoll\' (cost = 72):
\Esp_UART:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_17 and MODIN1_0));

Note:  Expanding virtual equation for '\Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_17 and not MODIN1_1 and not \Esp_UART:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \Esp_UART:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \Esp_UART:BUART:rx_parity_bit\)
	OR (Net_17 and MODIN1_0 and \Esp_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Esp_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_17 and not MODIN1_1 and not \Esp_UART:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \Esp_UART:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \Esp_UART:BUART:rx_parity_bit\)
	OR (Net_17 and MODIN1_0 and \Esp_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Debug_UART:BUART:rx_postpoll\' (cost = 72):
\Debug_UART:BUART:rx_postpoll\ <= (\Debug_UART:BUART:pollcount_1\
	OR (Net_30 and \Debug_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \Debug_UART:BUART:pollcount_1\ and not Net_30 and not \Debug_UART:BUART:rx_parity_bit\)
	OR (not \Debug_UART:BUART:pollcount_1\ and not \Debug_UART:BUART:pollcount_0\ and not \Debug_UART:BUART:rx_parity_bit\)
	OR (\Debug_UART:BUART:pollcount_1\ and \Debug_UART:BUART:rx_parity_bit\)
	OR (Net_30 and \Debug_UART:BUART:pollcount_0\ and \Debug_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Debug_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not \Debug_UART:BUART:pollcount_1\ and not Net_30 and not \Debug_UART:BUART:rx_parity_bit\)
	OR (not \Debug_UART:BUART:pollcount_1\ and not \Debug_UART:BUART:pollcount_0\ and not \Debug_UART:BUART:rx_parity_bit\)
	OR (\Debug_UART:BUART:pollcount_1\ and \Debug_UART:BUART:rx_parity_bit\)
	OR (Net_30 and \Debug_UART:BUART:pollcount_0\ and \Debug_UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 64 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Esp_UART:BUART:rx_status_0\ to zero
Aliasing \Esp_UART:BUART:rx_status_6\ to zero
Aliasing \Debug_UART:BUART:rx_status_0\ to zero
Aliasing \Debug_UART:BUART:rx_status_6\ to zero
Aliasing \Esp_UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \Esp_UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \Esp_UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \Debug_UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \Debug_UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \Debug_UART:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \Esp_UART:BUART:rx_bitclk_enable\[119] = \Esp_UART:BUART:rx_bitclk\[167]
Removing Lhs of wire \Esp_UART:BUART:rx_status_0\[218] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:rx_status_6\[227] = zero[8]
Removing Rhs of wire \Debug_UART:BUART:rx_bitclk_enable\[419] = \Debug_UART:BUART:rx_bitclk\[467]
Removing Lhs of wire \Debug_UART:BUART:rx_status_0\[518] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:rx_status_6\[527] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:tx_ctrl_mark_last\\D\[831] = \Esp_UART:BUART:tx_ctrl_mark_last\[110]
Removing Lhs of wire \Esp_UART:BUART:rx_markspace_status\\D\[843] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:rx_parity_error_status\\D\[844] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:rx_addr_match_status\\D\[846] = zero[8]
Removing Lhs of wire \Esp_UART:BUART:rx_markspace_pre\\D\[847] = \Esp_UART:BUART:rx_markspace_pre\[231]
Removing Lhs of wire \Esp_UART:BUART:rx_parity_bit\\D\[852] = \Esp_UART:BUART:rx_parity_bit\[237]
Removing Lhs of wire \Debug_UART:BUART:tx_ctrl_mark_last\\D\[860] = \Debug_UART:BUART:tx_ctrl_mark_last\[410]
Removing Lhs of wire \Debug_UART:BUART:rx_markspace_status\\D\[872] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:rx_parity_error_status\\D\[873] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:rx_addr_match_status\\D\[875] = zero[8]
Removing Lhs of wire \Debug_UART:BUART:rx_markspace_pre\\D\[876] = \Debug_UART:BUART:rx_markspace_pre\[531]
Removing Lhs of wire \Debug_UART:BUART:rx_parity_bit\\D\[881] = \Debug_UART:BUART:rx_parity_bit\[537]

------------------------------------------------------
Aliased 0 equations, 18 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\Esp_UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \Esp_UART:BUART:rx_parity_bit\ and Net_17 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \Esp_UART:BUART:rx_parity_bit\)
	OR (not Net_17 and not MODIN1_1 and \Esp_UART:BUART:rx_parity_bit\)
	OR (not \Esp_UART:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\Debug_UART:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \Debug_UART:BUART:rx_parity_bit\ and Net_30 and \Debug_UART:BUART:pollcount_0\)
	OR (not \Debug_UART:BUART:pollcount_1\ and not \Debug_UART:BUART:pollcount_0\ and \Debug_UART:BUART:rx_parity_bit\)
	OR (not \Debug_UART:BUART:pollcount_1\ and not Net_30 and \Debug_UART:BUART:rx_parity_bit\)
	OR (not \Debug_UART:BUART:rx_parity_bit\ and \Debug_UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kyle\Downloads\classes\Senior_Design\WiFiChessBoard\Micro\Bootloadable.cydsn\Bootloadable.cyprj -dcpsoc3 Bootloadable.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.384ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Wednesday, 27 April 2016 14:10:31
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Kyle\Downloads\classes\Senior_Design\WiFiChessBoard\Micro\Bootloadable.cydsn\Bootloadable.cyprj -d CY8C5287AXI-LP095 Bootloadable.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Esp_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \Esp_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Esp_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Esp_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Esp_UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Debug_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \Debug_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Debug_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Debug_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Debug_UART:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Esp_UART_IntClock'. Fanout=1, Signal=\Esp_UART:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'Debug_UART_IntClock'. Fanout=1, Signal=\Debug_UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Esp_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Esp_UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Esp_UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Debug_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Debug_UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Debug_UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Debug_UART:BUART:rx_parity_bit\, Duplicate of \Debug_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Debug_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Debug_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \Debug_UART:BUART:rx_address_detected\, Duplicate of \Debug_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Debug_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Debug_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \Debug_UART:BUART:rx_parity_error_pre\, Duplicate of \Debug_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Debug_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Debug_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Debug_UART:BUART:rx_markspace_pre\, Duplicate of \Debug_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Debug_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Debug_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Debug_UART:BUART:rx_state_1\, Duplicate of \Debug_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Debug_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Debug_UART:BUART:rx_state_1\ (fanout=8)

    Removing \Debug_UART:BUART:tx_parity_bit\, Duplicate of \Debug_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Debug_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Debug_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \Debug_UART:BUART:tx_mark\, Duplicate of \Debug_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Debug_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Debug_UART:BUART:tx_mark\ (fanout=0)

    Removing \Esp_UART:BUART:rx_parity_bit\, Duplicate of \Esp_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Esp_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Esp_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \Esp_UART:BUART:rx_address_detected\, Duplicate of \Esp_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Esp_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Esp_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \Esp_UART:BUART:rx_parity_error_pre\, Duplicate of \Esp_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Esp_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Esp_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Esp_UART:BUART:rx_markspace_pre\, Duplicate of \Esp_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Esp_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Esp_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Esp_UART:BUART:rx_state_1\, Duplicate of \Esp_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Esp_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Esp_UART:BUART:rx_state_1\ (fanout=8)

    Removing \Esp_UART:BUART:tx_parity_bit\, Duplicate of \Esp_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Esp_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Esp_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \Esp_UART:BUART:tx_mark\, Duplicate of \Esp_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Esp_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Esp_UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Esp_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Esp_Rx(0)__PA ,
            fb => Net_17 ,
            pad => Esp_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Esp_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Esp_Tx(0)__PA ,
            input => Net_12 ,
            pad => Esp_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Debug_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Debug_Rx(0)__PA ,
            fb => Net_30 ,
            pad => Debug_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Debug_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Debug_Tx(0)__PA ,
            input => Net_25 ,
            pad => Debug_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Esp_Rst(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Esp_Rst(0)__PA ,
            pad => Esp_Rst(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Slp_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Slp_1(0)__PA ,
            pad => Slp_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Stp_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Stp_1(0)__PA ,
            pad => Stp_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dir_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Dir_1(0)__PA ,
            pad => Dir_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Slp_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Slp_2(0)__PA ,
            pad => Slp_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Stp_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Stp_2(0)__PA ,
            pad => Stp_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Dir_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Dir_2(0)__PA ,
            pad => Dir_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Lim_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Lim_1(0)__PA ,
            pad => Lim_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Lim_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Lim_2(0)__PA ,
            pad => Lim_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = En_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => En_A(0)__PA ,
            pad => En_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = En_Sw(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => En_Sw(0)__PA ,
            pad => En_Sw(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Em(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Em(0)__PA ,
            pad => Em(0)_PAD );
        Properties:
        {
        }

    Pin : Name = En_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => En_B(0)__PA ,
            pad => En_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Row_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Row_0(0)__PA ,
            pad => Row_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Col_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Col_0(0)__PA ,
            pad => Col_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Col_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Col_1(0)__PA ,
            pad => Col_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Col_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Col_2(0)__PA ,
            pad => Col_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Col_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Col_3(0)__PA ,
            pad => Col_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Col_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Col_4(0)__PA ,
            pad => Col_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Col_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Col_5(0)__PA ,
            pad => Col_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Col_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Col_6(0)__PA ,
            pad => Col_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Col_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Col_7(0)__PA ,
            pad => Col_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Col_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Col_8(0)__PA ,
            pad => Col_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Col_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Col_9(0)__PA ,
            pad => Col_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Col_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Col_10(0)__PA ,
            pad => Col_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Col_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Col_11(0)__PA ,
            pad => Col_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Row_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Row_1(0)__PA ,
            pad => Row_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Row_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Row_2(0)__PA ,
            pad => Row_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Row_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Row_3(0)__PA ,
            pad => Row_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Row_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Row_4(0)__PA ,
            pad => Row_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Row_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Row_5(0)__PA ,
            pad => Row_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Row_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Row_6(0)__PA ,
            pad => Row_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Row_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Row_7(0)__PA ,
            pad => Row_7(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_12, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Esp_UART:BUART:txn\
        );
        Output = Net_12 (fanout=1)

    MacroCell: Name=\Esp_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Esp_UART:BUART:tx_state_1\ * !\Esp_UART:BUART:tx_state_0\ * 
              \Esp_UART:BUART:tx_bitclk_enable_pre\
            + !\Esp_UART:BUART:tx_state_1\ * !\Esp_UART:BUART:tx_state_0\ * 
              !\Esp_UART:BUART:tx_state_2\
        );
        Output = \Esp_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Esp_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Esp_UART:BUART:tx_state_1\ * !\Esp_UART:BUART:tx_state_0\ * 
              \Esp_UART:BUART:tx_bitclk_enable_pre\ * 
              \Esp_UART:BUART:tx_fifo_empty\ * \Esp_UART:BUART:tx_state_2\
        );
        Output = \Esp_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Esp_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Esp_UART:BUART:tx_fifo_notfull\
        );
        Output = \Esp_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Esp_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              !\Esp_UART:BUART:rx_state_0\ * !\Esp_UART:BUART:rx_state_3\ * 
              !\Esp_UART:BUART:rx_state_2\
        );
        Output = \Esp_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Esp_UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_17_SYNCOUT
        );
        Output = \Esp_UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Esp_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Esp_UART:BUART:rx_load_fifo\ * \Esp_UART:BUART:rx_fifofull\
        );
        Output = \Esp_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Esp_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Esp_UART:BUART:rx_fifonotempty\ * 
              \Esp_UART:BUART:rx_state_stop1_reg\
        );
        Output = \Esp_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_25, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debug_UART:BUART:txn\
        );
        Output = Net_25 (fanout=1)

    MacroCell: Name=\Debug_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\
            + !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              !\Debug_UART:BUART:tx_state_2\
        );
        Output = \Debug_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Debug_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\ * 
              \Debug_UART:BUART:tx_fifo_empty\ * 
              \Debug_UART:BUART:tx_state_2\
        );
        Output = \Debug_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Debug_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debug_UART:BUART:tx_fifo_notfull\
        );
        Output = \Debug_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Debug_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              !\Debug_UART:BUART:rx_state_0\ * !\Debug_UART:BUART:rx_state_3\ * 
              !\Debug_UART:BUART:rx_state_2\
        );
        Output = \Debug_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Debug_UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Debug_UART:BUART:pollcount_1\
            + \Debug_UART:BUART:pollcount_0\ * Net_30_SYNCOUT
        );
        Output = \Debug_UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Debug_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debug_UART:BUART:rx_load_fifo\ * 
              \Debug_UART:BUART:rx_fifofull\
        );
        Output = \Debug_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Debug_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debug_UART:BUART:rx_fifonotempty\ * 
              \Debug_UART:BUART:rx_state_stop1_reg\
        );
        Output = \Debug_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Esp_UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Esp_UART:BUART:txn\ * \Esp_UART:BUART:tx_state_1\ * 
              !\Esp_UART:BUART:tx_bitclk\
            + \Esp_UART:BUART:txn\ * \Esp_UART:BUART:tx_state_2\
            + !\Esp_UART:BUART:tx_state_1\ * \Esp_UART:BUART:tx_state_0\ * 
              !\Esp_UART:BUART:tx_shift_out\ * !\Esp_UART:BUART:tx_state_2\
            + !\Esp_UART:BUART:tx_state_1\ * \Esp_UART:BUART:tx_state_0\ * 
              !\Esp_UART:BUART:tx_state_2\ * !\Esp_UART:BUART:tx_bitclk\
            + \Esp_UART:BUART:tx_state_1\ * !\Esp_UART:BUART:tx_state_0\ * 
              !\Esp_UART:BUART:tx_shift_out\ * !\Esp_UART:BUART:tx_state_2\ * 
              !\Esp_UART:BUART:tx_counter_dp\ * \Esp_UART:BUART:tx_bitclk\
        );
        Output = \Esp_UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\Esp_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Esp_UART:BUART:tx_state_1\ * \Esp_UART:BUART:tx_state_0\ * 
              \Esp_UART:BUART:tx_bitclk_enable_pre\ * 
              \Esp_UART:BUART:tx_state_2\
            + \Esp_UART:BUART:tx_state_1\ * !\Esp_UART:BUART:tx_state_2\ * 
              \Esp_UART:BUART:tx_counter_dp\ * \Esp_UART:BUART:tx_bitclk\
            + \Esp_UART:BUART:tx_state_0\ * !\Esp_UART:BUART:tx_state_2\ * 
              \Esp_UART:BUART:tx_bitclk\
        );
        Output = \Esp_UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\Esp_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Esp_UART:BUART:tx_state_1\ * !\Esp_UART:BUART:tx_state_0\ * 
              \Esp_UART:BUART:tx_bitclk_enable_pre\ * 
              !\Esp_UART:BUART:tx_fifo_empty\
            + !\Esp_UART:BUART:tx_state_1\ * !\Esp_UART:BUART:tx_state_0\ * 
              !\Esp_UART:BUART:tx_fifo_empty\ * !\Esp_UART:BUART:tx_state_2\
            + \Esp_UART:BUART:tx_state_1\ * \Esp_UART:BUART:tx_state_0\ * 
              \Esp_UART:BUART:tx_bitclk_enable_pre\ * 
              \Esp_UART:BUART:tx_fifo_empty\ * \Esp_UART:BUART:tx_state_2\
            + \Esp_UART:BUART:tx_state_0\ * !\Esp_UART:BUART:tx_state_2\ * 
              \Esp_UART:BUART:tx_bitclk\
        );
        Output = \Esp_UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\Esp_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Esp_UART:BUART:tx_state_1\ * !\Esp_UART:BUART:tx_state_0\ * 
              \Esp_UART:BUART:tx_bitclk_enable_pre\ * 
              \Esp_UART:BUART:tx_state_2\
            + \Esp_UART:BUART:tx_state_1\ * \Esp_UART:BUART:tx_state_0\ * 
              \Esp_UART:BUART:tx_bitclk_enable_pre\ * 
              \Esp_UART:BUART:tx_state_2\
            + \Esp_UART:BUART:tx_state_1\ * \Esp_UART:BUART:tx_state_0\ * 
              !\Esp_UART:BUART:tx_state_2\ * \Esp_UART:BUART:tx_bitclk\
            + \Esp_UART:BUART:tx_state_1\ * !\Esp_UART:BUART:tx_state_2\ * 
              \Esp_UART:BUART:tx_counter_dp\ * \Esp_UART:BUART:tx_bitclk\
        );
        Output = \Esp_UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\Esp_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Esp_UART:BUART:tx_state_1\ * !\Esp_UART:BUART:tx_state_0\ * 
              \Esp_UART:BUART:tx_state_2\
            + !\Esp_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \Esp_UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\Esp_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Esp_UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\Esp_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              !\Esp_UART:BUART:rx_state_0\ * 
              \Esp_UART:BUART:rx_bitclk_enable\ * 
              !\Esp_UART:BUART:rx_state_3\ * \Esp_UART:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              !\Esp_UART:BUART:rx_state_0\ * 
              \Esp_UART:BUART:rx_bitclk_enable\ * 
              !\Esp_UART:BUART:rx_state_3\ * \Esp_UART:BUART:rx_state_2\ * 
              !MODIN1_1 * !Net_17_SYNCOUT
            + !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              \Esp_UART:BUART:rx_state_0\ * !\Esp_UART:BUART:rx_state_3\ * 
              !\Esp_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              \Esp_UART:BUART:rx_state_0\ * !\Esp_UART:BUART:rx_state_3\ * 
              !\Esp_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Esp_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Esp_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              !\Esp_UART:BUART:rx_state_0\ * 
              \Esp_UART:BUART:rx_bitclk_enable\ * \Esp_UART:BUART:rx_state_3\ * 
              !\Esp_UART:BUART:rx_state_2\
            + !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              \Esp_UART:BUART:rx_state_0\ * !\Esp_UART:BUART:rx_state_3\ * 
              !\Esp_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              \Esp_UART:BUART:rx_state_0\ * !\Esp_UART:BUART:rx_state_3\ * 
              !\Esp_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Esp_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Esp_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              !\Esp_UART:BUART:rx_state_0\ * 
              \Esp_UART:BUART:rx_bitclk_enable\ * \Esp_UART:BUART:rx_state_3\ * 
              \Esp_UART:BUART:rx_state_2\
            + !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              \Esp_UART:BUART:rx_state_0\ * !\Esp_UART:BUART:rx_state_3\ * 
              !\Esp_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              \Esp_UART:BUART:rx_state_0\ * !\Esp_UART:BUART:rx_state_3\ * 
              !\Esp_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Esp_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Esp_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              !\Esp_UART:BUART:rx_state_0\ * 
              \Esp_UART:BUART:rx_bitclk_enable\ * \Esp_UART:BUART:rx_state_3\
            + !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              !\Esp_UART:BUART:rx_state_0\ * 
              \Esp_UART:BUART:rx_bitclk_enable\ * \Esp_UART:BUART:rx_state_2\
            + !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              !\Esp_UART:BUART:rx_state_0\ * !\Esp_UART:BUART:rx_state_3\ * 
              !\Esp_UART:BUART:rx_state_2\ * \Esp_UART:BUART:rx_last\ * 
              !Net_17_SYNCOUT
            + !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              \Esp_UART:BUART:rx_state_0\ * !\Esp_UART:BUART:rx_state_3\ * 
              !\Esp_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              \Esp_UART:BUART:rx_state_0\ * !\Esp_UART:BUART:rx_state_3\ * 
              !\Esp_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Esp_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Esp_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Esp_UART:BUART:rx_count_2\ * !\Esp_UART:BUART:rx_count_1\ * 
              !\Esp_UART:BUART:rx_count_0\
        );
        Output = \Esp_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Esp_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              !\Esp_UART:BUART:rx_state_0\ * \Esp_UART:BUART:rx_state_3\ * 
              \Esp_UART:BUART:rx_state_2\
        );
        Output = \Esp_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Esp_UART:BUART:rx_count_2\ * !\Esp_UART:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0 * Net_17_SYNCOUT
            + !\Esp_UART:BUART:rx_count_2\ * !\Esp_UART:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
            + !\Esp_UART:BUART:rx_count_2\ * !\Esp_UART:BUART:rx_count_1\ * 
              MODIN1_1 * !Net_17_SYNCOUT
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Esp_UART:BUART:rx_count_2\ * !\Esp_UART:BUART:rx_count_1\ * 
              !MODIN1_0 * Net_17_SYNCOUT
            + !\Esp_UART:BUART:rx_count_2\ * !\Esp_UART:BUART:rx_count_1\ * 
              MODIN1_0 * !Net_17_SYNCOUT
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\Esp_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              !\Esp_UART:BUART:rx_state_0\ * 
              \Esp_UART:BUART:rx_bitclk_enable\ * \Esp_UART:BUART:rx_state_3\ * 
              \Esp_UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              !\Esp_UART:BUART:rx_state_0\ * 
              \Esp_UART:BUART:rx_bitclk_enable\ * \Esp_UART:BUART:rx_state_3\ * 
              \Esp_UART:BUART:rx_state_2\ * !MODIN1_1 * !Net_17_SYNCOUT
        );
        Output = \Esp_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Esp_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_17_SYNCOUT
        );
        Output = \Esp_UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Debug_UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Debug_UART:BUART:txn\ * \Debug_UART:BUART:tx_state_1\ * 
              !\Debug_UART:BUART:tx_bitclk\
            + \Debug_UART:BUART:txn\ * \Debug_UART:BUART:tx_state_2\
            + !\Debug_UART:BUART:tx_state_1\ * \Debug_UART:BUART:tx_state_0\ * 
              !\Debug_UART:BUART:tx_shift_out\ * 
              !\Debug_UART:BUART:tx_state_2\
            + !\Debug_UART:BUART:tx_state_1\ * \Debug_UART:BUART:tx_state_0\ * 
              !\Debug_UART:BUART:tx_state_2\ * !\Debug_UART:BUART:tx_bitclk\
            + \Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              !\Debug_UART:BUART:tx_shift_out\ * 
              !\Debug_UART:BUART:tx_state_2\ * 
              !\Debug_UART:BUART:tx_counter_dp\ * 
              \Debug_UART:BUART:tx_bitclk\
        );
        Output = \Debug_UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\Debug_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Debug_UART:BUART:tx_state_1\ * \Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\ * 
              \Debug_UART:BUART:tx_state_2\
            + \Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_2\ * 
              \Debug_UART:BUART:tx_counter_dp\ * \Debug_UART:BUART:tx_bitclk\
            + \Debug_UART:BUART:tx_state_0\ * !\Debug_UART:BUART:tx_state_2\ * 
              \Debug_UART:BUART:tx_bitclk\
        );
        Output = \Debug_UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\Debug_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\ * 
              !\Debug_UART:BUART:tx_fifo_empty\
            + !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              !\Debug_UART:BUART:tx_fifo_empty\ * 
              !\Debug_UART:BUART:tx_state_2\
            + \Debug_UART:BUART:tx_state_1\ * \Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\ * 
              \Debug_UART:BUART:tx_fifo_empty\ * 
              \Debug_UART:BUART:tx_state_2\
            + \Debug_UART:BUART:tx_state_0\ * !\Debug_UART:BUART:tx_state_2\ * 
              \Debug_UART:BUART:tx_bitclk\
        );
        Output = \Debug_UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\Debug_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\ * 
              \Debug_UART:BUART:tx_state_2\
            + \Debug_UART:BUART:tx_state_1\ * \Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\ * 
              \Debug_UART:BUART:tx_state_2\
            + \Debug_UART:BUART:tx_state_1\ * \Debug_UART:BUART:tx_state_0\ * 
              !\Debug_UART:BUART:tx_state_2\ * \Debug_UART:BUART:tx_bitclk\
            + \Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_2\ * 
              \Debug_UART:BUART:tx_counter_dp\ * \Debug_UART:BUART:tx_bitclk\
        );
        Output = \Debug_UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\Debug_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_state_2\
            + !\Debug_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \Debug_UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\Debug_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Debug_UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\Debug_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              !\Debug_UART:BUART:rx_state_0\ * 
              \Debug_UART:BUART:rx_bitclk_enable\ * 
              !\Debug_UART:BUART:rx_state_3\ * \Debug_UART:BUART:rx_state_2\ * 
              !\Debug_UART:BUART:pollcount_1\ * 
              !\Debug_UART:BUART:pollcount_0\
            + !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              !\Debug_UART:BUART:rx_state_0\ * 
              \Debug_UART:BUART:rx_bitclk_enable\ * 
              !\Debug_UART:BUART:rx_state_3\ * \Debug_UART:BUART:rx_state_2\ * 
              !\Debug_UART:BUART:pollcount_1\ * !Net_30_SYNCOUT
            + !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              \Debug_UART:BUART:rx_state_0\ * !\Debug_UART:BUART:rx_state_3\ * 
              !\Debug_UART:BUART:rx_state_2\ * !\Debug_UART:BUART:rx_count_6\ * 
              !\Debug_UART:BUART:rx_count_5\
            + !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              \Debug_UART:BUART:rx_state_0\ * !\Debug_UART:BUART:rx_state_3\ * 
              !\Debug_UART:BUART:rx_state_2\ * !\Debug_UART:BUART:rx_count_6\ * 
              !\Debug_UART:BUART:rx_count_4\
        );
        Output = \Debug_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Debug_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              !\Debug_UART:BUART:rx_state_0\ * 
              \Debug_UART:BUART:rx_bitclk_enable\ * 
              \Debug_UART:BUART:rx_state_3\ * !\Debug_UART:BUART:rx_state_2\
            + !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              \Debug_UART:BUART:rx_state_0\ * !\Debug_UART:BUART:rx_state_3\ * 
              !\Debug_UART:BUART:rx_state_2\ * !\Debug_UART:BUART:rx_count_6\ * 
              !\Debug_UART:BUART:rx_count_5\
            + !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              \Debug_UART:BUART:rx_state_0\ * !\Debug_UART:BUART:rx_state_3\ * 
              !\Debug_UART:BUART:rx_state_2\ * !\Debug_UART:BUART:rx_count_6\ * 
              !\Debug_UART:BUART:rx_count_4\
        );
        Output = \Debug_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Debug_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              !\Debug_UART:BUART:rx_state_0\ * 
              \Debug_UART:BUART:rx_bitclk_enable\ * 
              \Debug_UART:BUART:rx_state_3\ * \Debug_UART:BUART:rx_state_2\
            + !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              \Debug_UART:BUART:rx_state_0\ * !\Debug_UART:BUART:rx_state_3\ * 
              !\Debug_UART:BUART:rx_state_2\ * !\Debug_UART:BUART:rx_count_6\ * 
              !\Debug_UART:BUART:rx_count_5\
            + !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              \Debug_UART:BUART:rx_state_0\ * !\Debug_UART:BUART:rx_state_3\ * 
              !\Debug_UART:BUART:rx_state_2\ * !\Debug_UART:BUART:rx_count_6\ * 
              !\Debug_UART:BUART:rx_count_4\
        );
        Output = \Debug_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Debug_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              !\Debug_UART:BUART:rx_state_0\ * 
              \Debug_UART:BUART:rx_bitclk_enable\ * 
              \Debug_UART:BUART:rx_state_3\
            + !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              !\Debug_UART:BUART:rx_state_0\ * 
              \Debug_UART:BUART:rx_bitclk_enable\ * 
              \Debug_UART:BUART:rx_state_2\
            + !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              !\Debug_UART:BUART:rx_state_0\ * !\Debug_UART:BUART:rx_state_3\ * 
              !\Debug_UART:BUART:rx_state_2\ * \Debug_UART:BUART:rx_last\ * 
              !Net_30_SYNCOUT
            + !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              \Debug_UART:BUART:rx_state_0\ * !\Debug_UART:BUART:rx_state_3\ * 
              !\Debug_UART:BUART:rx_state_2\ * !\Debug_UART:BUART:rx_count_6\ * 
              !\Debug_UART:BUART:rx_count_5\
            + !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              \Debug_UART:BUART:rx_state_0\ * !\Debug_UART:BUART:rx_state_3\ * 
              !\Debug_UART:BUART:rx_state_2\ * !\Debug_UART:BUART:rx_count_6\ * 
              !\Debug_UART:BUART:rx_count_4\
        );
        Output = \Debug_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Debug_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debug_UART:BUART:rx_count_2\ * !\Debug_UART:BUART:rx_count_1\ * 
              !\Debug_UART:BUART:rx_count_0\
        );
        Output = \Debug_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Debug_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              !\Debug_UART:BUART:rx_state_0\ * \Debug_UART:BUART:rx_state_3\ * 
              \Debug_UART:BUART:rx_state_2\
        );
        Output = \Debug_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\Debug_UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Debug_UART:BUART:rx_count_2\ * !\Debug_UART:BUART:rx_count_1\ * 
              !\Debug_UART:BUART:pollcount_1\ * 
              \Debug_UART:BUART:pollcount_0\ * Net_30_SYNCOUT
            + !\Debug_UART:BUART:rx_count_2\ * !\Debug_UART:BUART:rx_count_1\ * 
              \Debug_UART:BUART:pollcount_1\ * 
              !\Debug_UART:BUART:pollcount_0\
            + !\Debug_UART:BUART:rx_count_2\ * !\Debug_UART:BUART:rx_count_1\ * 
              \Debug_UART:BUART:pollcount_1\ * !Net_30_SYNCOUT
        );
        Output = \Debug_UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\Debug_UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debug_UART:BUART:rx_count_2\ * !\Debug_UART:BUART:rx_count_1\ * 
              !\Debug_UART:BUART:pollcount_0\ * Net_30_SYNCOUT
            + !\Debug_UART:BUART:rx_count_2\ * !\Debug_UART:BUART:rx_count_1\ * 
              \Debug_UART:BUART:pollcount_0\ * !Net_30_SYNCOUT
        );
        Output = \Debug_UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\Debug_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              !\Debug_UART:BUART:rx_state_0\ * 
              \Debug_UART:BUART:rx_bitclk_enable\ * 
              \Debug_UART:BUART:rx_state_3\ * \Debug_UART:BUART:rx_state_2\ * 
              !\Debug_UART:BUART:pollcount_1\ * 
              !\Debug_UART:BUART:pollcount_0\
            + !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              !\Debug_UART:BUART:rx_state_0\ * 
              \Debug_UART:BUART:rx_bitclk_enable\ * 
              \Debug_UART:BUART:rx_state_3\ * \Debug_UART:BUART:rx_state_2\ * 
              !\Debug_UART:BUART:pollcount_1\ * !Net_30_SYNCOUT
        );
        Output = \Debug_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Debug_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_30_SYNCOUT
        );
        Output = \Debug_UART:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Esp_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \Esp_UART:Net_9\ ,
            cs_addr_2 => \Esp_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \Esp_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \Esp_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Esp_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Esp_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Esp_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \Esp_UART:Net_9\ ,
            cs_addr_0 => \Esp_UART:BUART:counter_load_not\ ,
            ce0_reg => \Esp_UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \Esp_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Esp_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Esp_UART:Net_9\ ,
            cs_addr_2 => \Esp_UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \Esp_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \Esp_UART:BUART:rx_bitclk_enable\ ,
            route_si => \Esp_UART:BUART:rx_postpoll\ ,
            f0_load => \Esp_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Esp_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Esp_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Debug_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \Debug_UART:Net_9\ ,
            cs_addr_2 => \Debug_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \Debug_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \Debug_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Debug_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Debug_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Debug_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \Debug_UART:Net_9\ ,
            cs_addr_0 => \Debug_UART:BUART:counter_load_not\ ,
            ce0_reg => \Debug_UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \Debug_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Debug_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Debug_UART:Net_9\ ,
            cs_addr_2 => \Debug_UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \Debug_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \Debug_UART:BUART:rx_bitclk_enable\ ,
            route_si => \Debug_UART:BUART:rx_postpoll\ ,
            f0_load => \Debug_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Debug_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Debug_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Esp_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \Esp_UART:Net_9\ ,
            status_3 => \Esp_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \Esp_UART:BUART:tx_status_2\ ,
            status_1 => \Esp_UART:BUART:tx_fifo_empty\ ,
            status_0 => \Esp_UART:BUART:tx_status_0\ ,
            interrupt => Net_108 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Esp_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Esp_UART:Net_9\ ,
            status_5 => \Esp_UART:BUART:rx_status_5\ ,
            status_4 => \Esp_UART:BUART:rx_status_4\ ,
            status_3 => \Esp_UART:BUART:rx_status_3\ ,
            interrupt => Net_109 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Debug_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \Debug_UART:Net_9\ ,
            status_3 => \Debug_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \Debug_UART:BUART:tx_status_2\ ,
            status_1 => \Debug_UART:BUART:tx_fifo_empty\ ,
            status_0 => \Debug_UART:BUART:tx_status_0\ ,
            interrupt => Net_75 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Debug_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Debug_UART:Net_9\ ,
            status_5 => \Debug_UART:BUART:rx_status_5\ ,
            status_4 => \Debug_UART:BUART:rx_status_4\ ,
            status_3 => \Debug_UART:BUART:rx_status_3\ ,
            interrupt => Net_76 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Debug_Rx(0)_SYNC
        PORT MAP (
            in => Net_30 ,
            out => Net_30_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Esp_Rx(0)_SYNC
        PORT MAP (
            in => Net_17 ,
            out => Net_17_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\Esp_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Esp_UART:Net_9\ ,
            load => \Esp_UART:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \Esp_UART:BUART:rx_count_2\ ,
            count_1 => \Esp_UART:BUART:rx_count_1\ ,
            count_0 => \Esp_UART:BUART:rx_count_0\ ,
            tc => \Esp_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Debug_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Debug_UART:Net_9\ ,
            load => \Debug_UART:BUART:rx_counter_load\ ,
            count_6 => \Debug_UART:BUART:rx_count_6\ ,
            count_5 => \Debug_UART:BUART:rx_count_5\ ,
            count_4 => \Debug_UART:BUART:rx_count_4\ ,
            count_3 => \Debug_UART:BUART:rx_count_3\ ,
            count_2 => \Debug_UART:BUART:rx_count_2\ ,
            count_1 => \Debug_UART:BUART:rx_count_1\ ,
            count_0 => \Debug_UART:BUART:rx_count_0\ ,
            tc => \Debug_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\Esp_UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_108 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Esp_UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_109 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Debug_UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_75 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Debug_UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_76 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   47 :   25 :   72 : 65.28 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   48 :  144 :  192 : 25.00 %
  Unique P-terms              :   88 :  296 :  384 : 22.92 %
  Total P-terms               :  106 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    StatusI Registers         :    4 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Count7 Cells              :    2 :      :      :        
Comparator                    :    0 :    2 :    2 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.082ms
Tech mapping phase: Elapsed time ==> 0s.177ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : Col_0(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Col_1(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Col_10(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : Col_11(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Col_2(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Col_3(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Col_4(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Col_5(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Col_6(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Col_7(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Col_8(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Col_9(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Debug_Rx(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Debug_Tx(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : Dir_1(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : Dir_2(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Em(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : En_A(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : En_B(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : En_Sw(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : Esp_Rst(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : Esp_Rx(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Esp_Tx(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Lim_1(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : Lim_2(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Row_0(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Row_1(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Row_2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Row_3(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Row_4(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Row_5(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Row_6(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Row_7(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Slp_1(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : Slp_2(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : Stp_1(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : Stp_2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.092ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.442ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   16 :   32 :   48 :  33.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.06
                   Pterms :            6.00
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.104ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 321, final cost is 321 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       9.50 :       6.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Debug_UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Debug_UART:BUART:rx_count_2\ * !\Debug_UART:BUART:rx_count_1\ * 
              !\Debug_UART:BUART:pollcount_1\ * 
              \Debug_UART:BUART:pollcount_0\ * Net_30_SYNCOUT
            + !\Debug_UART:BUART:rx_count_2\ * !\Debug_UART:BUART:rx_count_1\ * 
              \Debug_UART:BUART:pollcount_1\ * 
              !\Debug_UART:BUART:pollcount_0\
            + !\Debug_UART:BUART:rx_count_2\ * !\Debug_UART:BUART:rx_count_1\ * 
              \Debug_UART:BUART:pollcount_1\ * !Net_30_SYNCOUT
        );
        Output = \Debug_UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debug_UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debug_UART:BUART:rx_count_2\ * !\Debug_UART:BUART:rx_count_1\ * 
              !\Debug_UART:BUART:pollcount_0\ * Net_30_SYNCOUT
            + !\Debug_UART:BUART:rx_count_2\ * !\Debug_UART:BUART:rx_count_1\ * 
              \Debug_UART:BUART:pollcount_0\ * !Net_30_SYNCOUT
        );
        Output = \Debug_UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debug_UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Debug_UART:BUART:pollcount_1\
            + \Debug_UART:BUART:pollcount_0\ * Net_30_SYNCOUT
        );
        Output = \Debug_UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Debug_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debug_UART:BUART:rx_count_2\ * !\Debug_UART:BUART:rx_count_1\ * 
              !\Debug_UART:BUART:rx_count_0\
        );
        Output = \Debug_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Debug_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_30_SYNCOUT
        );
        Output = \Debug_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =Debug_Rx(0)_SYNC
    PORT MAP (
        in => Net_30 ,
        out => Net_30_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Debug_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Debug_UART:BUART:tx_state_1\ * \Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\ * 
              \Debug_UART:BUART:tx_state_2\
            + \Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_2\ * 
              \Debug_UART:BUART:tx_counter_dp\ * \Debug_UART:BUART:tx_bitclk\
            + \Debug_UART:BUART:tx_state_0\ * !\Debug_UART:BUART:tx_state_2\ * 
              \Debug_UART:BUART:tx_bitclk\
        );
        Output = \Debug_UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debug_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\
            + !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              !\Debug_UART:BUART:tx_state_2\
        );
        Output = \Debug_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debug_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\ * 
              \Debug_UART:BUART:tx_state_2\
            + \Debug_UART:BUART:tx_state_1\ * \Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\ * 
              \Debug_UART:BUART:tx_state_2\
            + \Debug_UART:BUART:tx_state_1\ * \Debug_UART:BUART:tx_state_0\ * 
              !\Debug_UART:BUART:tx_state_2\ * \Debug_UART:BUART:tx_bitclk\
            + \Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_2\ * 
              \Debug_UART:BUART:tx_counter_dp\ * \Debug_UART:BUART:tx_bitclk\
        );
        Output = \Debug_UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Debug_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\ * 
              \Debug_UART:BUART:tx_fifo_empty\ * 
              \Debug_UART:BUART:tx_state_2\
        );
        Output = \Debug_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Debug_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\ * 
              !\Debug_UART:BUART:tx_fifo_empty\
            + !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              !\Debug_UART:BUART:tx_fifo_empty\ * 
              !\Debug_UART:BUART:tx_state_2\
            + \Debug_UART:BUART:tx_state_1\ * \Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_bitclk_enable_pre\ * 
              \Debug_UART:BUART:tx_fifo_empty\ * 
              \Debug_UART:BUART:tx_state_2\
            + \Debug_UART:BUART:tx_state_0\ * !\Debug_UART:BUART:tx_state_2\ * 
              \Debug_UART:BUART:tx_bitclk\
        );
        Output = \Debug_UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debug_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              \Debug_UART:BUART:tx_state_2\
            + !\Debug_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \Debug_UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Debug_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debug_UART:BUART:tx_fifo_notfull\
        );
        Output = \Debug_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Debug_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \Debug_UART:Net_9\ ,
        cs_addr_2 => \Debug_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \Debug_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \Debug_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Debug_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Debug_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Debug_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Debug_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \Debug_UART:Net_9\ ,
        status_3 => \Debug_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \Debug_UART:BUART:tx_status_2\ ,
        status_1 => \Debug_UART:BUART:tx_fifo_empty\ ,
        status_0 => \Debug_UART:BUART:tx_status_0\ ,
        interrupt => Net_75 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Esp_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Esp_UART:BUART:rx_load_fifo\ * \Esp_UART:BUART:rx_fifofull\
        );
        Output = \Esp_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_25, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debug_UART:BUART:txn\
        );
        Output = Net_25 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debug_UART:BUART:txn\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Debug_UART:BUART:txn\ * \Debug_UART:BUART:tx_state_1\ * 
              !\Debug_UART:BUART:tx_bitclk\
            + \Debug_UART:BUART:txn\ * \Debug_UART:BUART:tx_state_2\
            + !\Debug_UART:BUART:tx_state_1\ * \Debug_UART:BUART:tx_state_0\ * 
              !\Debug_UART:BUART:tx_shift_out\ * 
              !\Debug_UART:BUART:tx_state_2\
            + !\Debug_UART:BUART:tx_state_1\ * \Debug_UART:BUART:tx_state_0\ * 
              !\Debug_UART:BUART:tx_state_2\ * !\Debug_UART:BUART:tx_bitclk\
            + \Debug_UART:BUART:tx_state_1\ * !\Debug_UART:BUART:tx_state_0\ * 
              !\Debug_UART:BUART:tx_shift_out\ * 
              !\Debug_UART:BUART:tx_state_2\ * 
              !\Debug_UART:BUART:tx_counter_dp\ * 
              \Debug_UART:BUART:tx_bitclk\
        );
        Output = \Debug_UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Esp_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Esp_UART:BUART:rx_fifonotempty\ * 
              \Esp_UART:BUART:rx_state_stop1_reg\
        );
        Output = \Esp_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Esp_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Esp_UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Esp_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Esp_UART:BUART:tx_fifo_notfull\
        );
        Output = \Esp_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Debug_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \Debug_UART:Net_9\ ,
        cs_addr_0 => \Debug_UART:BUART:counter_load_not\ ,
        ce0_reg => \Debug_UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \Debug_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Esp_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Esp_UART:Net_9\ ,
        status_5 => \Esp_UART:BUART:rx_status_5\ ,
        status_4 => \Esp_UART:BUART:rx_status_4\ ,
        status_3 => \Esp_UART:BUART:rx_status_3\ ,
        interrupt => Net_109 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Esp_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              !\Esp_UART:BUART:rx_state_0\ * 
              \Esp_UART:BUART:rx_bitclk_enable\ * 
              !\Esp_UART:BUART:rx_state_3\ * \Esp_UART:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              !\Esp_UART:BUART:rx_state_0\ * 
              \Esp_UART:BUART:rx_bitclk_enable\ * 
              !\Esp_UART:BUART:rx_state_3\ * \Esp_UART:BUART:rx_state_2\ * 
              !MODIN1_1 * !Net_17_SYNCOUT
            + !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              \Esp_UART:BUART:rx_state_0\ * !\Esp_UART:BUART:rx_state_3\ * 
              !\Esp_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              \Esp_UART:BUART:rx_state_0\ * !\Esp_UART:BUART:rx_state_3\ * 
              !\Esp_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Esp_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Esp_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              !\Esp_UART:BUART:rx_state_0\ * 
              \Esp_UART:BUART:rx_bitclk_enable\ * \Esp_UART:BUART:rx_state_3\
            + !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              !\Esp_UART:BUART:rx_state_0\ * 
              \Esp_UART:BUART:rx_bitclk_enable\ * \Esp_UART:BUART:rx_state_2\
            + !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              !\Esp_UART:BUART:rx_state_0\ * !\Esp_UART:BUART:rx_state_3\ * 
              !\Esp_UART:BUART:rx_state_2\ * \Esp_UART:BUART:rx_last\ * 
              !Net_17_SYNCOUT
            + !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              \Esp_UART:BUART:rx_state_0\ * !\Esp_UART:BUART:rx_state_3\ * 
              !\Esp_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              \Esp_UART:BUART:rx_state_0\ * !\Esp_UART:BUART:rx_state_3\ * 
              !\Esp_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Esp_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Esp_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              !\Esp_UART:BUART:rx_state_0\ * 
              \Esp_UART:BUART:rx_bitclk_enable\ * \Esp_UART:BUART:rx_state_3\ * 
              \Esp_UART:BUART:rx_state_2\
            + !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              \Esp_UART:BUART:rx_state_0\ * !\Esp_UART:BUART:rx_state_3\ * 
              !\Esp_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              \Esp_UART:BUART:rx_state_0\ * !\Esp_UART:BUART:rx_state_3\ * 
              !\Esp_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Esp_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Esp_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              !\Esp_UART:BUART:rx_state_0\ * 
              \Esp_UART:BUART:rx_bitclk_enable\ * \Esp_UART:BUART:rx_state_3\ * 
              \Esp_UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              !\Esp_UART:BUART:rx_state_0\ * 
              \Esp_UART:BUART:rx_bitclk_enable\ * \Esp_UART:BUART:rx_state_3\ * 
              \Esp_UART:BUART:rx_state_2\ * !MODIN1_1 * !Net_17_SYNCOUT
        );
        Output = \Esp_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Esp_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              !\Esp_UART:BUART:rx_state_0\ * \Esp_UART:BUART:rx_state_3\ * 
              \Esp_UART:BUART:rx_state_2\
        );
        Output = \Esp_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Esp_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              !\Esp_UART:BUART:rx_state_0\ * 
              \Esp_UART:BUART:rx_bitclk_enable\ * \Esp_UART:BUART:rx_state_3\ * 
              !\Esp_UART:BUART:rx_state_2\
            + !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              \Esp_UART:BUART:rx_state_0\ * !\Esp_UART:BUART:rx_state_3\ * 
              !\Esp_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              \Esp_UART:BUART:rx_state_0\ * !\Esp_UART:BUART:rx_state_3\ * 
              !\Esp_UART:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \Esp_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Esp_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Esp_UART:BUART:tx_ctrl_mark_last\ * 
              !\Esp_UART:BUART:rx_state_0\ * !\Esp_UART:BUART:rx_state_3\ * 
              !\Esp_UART:BUART:rx_state_2\
        );
        Output = \Esp_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Esp_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Esp_UART:Net_9\ ,
        cs_addr_2 => \Esp_UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \Esp_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \Esp_UART:BUART:rx_bitclk_enable\ ,
        route_si => \Esp_UART:BUART:rx_postpoll\ ,
        f0_load => \Esp_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Esp_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Esp_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\Esp_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Esp_UART:Net_9\ ,
        load => \Esp_UART:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \Esp_UART:BUART:rx_count_2\ ,
        count_1 => \Esp_UART:BUART:rx_count_1\ ,
        count_0 => \Esp_UART:BUART:rx_count_0\ ,
        tc => \Esp_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Debug_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              !\Debug_UART:BUART:rx_state_0\ * 
              \Debug_UART:BUART:rx_bitclk_enable\ * 
              !\Debug_UART:BUART:rx_state_3\ * \Debug_UART:BUART:rx_state_2\ * 
              !\Debug_UART:BUART:pollcount_1\ * 
              !\Debug_UART:BUART:pollcount_0\
            + !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              !\Debug_UART:BUART:rx_state_0\ * 
              \Debug_UART:BUART:rx_bitclk_enable\ * 
              !\Debug_UART:BUART:rx_state_3\ * \Debug_UART:BUART:rx_state_2\ * 
              !\Debug_UART:BUART:pollcount_1\ * !Net_30_SYNCOUT
            + !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              \Debug_UART:BUART:rx_state_0\ * !\Debug_UART:BUART:rx_state_3\ * 
              !\Debug_UART:BUART:rx_state_2\ * !\Debug_UART:BUART:rx_count_6\ * 
              !\Debug_UART:BUART:rx_count_5\
            + !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              \Debug_UART:BUART:rx_state_0\ * !\Debug_UART:BUART:rx_state_3\ * 
              !\Debug_UART:BUART:rx_state_2\ * !\Debug_UART:BUART:rx_count_6\ * 
              !\Debug_UART:BUART:rx_count_4\
        );
        Output = \Debug_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debug_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              !\Debug_UART:BUART:rx_state_0\ * 
              \Debug_UART:BUART:rx_bitclk_enable\ * 
              \Debug_UART:BUART:rx_state_3\
            + !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              !\Debug_UART:BUART:rx_state_0\ * 
              \Debug_UART:BUART:rx_bitclk_enable\ * 
              \Debug_UART:BUART:rx_state_2\
            + !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              !\Debug_UART:BUART:rx_state_0\ * !\Debug_UART:BUART:rx_state_3\ * 
              !\Debug_UART:BUART:rx_state_2\ * \Debug_UART:BUART:rx_last\ * 
              !Net_30_SYNCOUT
            + !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              \Debug_UART:BUART:rx_state_0\ * !\Debug_UART:BUART:rx_state_3\ * 
              !\Debug_UART:BUART:rx_state_2\ * !\Debug_UART:BUART:rx_count_6\ * 
              !\Debug_UART:BUART:rx_count_5\
            + !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              \Debug_UART:BUART:rx_state_0\ * !\Debug_UART:BUART:rx_state_3\ * 
              !\Debug_UART:BUART:rx_state_2\ * !\Debug_UART:BUART:rx_count_6\ * 
              !\Debug_UART:BUART:rx_count_4\
        );
        Output = \Debug_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debug_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              !\Debug_UART:BUART:rx_state_0\ * 
              \Debug_UART:BUART:rx_bitclk_enable\ * 
              \Debug_UART:BUART:rx_state_3\ * \Debug_UART:BUART:rx_state_2\
            + !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              \Debug_UART:BUART:rx_state_0\ * !\Debug_UART:BUART:rx_state_3\ * 
              !\Debug_UART:BUART:rx_state_2\ * !\Debug_UART:BUART:rx_count_6\ * 
              !\Debug_UART:BUART:rx_count_5\
            + !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              \Debug_UART:BUART:rx_state_0\ * !\Debug_UART:BUART:rx_state_3\ * 
              !\Debug_UART:BUART:rx_state_2\ * !\Debug_UART:BUART:rx_count_6\ * 
              !\Debug_UART:BUART:rx_count_4\
        );
        Output = \Debug_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Debug_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Debug_UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Debug_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              !\Debug_UART:BUART:rx_state_0\ * 
              \Debug_UART:BUART:rx_bitclk_enable\ * 
              \Debug_UART:BUART:rx_state_3\ * \Debug_UART:BUART:rx_state_2\ * 
              !\Debug_UART:BUART:pollcount_1\ * 
              !\Debug_UART:BUART:pollcount_0\
            + !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              !\Debug_UART:BUART:rx_state_0\ * 
              \Debug_UART:BUART:rx_bitclk_enable\ * 
              \Debug_UART:BUART:rx_state_3\ * \Debug_UART:BUART:rx_state_2\ * 
              !\Debug_UART:BUART:pollcount_1\ * !Net_30_SYNCOUT
        );
        Output = \Debug_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debug_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              !\Debug_UART:BUART:rx_state_0\ * \Debug_UART:BUART:rx_state_3\ * 
              \Debug_UART:BUART:rx_state_2\
        );
        Output = \Debug_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debug_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Debug_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              !\Debug_UART:BUART:rx_state_0\ * 
              \Debug_UART:BUART:rx_bitclk_enable\ * 
              \Debug_UART:BUART:rx_state_3\ * !\Debug_UART:BUART:rx_state_2\
            + !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              \Debug_UART:BUART:rx_state_0\ * !\Debug_UART:BUART:rx_state_3\ * 
              !\Debug_UART:BUART:rx_state_2\ * !\Debug_UART:BUART:rx_count_6\ * 
              !\Debug_UART:BUART:rx_count_5\
            + !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              \Debug_UART:BUART:rx_state_0\ * !\Debug_UART:BUART:rx_state_3\ * 
              !\Debug_UART:BUART:rx_state_2\ * !\Debug_UART:BUART:rx_count_6\ * 
              !\Debug_UART:BUART:rx_count_4\
        );
        Output = \Debug_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Debug_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debug_UART:BUART:tx_ctrl_mark_last\ * 
              !\Debug_UART:BUART:rx_state_0\ * !\Debug_UART:BUART:rx_state_3\ * 
              !\Debug_UART:BUART:rx_state_2\
        );
        Output = \Debug_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Debug_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Debug_UART:Net_9\ ,
        cs_addr_2 => \Debug_UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \Debug_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \Debug_UART:BUART:rx_bitclk_enable\ ,
        route_si => \Debug_UART:BUART:rx_postpoll\ ,
        f0_load => \Debug_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Debug_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Debug_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\Debug_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Debug_UART:Net_9\ ,
        load => \Debug_UART:BUART:rx_counter_load\ ,
        count_6 => \Debug_UART:BUART:rx_count_6\ ,
        count_5 => \Debug_UART:BUART:rx_count_5\ ,
        count_4 => \Debug_UART:BUART:rx_count_4\ ,
        count_3 => \Debug_UART:BUART:rx_count_3\ ,
        count_2 => \Debug_UART:BUART:rx_count_2\ ,
        count_1 => \Debug_UART:BUART:rx_count_1\ ,
        count_0 => \Debug_UART:BUART:rx_count_0\ ,
        tc => \Debug_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Esp_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Esp_UART:BUART:tx_state_1\ * !\Esp_UART:BUART:tx_state_0\ * 
              \Esp_UART:BUART:tx_state_2\
            + !\Esp_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \Esp_UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Esp_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Esp_UART:BUART:tx_state_1\ * !\Esp_UART:BUART:tx_state_0\ * 
              \Esp_UART:BUART:tx_bitclk_enable_pre\ * 
              \Esp_UART:BUART:tx_state_2\
            + \Esp_UART:BUART:tx_state_1\ * \Esp_UART:BUART:tx_state_0\ * 
              \Esp_UART:BUART:tx_bitclk_enable_pre\ * 
              \Esp_UART:BUART:tx_state_2\
            + \Esp_UART:BUART:tx_state_1\ * \Esp_UART:BUART:tx_state_0\ * 
              !\Esp_UART:BUART:tx_state_2\ * \Esp_UART:BUART:tx_bitclk\
            + \Esp_UART:BUART:tx_state_1\ * !\Esp_UART:BUART:tx_state_2\ * 
              \Esp_UART:BUART:tx_counter_dp\ * \Esp_UART:BUART:tx_bitclk\
        );
        Output = \Esp_UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debug_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debug_UART:BUART:rx_fifonotempty\ * 
              \Debug_UART:BUART:rx_state_stop1_reg\
        );
        Output = \Debug_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Debug_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debug_UART:BUART:rx_load_fifo\ * 
              \Debug_UART:BUART:rx_fifofull\
        );
        Output = \Debug_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_12, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Esp_UART:BUART:txn\
        );
        Output = Net_12 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Esp_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \Esp_UART:Net_9\ ,
        cs_addr_0 => \Esp_UART:BUART:counter_load_not\ ,
        ce0_reg => \Esp_UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \Esp_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Debug_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Debug_UART:Net_9\ ,
        status_5 => \Debug_UART:BUART:rx_status_5\ ,
        status_4 => \Debug_UART:BUART:rx_status_4\ ,
        status_3 => \Debug_UART:BUART:rx_status_3\ ,
        interrupt => Net_76 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Esp_UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Esp_UART:BUART:txn\ * \Esp_UART:BUART:tx_state_1\ * 
              !\Esp_UART:BUART:tx_bitclk\
            + \Esp_UART:BUART:txn\ * \Esp_UART:BUART:tx_state_2\
            + !\Esp_UART:BUART:tx_state_1\ * \Esp_UART:BUART:tx_state_0\ * 
              !\Esp_UART:BUART:tx_shift_out\ * !\Esp_UART:BUART:tx_state_2\
            + !\Esp_UART:BUART:tx_state_1\ * \Esp_UART:BUART:tx_state_0\ * 
              !\Esp_UART:BUART:tx_state_2\ * !\Esp_UART:BUART:tx_bitclk\
            + \Esp_UART:BUART:tx_state_1\ * !\Esp_UART:BUART:tx_state_0\ * 
              !\Esp_UART:BUART:tx_shift_out\ * !\Esp_UART:BUART:tx_state_2\ * 
              !\Esp_UART:BUART:tx_counter_dp\ * \Esp_UART:BUART:tx_bitclk\
        );
        Output = \Esp_UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Esp_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Esp_UART:BUART:tx_state_1\ * \Esp_UART:BUART:tx_state_0\ * 
              \Esp_UART:BUART:tx_bitclk_enable_pre\ * 
              \Esp_UART:BUART:tx_state_2\
            + \Esp_UART:BUART:tx_state_1\ * !\Esp_UART:BUART:tx_state_2\ * 
              \Esp_UART:BUART:tx_counter_dp\ * \Esp_UART:BUART:tx_bitclk\
            + \Esp_UART:BUART:tx_state_0\ * !\Esp_UART:BUART:tx_state_2\ * 
              \Esp_UART:BUART:tx_bitclk\
        );
        Output = \Esp_UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Esp_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Esp_UART:BUART:tx_state_1\ * !\Esp_UART:BUART:tx_state_0\ * 
              \Esp_UART:BUART:tx_bitclk_enable_pre\
            + !\Esp_UART:BUART:tx_state_1\ * !\Esp_UART:BUART:tx_state_0\ * 
              !\Esp_UART:BUART:tx_state_2\
        );
        Output = \Esp_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Esp_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Esp_UART:BUART:tx_state_1\ * !\Esp_UART:BUART:tx_state_0\ * 
              \Esp_UART:BUART:tx_bitclk_enable_pre\ * 
              \Esp_UART:BUART:tx_fifo_empty\ * \Esp_UART:BUART:tx_state_2\
        );
        Output = \Esp_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Esp_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Esp_UART:BUART:tx_state_1\ * !\Esp_UART:BUART:tx_state_0\ * 
              \Esp_UART:BUART:tx_bitclk_enable_pre\ * 
              !\Esp_UART:BUART:tx_fifo_empty\
            + !\Esp_UART:BUART:tx_state_1\ * !\Esp_UART:BUART:tx_state_0\ * 
              !\Esp_UART:BUART:tx_fifo_empty\ * !\Esp_UART:BUART:tx_state_2\
            + \Esp_UART:BUART:tx_state_1\ * \Esp_UART:BUART:tx_state_0\ * 
              \Esp_UART:BUART:tx_bitclk_enable_pre\ * 
              \Esp_UART:BUART:tx_fifo_empty\ * \Esp_UART:BUART:tx_state_2\
            + \Esp_UART:BUART:tx_state_0\ * !\Esp_UART:BUART:tx_state_2\ * 
              \Esp_UART:BUART:tx_bitclk\
        );
        Output = \Esp_UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\Esp_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \Esp_UART:Net_9\ ,
        cs_addr_2 => \Esp_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \Esp_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \Esp_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Esp_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Esp_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Esp_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Esp_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \Esp_UART:Net_9\ ,
        status_3 => \Esp_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \Esp_UART:BUART:tx_status_2\ ,
        status_1 => \Esp_UART:BUART:tx_fifo_empty\ ,
        status_0 => \Esp_UART:BUART:tx_status_0\ ,
        interrupt => Net_108 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=5, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Esp_UART:BUART:rx_count_2\ * !\Esp_UART:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0 * Net_17_SYNCOUT
            + !\Esp_UART:BUART:rx_count_2\ * !\Esp_UART:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
            + !\Esp_UART:BUART:rx_count_2\ * !\Esp_UART:BUART:rx_count_1\ * 
              MODIN1_1 * !Net_17_SYNCOUT
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Esp_UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_17_SYNCOUT
        );
        Output = \Esp_UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Esp_UART:BUART:rx_count_2\ * !\Esp_UART:BUART:rx_count_1\ * 
              !MODIN1_0 * Net_17_SYNCOUT
            + !\Esp_UART:BUART:rx_count_2\ * !\Esp_UART:BUART:rx_count_1\ * 
              MODIN1_0 * !Net_17_SYNCOUT
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Esp_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_17_SYNCOUT
        );
        Output = \Esp_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Esp_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Esp_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Esp_UART:BUART:rx_count_2\ * !\Esp_UART:BUART:rx_count_1\ * 
              !\Esp_UART:BUART:rx_count_0\
        );
        Output = \Esp_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =Esp_Rx(0)_SYNC
    PORT MAP (
        in => Net_17 ,
        out => Net_17_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\Debug_UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_76 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\Debug_UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_75 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\Esp_UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_109 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\Esp_UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_108 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Col_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Col_0(0)__PA ,
        pad => Col_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Col_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Col_1(0)__PA ,
        pad => Col_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Col_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Col_2(0)__PA ,
        pad => Col_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Col_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Col_3(0)__PA ,
        pad => Col_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Col_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Col_4(0)__PA ,
        pad => Col_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Col_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Col_5(0)__PA ,
        pad => Col_5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Col_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Col_6(0)__PA ,
        pad => Col_6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Col_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Col_7(0)__PA ,
        pad => Col_7(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Debug_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Debug_Tx(0)__PA ,
        input => Net_25 ,
        pad => Debug_Tx(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Debug_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Debug_Rx(0)__PA ,
        fb => Net_30 ,
        pad => Debug_Rx(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Row_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Row_0(0)__PA ,
        pad => Row_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Row_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Row_1(0)__PA ,
        pad => Row_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Row_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Row_2(0)__PA ,
        pad => Row_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Row_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Row_3(0)__PA ,
        pad => Row_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Row_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Row_4(0)__PA ,
        pad => Row_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Row_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Row_5(0)__PA ,
        pad => Row_5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Row_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Row_6(0)__PA ,
        pad => Row_6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Row_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Row_7(0)__PA ,
        pad => Row_7(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Col_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Col_8(0)__PA ,
        pad => Col_8(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Col_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Col_9(0)__PA ,
        pad => Col_9(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Col_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Col_10(0)__PA ,
        pad => Col_10(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Col_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Col_11(0)__PA ,
        pad => Col_11(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = Esp_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Esp_Rx(0)__PA ,
        fb => Net_17 ,
        pad => Esp_Rx(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Esp_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Esp_Tx(0)__PA ,
        input => Net_12 ,
        pad => Esp_Tx(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Esp_Rst(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Esp_Rst(0)__PA ,
        pad => Esp_Rst(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = Slp_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Slp_1(0)__PA ,
        pad => Slp_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Stp_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Stp_1(0)__PA ,
        pad => Stp_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Dir_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dir_1(0)__PA ,
        pad => Dir_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Slp_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Slp_2(0)__PA ,
        pad => Slp_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Stp_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Stp_2(0)__PA ,
        pad => Stp_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Dir_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dir_2(0)__PA ,
        pad => Dir_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Lim_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Lim_1(0)__PA ,
        pad => Lim_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Lim_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Lim_2(0)__PA ,
        pad => Lim_2(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = En_Sw(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => En_Sw(0)__PA ,
        pad => En_Sw(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = En_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => En_A(0)__PA ,
        pad => En_A(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = En_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => En_B(0)__PA ,
        pad => En_B(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Em(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Em(0)__PA ,
        pad => Em(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \Esp_UART:Net_9\ ,
            dclk_0 => \Esp_UART:Net_9_local\ ,
            dclk_glb_1 => \Debug_UART:Net_9\ ,
            dclk_1 => \Debug_UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |         Col_0(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |         Col_1(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |         Col_2(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |         Col_3(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |         Col_4(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |         Col_5(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |         Col_6(0) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL |         Col_7(0) | 
-----+-----+-------+-----------+------------------+------------------+------------
   1 |   6 |     * |      NONE |         CMOS_OUT |      Debug_Tx(0) | In(Net_25)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |      Debug_Rx(0) | FB(Net_30)
-----+-----+-------+-----------+------------------+------------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+------------
   3 |   0 |     * |      NONE |         CMOS_OUT |         Row_0(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |         Row_1(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |         Row_2(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |         Row_3(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |         Row_4(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |         Row_5(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |         Row_6(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |         Row_7(0) | 
-----+-----+-------+-----------+------------------+------------------+------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL |         Col_8(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |         Col_9(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |        Col_10(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |        Col_11(0) | 
-----+-----+-------+-----------+------------------+------------------+------------
   5 |   0 |     * |      NONE |     HI_Z_DIGITAL |        Esp_Rx(0) | FB(Net_17)
     |   1 |     * |      NONE |         CMOS_OUT |        Esp_Tx(0) | In(Net_12)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |       Esp_Rst(0) | 
-----+-----+-------+-----------+------------------+------------------+------------
   6 |   0 |     * |      NONE |         CMOS_OUT |         Slp_1(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |         Stp_1(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |         Dir_1(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |         Slp_2(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |         Stp_2(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |         Dir_2(0) | 
     |   6 |     * |      NONE |    RES_PULL_DOWN |         Lim_1(0) | 
     |   7 |     * |      NONE |    RES_PULL_DOWN |         Lim_2(0) | 
-----+-----+-------+-----------+------------------+------------------+------------
  12 |   0 |     * |      NONE |     HI_Z_DIGITAL |         En_Sw(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |          En_A(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |          En_B(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |            Em(0) | 
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.007ms
Digital Placement phase: Elapsed time ==> 1s.639ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.424ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.703ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.115ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Bootloadable_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.489ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.268ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.412ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.477ms
API generation phase: Elapsed time ==> 2s.792ms
Dependency generation phase: Elapsed time ==> 0s.026ms
Cleanup phase: Elapsed time ==> 0s.000ms
