arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	total_power	routing_power_perc	clock_power_perc	tile_power_perc	
k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	common	2.12	vpr	66.85 MiB		-1	-1	0.23	18444	3	0.06	-1	-1	32728	-1	52608	68	99	1	0	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	68452	99	130	344	474	1	228	298	12	12	144	clb	auto	27.4 MiB	0.10	1675	704	66963	20370	32791	13802	66.8 MiB	0.11	0.00	2.18241	1.84343	-121.838	-1.84343	1.84343	0.09	0.000588264	0.00055103	0.0412906	0.0386681	-1	-1	-1	-1	40	1447	16	5.66058e+06	4.21279e+06	333335.	2314.82	0.33	0.15889	0.145741	12666	64609	-1	1220	8	417	630	29292	10027	2.02932	2.02932	-139.109	-2.02932	-0.436676	-0.298787	419432.	2912.72	0.01	0.02	0.04	-1	-1	0.01	0.0158392	0.0149265	0.01097	0.2173	0.06774	0.7149	
k6_frac_N10_mem32K_40nm.xml	diffeq1.v	common	6.02	vpr	70.39 MiB		-1	-1	0.31	23676	15	0.29	-1	-1	33804	-1	54344	39	162	0	5	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	72084	162	96	1009	950	1	701	302	16	16	256	mult_36	auto	30.5 MiB	0.18	9745	5422	92394	29404	54877	8113	70.4 MiB	0.35	0.00	23.0626	21.1445	-1627.16	-21.1445	21.1445	0.18	0.00152927	0.00141434	0.152545	0.142035	-1	-1	-1	-1	52	12275	40	1.21132e+07	4.08187e+06	805949.	3148.24	2.13	0.550493	0.509323	25992	162577	-1	9489	19	3386	7023	823162	268347	21.9567	21.9567	-1721.84	-21.9567	0	0	1.06067e+06	4143.25	0.03	0.18	0.10	-1	-1	0.03	0.0804895	0.0759977	0.008009	0.3554	0.01727	0.6273	
