

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Fri Nov  8 21:38:41 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pass
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.217 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|       2|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|        3|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        3|      38|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done               |   9|          2|    1|          2|
    |output_c_blk_n        |   9|          2|    1|          2|
    |processDelay_c_blk_n  |   9|          2|    1|          2|
    |real_start            |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  36|          8|    4|          8|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|      entry_proc|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|      entry_proc|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|      entry_proc|  return value|
|start_full_n                   |   in|    1|  ap_ctrl_hs|      entry_proc|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|      entry_proc|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|      entry_proc|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|      entry_proc|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|      entry_proc|  return value|
|start_out                      |  out|    1|  ap_ctrl_hs|      entry_proc|  return value|
|start_write                    |  out|    1|  ap_ctrl_hs|      entry_proc|  return value|
|output_r                       |   in|   64|     ap_none|        output_r|        scalar|
|output_c_din                   |  out|   64|     ap_fifo|        output_c|       pointer|
|output_c_num_data_valid        |   in|    3|     ap_fifo|        output_c|       pointer|
|output_c_fifo_cap              |   in|    3|     ap_fifo|        output_c|       pointer|
|output_c_full_n                |   in|    1|     ap_fifo|        output_c|       pointer|
|output_c_write                 |  out|    1|     ap_fifo|        output_c|       pointer|
|processDelay                   |   in|   32|     ap_none|    processDelay|        scalar|
|processDelay_c_din             |  out|   32|     ap_fifo|  processDelay_c|       pointer|
|processDelay_c_num_data_valid  |   in|    3|     ap_fifo|  processDelay_c|       pointer|
|processDelay_c_fifo_cap        |   in|    3|     ap_fifo|  processDelay_c|       pointer|
|processDelay_c_full_n          |   in|    1|     ap_fifo|  processDelay_c|       pointer|
|processDelay_c_write           |  out|    1|     ap_fifo|  processDelay_c|       pointer|
+-------------------------------+-----+-----+------------+----------------+--------------+

