Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Oct 19 13:28:01 2021
| Host         : DESKTOP-DDE21EA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file siren_timing_summary_routed.rpt -pb siren_timing_summary_routed.pb -rpx siren_timing_summary_routed.rpx -warn_on_violation
| Design       : siren
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    45          
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (45)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (45)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (45)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: tcount_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tcount_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: tcount_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (45)
-------------------------------------------------
 There are 45 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.438        0.000                      0                   22        0.268        0.000                      0                   22        9.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_50MHz  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50MHz          17.438        0.000                      0                   22        0.268        0.000                      0                   22        9.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz
  To Clock:  clk_50MHz

Setup :            0  Failing Endpoints,  Worst Slack       17.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.438ns  (required time - arrival time)
  Source:                 tcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.704ns (27.761%)  route 1.832ns (72.239%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.708     5.310    clk_50MHz_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  tcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tcount_reg[5]/Q
                         net (fo=3, routed)           1.154     6.920    tcount_reg_n_0_[5]
    SLICE_X1Y108         LUT6 (Prop_lut6_I1_O)        0.124     7.044 r  dac_load_R_i_3/O
                         net (fo=2, routed)           0.678     7.722    dac_load_R_i_3_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I5_O)        0.124     7.846 r  dac_load_R_i_1/O
                         net (fo=1, routed)           0.000     7.846    dac_load_R0
    SLICE_X1Y108         FDRE                                         r  dac_load_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.588    25.010    clk_50MHz_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  dac_load_R_reg/C
                         clock pessimism              0.278    25.288    
                         clock uncertainty           -0.035    25.253    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.031    25.284    dac_load_R_reg
  -------------------------------------------------------------------
                         required time                         25.284    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                 17.438    

Slack (MET) :             17.438ns  (required time - arrival time)
  Source:                 tcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_L_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 0.704ns (27.783%)  route 1.830ns (72.217%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.708     5.310    clk_50MHz_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  tcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tcount_reg[5]/Q
                         net (fo=3, routed)           1.154     6.920    tcount_reg_n_0_[5]
    SLICE_X1Y108         LUT6 (Prop_lut6_I1_O)        0.124     7.044 r  dac_load_R_i_3/O
                         net (fo=2, routed)           0.676     7.720    dac_load_R_i_3_n_0
    SLICE_X1Y108         LUT6 (Prop_lut6_I1_O)        0.124     7.844 r  dac_load_L_i_1/O
                         net (fo=1, routed)           0.000     7.844    dac_load_L0
    SLICE_X1Y108         FDRE                                         r  dac_load_L_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.588    25.010    clk_50MHz_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  dac_load_L_reg/C
                         clock pessimism              0.278    25.288    
                         clock uncertainty           -0.035    25.253    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.029    25.282    dac_load_L_reg
  -------------------------------------------------------------------
                         required time                         25.282    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                 17.438    

Slack (MET) :             17.464ns  (required time - arrival time)
  Source:                 tcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 1.692ns (66.722%)  route 0.844ns (33.278%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 25.008 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.708     5.310    clk_50MHz_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  tcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tcount_reg[5]/Q
                         net (fo=3, routed)           0.844     6.610    tcount_reg_n_0_[5]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.284 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    tcount_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.398    tcount_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.512    tcount_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.846 r  tcount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.846    tcount_reg[16]_i_1_n_6
    SLICE_X0Y111         FDRE                                         r  tcount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.586    25.008    clk_50MHz_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  tcount_reg[17]/C
                         clock pessimism              0.275    25.283    
                         clock uncertainty           -0.035    25.248    
    SLICE_X0Y111         FDRE (Setup_fdre_C_D)        0.062    25.310    tcount_reg[17]
  -------------------------------------------------------------------
                         required time                         25.310    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                 17.464    

Slack (MET) :             17.485ns  (required time - arrival time)
  Source:                 tcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 1.671ns (66.444%)  route 0.844ns (33.556%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 25.008 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.708     5.310    clk_50MHz_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  tcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tcount_reg[5]/Q
                         net (fo=3, routed)           0.844     6.610    tcount_reg_n_0_[5]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.284 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    tcount_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.398    tcount_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.512    tcount_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.825 r  tcount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.825    tcount_reg[16]_i_1_n_4
    SLICE_X0Y111         FDRE                                         r  tcount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.586    25.008    clk_50MHz_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  tcount_reg[19]/C
                         clock pessimism              0.275    25.283    
                         clock uncertainty           -0.035    25.248    
    SLICE_X0Y111         FDRE (Setup_fdre_C_D)        0.062    25.310    tcount_reg[19]
  -------------------------------------------------------------------
                         required time                         25.310    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                 17.485    

Slack (MET) :             17.559ns  (required time - arrival time)
  Source:                 tcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 1.597ns (65.426%)  route 0.844ns (34.574%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 25.008 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.708     5.310    clk_50MHz_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  tcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tcount_reg[5]/Q
                         net (fo=3, routed)           0.844     6.610    tcount_reg_n_0_[5]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.284 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    tcount_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.398    tcount_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.512    tcount_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.751 r  tcount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.751    tcount_reg[16]_i_1_n_5
    SLICE_X0Y111         FDRE                                         r  tcount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.586    25.008    clk_50MHz_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  tcount_reg[18]/C
                         clock pessimism              0.275    25.283    
                         clock uncertainty           -0.035    25.248    
    SLICE_X0Y111         FDRE (Setup_fdre_C_D)        0.062    25.310    tcount_reg[18]
  -------------------------------------------------------------------
                         required time                         25.310    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                 17.559    

Slack (MET) :             17.575ns  (required time - arrival time)
  Source:                 tcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 1.581ns (65.198%)  route 0.844ns (34.802%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 25.008 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.708     5.310    clk_50MHz_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  tcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tcount_reg[5]/Q
                         net (fo=3, routed)           0.844     6.610    tcount_reg_n_0_[5]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.284 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    tcount_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.398    tcount_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.512 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.512    tcount_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.735 r  tcount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.735    tcount_reg[16]_i_1_n_7
    SLICE_X0Y111         FDRE                                         r  tcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.586    25.008    clk_50MHz_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  tcount_reg[16]/C
                         clock pessimism              0.275    25.283    
                         clock uncertainty           -0.035    25.248    
    SLICE_X0Y111         FDRE (Setup_fdre_C_D)        0.062    25.310    tcount_reg[16]
  -------------------------------------------------------------------
                         required time                         25.310    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                 17.575    

Slack (MET) :             17.579ns  (required time - arrival time)
  Source:                 tcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 1.578ns (65.155%)  route 0.844ns (34.845%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 25.009 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.708     5.310    clk_50MHz_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  tcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tcount_reg[5]/Q
                         net (fo=3, routed)           0.844     6.610    tcount_reg_n_0_[5]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.284 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    tcount_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.398    tcount_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.732 r  tcount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.732    tcount_reg[12]_i_1_n_6
    SLICE_X0Y110         FDRE                                         r  tcount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.587    25.009    clk_50MHz_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  tcount_reg[13]/C
                         clock pessimism              0.275    25.284    
                         clock uncertainty           -0.035    25.249    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.062    25.311    tcount_reg[13]
  -------------------------------------------------------------------
                         required time                         25.311    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                 17.579    

Slack (MET) :             17.600ns  (required time - arrival time)
  Source:                 tcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 1.557ns (64.850%)  route 0.844ns (35.150%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 25.009 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.708     5.310    clk_50MHz_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  tcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tcount_reg[5]/Q
                         net (fo=3, routed)           0.844     6.610    tcount_reg_n_0_[5]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.284 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    tcount_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.398    tcount_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.711 r  tcount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.711    tcount_reg[12]_i_1_n_4
    SLICE_X0Y110         FDRE                                         r  tcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.587    25.009    clk_50MHz_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  tcount_reg[15]/C
                         clock pessimism              0.275    25.284    
                         clock uncertainty           -0.035    25.249    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.062    25.311    tcount_reg[15]
  -------------------------------------------------------------------
                         required time                         25.311    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 17.600    

Slack (MET) :             17.674ns  (required time - arrival time)
  Source:                 tcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 1.483ns (63.733%)  route 0.844ns (36.267%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 25.009 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.708     5.310    clk_50MHz_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  tcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tcount_reg[5]/Q
                         net (fo=3, routed)           0.844     6.610    tcount_reg_n_0_[5]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.284 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    tcount_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.398    tcount_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.637 r  tcount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.637    tcount_reg[12]_i_1_n_5
    SLICE_X0Y110         FDRE                                         r  tcount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.587    25.009    clk_50MHz_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  tcount_reg[14]/C
                         clock pessimism              0.275    25.284    
                         clock uncertainty           -0.035    25.249    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.062    25.311    tcount_reg[14]
  -------------------------------------------------------------------
                         required time                         25.311    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                 17.674    

Slack (MET) :             17.690ns  (required time - arrival time)
  Source:                 tcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 1.467ns (63.481%)  route 0.844ns (36.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 25.009 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.708     5.310    clk_50MHz_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  tcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tcount_reg[5]/Q
                         net (fo=3, routed)           0.844     6.610    tcount_reg_n_0_[5]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.284 r  tcount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    tcount_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.398    tcount_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.621 r  tcount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.621    tcount_reg[12]_i_1_n_7
    SLICE_X0Y110         FDRE                                         r  tcount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.587    25.009    clk_50MHz_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  tcount_reg[12]/C
                         clock pessimism              0.275    25.284    
                         clock uncertainty           -0.035    25.249    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.062    25.311    tcount_reg[12]
  -------------------------------------------------------------------
                         required time                         25.311    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                 17.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 tcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.597     1.516    clk_50MHz_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  tcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  tcount_reg[10]/Q
                         net (fo=1, routed)           0.121     1.779    tcount_reg_n_0_[10]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.890 r  tcount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    tcount_reg[8]_i_1_n_5
    SLICE_X0Y109         FDRE                                         r  tcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.870     2.035    clk_50MHz_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  tcount_reg[10]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.105     1.621    tcount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 tcount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.596     1.515    clk_50MHz_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  tcount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  tcount_reg[14]/Q
                         net (fo=1, routed)           0.121     1.778    tcount_reg_n_0_[14]
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.889 r  tcount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    tcount_reg[12]_i_1_n_5
    SLICE_X0Y110         FDRE                                         r  tcount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.869     2.034    clk_50MHz_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  tcount_reg[14]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.105     1.620    tcount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 tcount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.596     1.515    clk_50MHz_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  tcount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  tcount_reg[18]/Q
                         net (fo=1, routed)           0.121     1.778    tcount_reg_n_0_[18]
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.889 r  tcount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    tcount_reg[16]_i_1_n_5
    SLICE_X0Y111         FDRE                                         r  tcount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.869     2.034    clk_50MHz_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  tcount_reg[18]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.105     1.620    tcount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 tcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.597     1.516    clk_50MHz_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  tcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  tcount_reg[2]/Q
                         net (fo=3, routed)           0.134     1.791    tcount_reg_n_0_[2]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  tcount_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    tcount_reg[0]_i_1_n_5
    SLICE_X0Y107         FDRE                                         r  tcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.870     2.035    clk_50MHz_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  tcount_reg[2]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105     1.621    tcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 tcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.569%)  route 0.144ns (36.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.597     1.516    clk_50MHz_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  tcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  tcount_reg[6]/Q
                         net (fo=3, routed)           0.144     1.802    tcount_reg_n_0_[6]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.913 r  tcount_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    tcount_reg[4]_i_1_n_5
    SLICE_X0Y108         FDRE                                         r  tcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.870     2.035    clk_50MHz_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  tcount_reg[6]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.105     1.621    tcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 tcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.203%)  route 0.217ns (53.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.597     1.516    clk_50MHz_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  tcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  tcount_reg[7]/Q
                         net (fo=3, routed)           0.217     1.874    tcount_reg_n_0_[7]
    SLICE_X1Y108         LUT6 (Prop_lut6_I2_O)        0.045     1.919 r  dac_load_R_i_1/O
                         net (fo=1, routed)           0.000     1.919    dac_load_R0
    SLICE_X1Y108         FDRE                                         r  dac_load_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.870     2.035    clk_50MHz_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  dac_load_R_reg/C
                         clock pessimism             -0.505     1.529    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.092     1.621    dac_load_R_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 tcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_L_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.203%)  route 0.217ns (53.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.597     1.516    clk_50MHz_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  tcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  tcount_reg[7]/Q
                         net (fo=3, routed)           0.217     1.874    tcount_reg_n_0_[7]
    SLICE_X1Y108         LUT6 (Prop_lut6_I4_O)        0.045     1.919 r  dac_load_L_i_1/O
                         net (fo=1, routed)           0.000     1.919    dac_load_L0
    SLICE_X1Y108         FDRE                                         r  dac_load_L_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.870     2.035    clk_50MHz_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  dac_load_L_reg/C
                         clock pessimism             -0.505     1.529    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.091     1.620    dac_load_L_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 tcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.597     1.516    clk_50MHz_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  tcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  tcount_reg[10]/Q
                         net (fo=1, routed)           0.121     1.779    tcount_reg_n_0_[10]
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.923 r  tcount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.923    tcount_reg[8]_i_1_n_4
    SLICE_X0Y109         FDRE                                         r  tcount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.870     2.035    clk_50MHz_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  tcount_reg[11]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.105     1.621    tcount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 tcount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.596     1.515    clk_50MHz_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  tcount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  tcount_reg[14]/Q
                         net (fo=1, routed)           0.121     1.778    tcount_reg_n_0_[14]
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.922 r  tcount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    tcount_reg[12]_i_1_n_4
    SLICE_X0Y110         FDRE                                         r  tcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.869     2.034    clk_50MHz_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  tcount_reg[15]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.105     1.620    tcount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 tcount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.596     1.515    clk_50MHz_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  tcount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  tcount_reg[18]/Q
                         net (fo=1, routed)           0.121     1.778    tcount_reg_n_0_[18]
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.922 r  tcount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    tcount_reg[16]_i_1_n_4
    SLICE_X0Y111         FDRE                                         r  tcount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.869     2.034    clk_50MHz_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  tcount_reg[19]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.105     1.620    tcount_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y108    dac_load_L_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y108    dac_load_R_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y107    tcount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y109    tcount_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y109    tcount_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y110    tcount_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y110    tcount_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y110    tcount_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y110    tcount_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y108    dac_load_L_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y108    dac_load_L_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y108    dac_load_R_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y108    dac_load_R_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y107    tcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y107    tcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y109    tcount_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y109    tcount_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y109    tcount_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y109    tcount_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y108    dac_load_L_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y108    dac_load_L_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y108    dac_load_R_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y108    dac_load_R_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y107    tcount_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y107    tcount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y109    tcount_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y109    tcount_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y109    tcount_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y109    tcount_reg[11]/C



