<?xml version="1.0"?>
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/4.0/regsPeripheral.xsd">
  <register offset="0" width="32" name="FCR" description="Funnel Control Register">
    <bit_field offset="0" width="1" name="EnS0" access="RW" reset_value="0" description=""/>
    <bit_field offset="1" width="1" name="EnS1" access="RW" reset_value="0" description=""/>
    <bit_field offset="2" width="1" name="EnS2" access="RW" reset_value="0" description=""/>
    <bit_field offset="3" width="1" name="EnS3" access="RW" reset_value="0" description=""/>
    <bit_field offset="4" width="1" name="EnS4" access="RW" reset_value="0" description=""/>
    <bit_field offset="5" width="1" name="EnS5" access="RW" reset_value="0" description=""/>
    <bit_field offset="6" width="1" name="EnS6" access="RW" reset_value="0" description=""/>
    <bit_field offset="7" width="1" name="EnS7" access="RW" reset_value="0" description=""/>
    <bit_field offset="8" width="4" name="HT" access="RW" reset_value="0x3" description="Minimum hold time[3:0]"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0x4" width="32" name="PCR" description="Priority Control Register">
    <bit_field offset="0" width="3" name="PriPort0" access="RW" reset_value="0" description="Priority value of the first slave port. The value written into this location is the value that you want to assign the first slave port."/>
    <bit_field offset="3" width="3" name="PriPort1" access="RW" reset_value="0x1" description="2nd port priority value."/>
    <bit_field offset="6" width="3" name="PriPort2" access="RW" reset_value="0x2" description="3rd port priority value."/>
    <bit_field offset="9" width="3" name="PriPort3" access="RW" reset_value="0x3" description="4th port priority value."/>
    <bit_field offset="12" width="3" name="PriPort4" access="RW" reset_value="0x4" description="5th port priority value."/>
    <bit_field offset="15" width="3" name="PriPort5" access="RW" reset_value="0x5" description="6th port priority value."/>
    <bit_field offset="18" width="3" name="PriPort6" access="RW" reset_value="0x6" description="7th port priority value."/>
    <bit_field offset="21" width="3" name="PriPort7" access="RW" reset_value="0x7" description="Priority value of the eighth port. The value written into this location is the value that you want to assign the eighth slave port."/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xEEC" width="32" name="ITATBDATA0" description="Integration Register, ITATBDATA0">
    <bit_field offset="0" width="1" name="ATDATA0" access="RW" reset_value="0" description="Read the value of ATDATAS[0]; Set the value of ATDATAM[0]"/>
    <bit_field offset="1" width="1" name="ATDATA7" access="RW" reset_value="0" description="Read the value of ATDATAS[7]; Set the value of ATDATAM[7]"/>
    <bit_field offset="2" width="1" name="ATDATA15" access="RW" reset_value="0" description="Read the value of ATDATAS[15]; Set the value of ATDATAM[15]"/>
    <bit_field offset="3" width="1" name="ATDATA23" access="RW" reset_value="0" description="Read the value of ATDATAS[23]; Set the value of ATDATAM[23]"/>
    <bit_field offset="4" width="1" name="ATDATA31" access="RW" reset_value="0" description="Read the value of ATDATAS[31]; Set the value of ATDATAM[31]"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xEF0" width="32" name="ITATBCTR2" description="Integration Register, ITATBCTR2">
    <bit_field offset="0" width="1" name="ATREADY" access="RW" reset_value="0" description="Read the value of ATREADYM; Set the value of ATREADYS"/>
    <bit_field offset="1" width="1" name="AFVALID" access="RW" reset_value="0" description="Read the value of AFVALIDM; Set the value of AFVALIDS"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xEF4" width="32" name="ITATBCTR1" description="Integration Register, ITATBCTR1">
    <bit_field offset="0" width="7" name="ATID" access="RW" reset_value="0" description="Read the value of ATIDS; Set the value of ATIDM"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xEF8" width="32" name="ITATBCTR0" description="Integration Register, ITATBCTR0">
    <bit_field offset="0" width="1" name="ATVALID" access="RW" reset_value="0" description="Read the value of ATVALIDS; Set the value of ATVALIDM"/>
    <bit_field offset="1" width="1" name="AFREADY" access="RW" reset_value="0" description="Read the value of AFREADYS; Set the value of AFREADYM"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <bit_field offset="8" width="2" name="ATBYTES" access="RW" reset_value="0" description="Read the value of ATBYTESS; Set the value of ATBYTESM"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xF00" width="32" name="ITCTRL" description="Integration Mode Control Register">
    <bit_field offset="0" width="1" name="IntegrationMode" access="RW" reset_value="0" description="Integration mode. When set, the component enters integration mode, enabling topology detection or integration testing to be performed. At reset the component must enter functional mode. If no integration functionality is implemented, this bit must read as zero."/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFA0" width="32" name="CLAIMSET" description="Claim Tag Set Register">
    <bit_field offset="0" width="4" name="CLAIMSET" access="RW" reset_value="0xF" description="A bit programmable register bank which sets the Claim Tag Value."/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFA4" width="32" name="CLAIMCLR" description="Claim Tag Clear Register">
    <bit_field offset="0" width="4" name="CLAIMCLR" access="RW" reset_value="0" description="A bit programmable register bank that is zero at reset."/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFB0" width="32" name="LAR" description="Lock Access Register">
    <bit_field offset="0" width="32" name="WriteAccessCode" access="WO" reset_value="0" reset_mask="0" description="Write Access Code. A write of 0xC5ACCE55 enables further write access to this device. An invalid write will have the affect of removing write access."/>
  </register>
  <register offset="0xFB4" width="32" name="LSR" description="Lock Status Register">
    <bit_field offset="0" width="1" name="IMP" access="RO" reset_value="0" reset_mask="0" description="Lock mechanism is implemented. When PADDRDBG31 is HIGH, the Lock Status Register reads as 0x0 indicating that no lock exists. When PADDRDBG31 is LOW, the Lock Status Register reads as 0x3 from reset. This indicates a 32-bit lock access mechanism is present and is locked"/>
    <bit_field offset="1" width="1" name="STATUS" access="RO" reset_value="0" reset_mask="0" description="Lock Status. This bit is HIGH when the device is locked, and LOW when unlocked."/>
    <bit_field offset="2" width="1" name="s8BIT" access="RO" reset_value="0" description="Access Lock Register size. This bit reads 0 to indicate 32-bit register is present."/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFB8" width="32" name="AUTHSTATUS" description="Authentication Status Register">
    <bit_field offset="0" width="8" name="AuthenticationStatus" access="RO" reset_value="0" description="Authentication Status. Reports the required security level. This is set to 0x00 for functionality not implemented."/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFC8" width="32" name="DEVID" description="Device ID Register">
    <bit_field offset="0" width="4" name="PORTCOUNT" access="RO" reset_value="0x8" description="This is the value of the Verilog define PORTCOUNT and represents the number of input ports connected. By default all 8 ports are connected. 0x0 and 0x1 are illegal values."/>
    <bit_field offset="4" width="4" name="PriorityScheme" access="RO" reset_value="0x2" description="The CSTF implements a static priority scheme."/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFCC" width="32" name="DEVTYPE" description="Device Type Identifier Register">
    <bit_field offset="0" width="4" name="MajorType" access="RO" reset_value="0x2" description="Major Type and Class. A value of 0x12 identifies this device as a trace link (0x2)."/>
    <bit_field offset="4" width="4" name="SubType" access="RO" reset_value="0x1" description="Sub Type. A value of 0x12 identifies this device specifically as a funnel/router (0x1)."/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFD0" width="32" name="PIDR4" description="Peripheral Identification Register 4">
    <bit_field offset="0" width="4" name="JEP106" access="RO" reset_value="0x4" description="JEP106 continuation code."/>
    <bit_field offset="4" width="4" name="c4KB" access="RO" reset_value="0" description="4KB Count"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFD4" width="32" name="PIDR5" description="Peripheral Identification Register 5">
    <reserved_bit_field offset="0" width="1" reset_value="0"/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFD8" width="32" name="PIDR6" description="Peripheral Identification Register 6">
    <reserved_bit_field offset="0" width="1" reset_value="0"/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFDC" width="32" name="PIDR7" description="Peripheral Identification Register 7">
    <reserved_bit_field offset="0" width="1" reset_value="0"/>
    <reserved_bit_field offset="1" width="1" reset_value="0"/>
    <reserved_bit_field offset="2" width="1" reset_value="0"/>
    <reserved_bit_field offset="3" width="1" reset_value="0"/>
    <reserved_bit_field offset="4" width="1" reset_value="0"/>
    <reserved_bit_field offset="5" width="1" reset_value="0"/>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFE0" width="32" name="PIDR0" description="Peripheral Identification Register 0">
    <bit_field offset="0" width="8" name="PartNumber" access="RO" reset_value="0x8" description="Part Number [7:0]"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFE4" width="32" name="PIDR1" description="Peripheral Identification Register 1">
    <bit_field offset="0" width="4" name="PartNumber" access="RO" reset_value="0x9" description="Part Number [11:8]"/>
    <bit_field offset="4" width="4" name="JEP106_identity_code" access="RO" reset_value="0xB" description="JEP106 identity code [3:0]"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFE8" width="32" name="PIDR2" description="Peripheral Identification Register 2">
    <bit_field offset="0" width="3" name="JEP106_identity_code" access="RO" reset_value="0x3" description="JEP106 identity code [6:4]"/>
    <reserved_bit_field offset="3" width="1" reset_value="0x1"/>
    <bit_field offset="4" width="4" name="Revision" access="RO" reset_value="0x1" description="Revision"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFEC" width="32" name="PIDR3" description="Peripheral Identification Register 3">
    <bit_field offset="0" width="4" name="CustomerModified" access="RO" reset_value="0" description="Customer Modified."/>
    <bit_field offset="4" width="4" name="RevAnd" access="RO" reset_value="0" description="RevAnd"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFF0" width="32" name="CIDR0" description="Component Identification Register 0">
    <bit_field offset="0" width="8" name="Preamble" access="RO" reset_value="0xD" description="Preamble"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFF4" width="32" name="CIDR1" description="Component Identification Register 1">
    <bit_field offset="0" width="4" name="Preamble" access="RO" reset_value="0" description="Preamble"/>
    <bit_field offset="4" width="4" name="ComponentClass" access="RO" reset_value="0x9" description="Component class">
      <bit_field_value name="CIDR1_ComponentClass_0b0001" value="0b0001" description="ROM table."/>
      <bit_field_value name="CIDR1_ComponentClass_0b1001" value="0b1001" description="CoreSight component."/>
      <bit_field_value name="CIDR1_ComponentClass_0b1111" value="0b1111" description="PrimeCell of system component with no standardized register layout, for backward compatibility."/>
    </bit_field>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFF8" width="32" name="CIDR2" description="Component Identification Register 2">
    <bit_field offset="0" width="8" name="Preamble" access="RO" reset_value="0x5" description="Preamble"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
  <register offset="0xFFC" width="32" name="CIDR3" description="Component Identification Register 3">
    <bit_field offset="0" width="8" name="Preamble" access="RO" reset_value="0xB1" description="Preamble"/>
    <reserved_bit_field offset="8" width="1" reset_value="0"/>
    <reserved_bit_field offset="9" width="1" reset_value="0"/>
    <reserved_bit_field offset="10" width="1" reset_value="0"/>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <reserved_bit_field offset="12" width="1" reset_value="0"/>
    <reserved_bit_field offset="13" width="1" reset_value="0"/>
    <reserved_bit_field offset="14" width="1" reset_value="0"/>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <reserved_bit_field offset="16" width="1" reset_value="0"/>
    <reserved_bit_field offset="17" width="1" reset_value="0"/>
    <reserved_bit_field offset="18" width="1" reset_value="0"/>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <reserved_bit_field offset="20" width="1" reset_value="0"/>
    <reserved_bit_field offset="21" width="1" reset_value="0"/>
    <reserved_bit_field offset="22" width="1" reset_value="0"/>
    <reserved_bit_field offset="23" width="1" reset_value="0"/>
    <reserved_bit_field offset="24" width="1" reset_value="0"/>
    <reserved_bit_field offset="25" width="1" reset_value="0"/>
    <reserved_bit_field offset="26" width="1" reset_value="0"/>
    <reserved_bit_field offset="27" width="1" reset_value="0"/>
    <reserved_bit_field offset="28" width="1" reset_value="0"/>
    <reserved_bit_field offset="29" width="1" reset_value="0"/>
    <reserved_bit_field offset="30" width="1" reset_value="0"/>
    <reserved_bit_field offset="31" width="1" reset_value="0"/>
  </register>
</regs:peripheral>