Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Feb 28 14:56:56 2024
| Host         : LAPTOP-59TOG2H2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file add_sub_timing_summary_routed.rpt -pb add_sub_timing_summary_routed.pb -rpx add_sub_timing_summary_routed.rpx -warn_on_violation
| Design       : add_sub
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (9)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: A[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: B[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            seg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.122ns  (logic 5.745ns (31.699%)  route 12.378ns (68.301%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  B_IBUF[0]_inst/O
                         net (fo=18, routed)          7.528     8.993    addition_sub/B_IBUF[0]
    SLICE_X112Y85        LUT4 (Prop_lut4_I1_O)        0.150     9.143 r  addition_sub/seg_out_OBUF[6]_inst_i_11/O
                         net (fo=2, routed)           0.467     9.610    addition_sub/A[0]_0
    SLICE_X112Y85        LUT6 (Prop_lut6_I0_O)        0.328     9.938 r  addition_sub/C_sign_reg_i_4/O
                         net (fo=4, routed)           0.829    10.767    addition_sub_n_3
    SLICE_X111Y86        LUT6 (Prop_lut6_I1_O)        0.124    10.891 f  seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.104    11.995    seg_out_OBUF[6]_inst_i_3_n_0
    SLICE_X112Y83        LUT5 (Prop_lut5_I4_O)        0.124    12.119 r  seg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.450    14.569    seg_out_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         3.553    18.122 r  seg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.122    seg_out[4]
    V16                                                               r  seg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            seg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.994ns  (logic 5.745ns (31.927%)  route 12.249ns (68.073%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  B_IBUF[0]_inst/O
                         net (fo=18, routed)          7.528     8.993    addition_sub/B_IBUF[0]
    SLICE_X112Y85        LUT4 (Prop_lut4_I1_O)        0.150     9.143 r  addition_sub/seg_out_OBUF[6]_inst_i_11/O
                         net (fo=2, routed)           0.467     9.610    addition_sub/A[0]_0
    SLICE_X112Y85        LUT6 (Prop_lut6_I0_O)        0.328     9.938 r  addition_sub/C_sign_reg_i_4/O
                         net (fo=4, routed)           0.820    10.758    addition_sub_n_3
    SLICE_X111Y85        LUT6 (Prop_lut6_I1_O)        0.124    10.882 r  seg_out_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.969    11.851    seg_out_OBUF[6]_inst_i_2_n_0
    SLICE_X112Y83        LUT6 (Prop_lut6_I0_O)        0.124    11.975 r  seg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.466    14.441    seg_out_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.554    17.994 r  seg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.994    seg_out[5]
    W16                                                               r  seg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            seg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.658ns  (logic 5.796ns (32.825%)  route 11.862ns (67.175%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  B_IBUF[0]_inst/O
                         net (fo=18, routed)          7.528     8.993    addition_sub/B_IBUF[0]
    SLICE_X112Y85        LUT4 (Prop_lut4_I1_O)        0.150     9.143 r  addition_sub/seg_out_OBUF[6]_inst_i_11/O
                         net (fo=2, routed)           0.467     9.610    addition_sub/A[0]_0
    SLICE_X112Y85        LUT6 (Prop_lut6_I0_O)        0.328     9.938 r  addition_sub/C_sign_reg_i_4/O
                         net (fo=4, routed)           0.829    10.767    addition_sub_n_3
    SLICE_X111Y86        LUT6 (Prop_lut6_I1_O)        0.124    10.891 r  seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.981    11.872    seg_out_OBUF[6]_inst_i_3_n_0
    SLICE_X112Y86        LUT6 (Prop_lut6_I5_O)        0.124    11.996 r  seg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.057    14.053    seg_out_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.605    17.658 r  seg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.658    seg_out[2]
    T11                                                               r  seg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            seg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.652ns  (logic 6.061ns (34.336%)  route 11.591ns (65.664%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  B_IBUF[0]_inst/O
                         net (fo=18, routed)          7.528     8.993    addition_sub/B_IBUF[0]
    SLICE_X112Y85        LUT4 (Prop_lut4_I1_O)        0.150     9.143 r  addition_sub/seg_out_OBUF[6]_inst_i_11/O
                         net (fo=2, routed)           0.467     9.610    addition_sub/A[0]_0
    SLICE_X112Y85        LUT6 (Prop_lut6_I0_O)        0.328     9.938 r  addition_sub/C_sign_reg_i_4/O
                         net (fo=4, routed)           0.829    10.767    addition_sub_n_3
    SLICE_X111Y86        LUT6 (Prop_lut6_I1_O)        0.124    10.891 f  seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.104    11.995    seg_out_OBUF[6]_inst_i_3_n_0
    SLICE_X112Y83        LUT5 (Prop_lut5_I4_O)        0.146    12.141 r  seg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664    13.805    seg_out_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.848    17.652 r  seg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.652    seg_out[1]
    Y14                                                               r  seg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            seg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.494ns  (logic 5.790ns (33.094%)  route 11.704ns (66.906%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  B_IBUF[0]_inst/O
                         net (fo=18, routed)          7.528     8.993    addition_sub/B_IBUF[0]
    SLICE_X112Y85        LUT4 (Prop_lut4_I1_O)        0.150     9.143 r  addition_sub/seg_out_OBUF[6]_inst_i_11/O
                         net (fo=2, routed)           0.467     9.610    addition_sub/A[0]_0
    SLICE_X112Y85        LUT6 (Prop_lut6_I0_O)        0.328     9.938 r  addition_sub/C_sign_reg_i_4/O
                         net (fo=4, routed)           0.829    10.767    addition_sub_n_3
    SLICE_X111Y86        LUT6 (Prop_lut6_I1_O)        0.124    10.891 r  seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.971    11.862    seg_out_OBUF[6]_inst_i_3_n_0
    SLICE_X112Y86        LUT6 (Prop_lut6_I0_O)        0.124    11.986 r  seg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.910    13.896    seg_out_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.598    17.494 r  seg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.494    seg_out[3]
    T10                                                               r  seg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            seg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.434ns  (logic 5.846ns (33.535%)  route 11.587ns (66.465%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  B_IBUF[0]_inst/O
                         net (fo=18, routed)          7.528     8.993    addition_sub/B_IBUF[0]
    SLICE_X112Y85        LUT4 (Prop_lut4_I1_O)        0.150     9.143 r  addition_sub/seg_out_OBUF[6]_inst_i_11/O
                         net (fo=2, routed)           0.467     9.610    addition_sub/A[0]_0
    SLICE_X112Y85        LUT6 (Prop_lut6_I0_O)        0.328     9.938 r  addition_sub/C_sign_reg_i_4/O
                         net (fo=4, routed)           0.829    10.767    addition_sub_n_3
    SLICE_X111Y86        LUT6 (Prop_lut6_I1_O)        0.124    10.891 r  seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.096    11.987    seg_out_OBUF[6]_inst_i_3_n_0
    SLICE_X112Y83        LUT6 (Prop_lut6_I2_O)        0.124    12.111 r  seg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.668    13.779    seg_out_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.655    17.434 r  seg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.434    seg_out[0]
    W14                                                               r  seg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            seg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.348ns  (logic 5.793ns (33.390%)  route 11.556ns (66.610%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  B_IBUF[0]_inst/O
                         net (fo=18, routed)          7.528     8.993    addition_sub/B_IBUF[0]
    SLICE_X112Y85        LUT4 (Prop_lut4_I1_O)        0.150     9.143 r  addition_sub/seg_out_OBUF[6]_inst_i_11/O
                         net (fo=2, routed)           0.467     9.610    addition_sub/A[0]_0
    SLICE_X112Y85        LUT6 (Prop_lut6_I0_O)        0.328     9.938 r  addition_sub/C_sign_reg_i_4/O
                         net (fo=4, routed)           0.820    10.758    addition_sub_n_3
    SLICE_X111Y85        LUT6 (Prop_lut6_I1_O)        0.124    10.882 r  seg_out_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.881    11.762    seg_out_OBUF[6]_inst_i_2_n_0
    SLICE_X112Y86        LUT6 (Prop_lut6_I0_O)        0.124    11.886 r  seg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.861    13.747    seg_out_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         3.601    17.348 r  seg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.348    seg_out[6]
    V12                                                               r  seg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            addition_sub/C_sign_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.882ns  (logic 2.068ns (18.999%)  route 8.815ns (81.001%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  B_IBUF[0]_inst/O
                         net (fo=18, routed)          7.528     8.993    addition_sub/B_IBUF[0]
    SLICE_X112Y85        LUT4 (Prop_lut4_I1_O)        0.150     9.143 f  addition_sub/seg_out_OBUF[6]_inst_i_11/O
                         net (fo=2, routed)           0.467     9.610    addition_sub/A[0]_0
    SLICE_X112Y85        LUT6 (Prop_lut6_I0_O)        0.328     9.938 f  addition_sub/C_sign_reg_i_4/O
                         net (fo=4, routed)           0.319    10.257    addition_sub/B[3]
    SLICE_X111Y85        LUT5 (Prop_lut5_I3_O)        0.124    10.381 r  addition_sub/C_sign_reg_i_1/O
                         net (fo=1, routed)           0.502    10.882    addition_sub/C_sign_reg_i_1_n_0
    SLICE_X111Y85        LDCE                                         r  addition_sub/C_sign_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addition_sub/C_sign_reg/G
                            (positive level-sensitive latch)
  Destination:            c_out_sign
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.912ns  (logic 4.089ns (69.166%)  route 1.823ns (30.834%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        LDCE                         0.000     0.000 r  addition_sub/C_sign_reg/G
    SLICE_X111Y85        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  addition_sub/C_sign_reg/Q
                         net (fo=1, routed)           1.823     2.382    c_out_sign_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530     5.912 r  c_out_sign_OBUF_inst/O
                         net (fo=0)                   0.000     5.912    c_out_sign
    R14                                                               r  c_out_sign (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M
                            (input port)
  Destination:            addition_sub/C_sign_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.588ns  (logic 0.345ns (21.722%)  route 1.243ns (78.278%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  M (IN)
                         net (fo=0)                   0.000     0.000    M
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  M_IBUF_inst/O
                         net (fo=5, routed)           1.067     1.367    addition_sub/M_IBUF
    SLICE_X111Y85        LUT5 (Prop_lut5_I4_O)        0.045     1.412 r  addition_sub/C_sign_reg_i_1/O
                         net (fo=1, routed)           0.176     1.588    addition_sub/C_sign_reg_i_1_n_0
    SLICE_X111Y85        LDCE                                         r  addition_sub/C_sign_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addition_sub/C_sign_reg/G
                            (positive level-sensitive latch)
  Destination:            c_out_sign
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.389ns (77.345%)  route 0.407ns (22.655%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        LDCE                         0.000     0.000 r  addition_sub/C_sign_reg/G
    SLICE_X111Y85        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  addition_sub/C_sign_reg/Q
                         net (fo=1, routed)           0.407     0.565    c_out_sign_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     1.795 r  c_out_sign_OBUF_inst/O
                         net (fo=0)                   0.000     1.795    c_out_sign
    R14                                                               r  c_out_sign (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M
                            (input port)
  Destination:            seg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.287ns  (logic 1.790ns (54.441%)  route 1.498ns (45.559%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  M (IN)
                         net (fo=0)                   0.000     0.000    M
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  M_IBUF_inst/O
                         net (fo=5, routed)           0.893     1.193    M_IBUF
    SLICE_X111Y85        LUT6 (Prop_lut6_I4_O)        0.045     1.238 r  seg_out_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.050     1.289    seg_out_OBUF[6]_inst_i_5_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I0_O)        0.045     1.334 r  seg_out_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.217     1.551    seg_out_OBUF[6]_inst_i_2_n_0
    SLICE_X112Y83        LUT6 (Prop_lut6_I1_O)        0.045     1.596 r  seg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.337     1.932    seg_out_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.355     3.287 r  seg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.287    seg_out[0]
    W14                                                               r  seg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M
                            (input port)
  Destination:            seg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.296ns  (logic 1.691ns (51.317%)  route 1.604ns (48.683%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  M (IN)
                         net (fo=0)                   0.000     0.000    M
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  M_IBUF_inst/O
                         net (fo=5, routed)           0.967     1.266    M_IBUF
    SLICE_X112Y85        LUT5 (Prop_lut5_I3_O)        0.045     1.311 r  seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.222     1.534    seg_out_OBUF[6]_inst_i_4_n_0
    SLICE_X112Y86        LUT6 (Prop_lut6_I2_O)        0.045     1.579 r  seg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.416     1.994    seg_out_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         1.301     3.296 r  seg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.296    seg_out[6]
    V12                                                               r  seg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            seg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.302ns  (logic 1.583ns (47.949%)  route 1.719ns (52.051%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C20                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    C20                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  A_IBUF[0]_inst/O
                         net (fo=18, routed)          1.278     1.518    A_IBUF[0]
    SLICE_X112Y86        LUT6 (Prop_lut6_I4_O)        0.045     1.563 r  seg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.441     2.004    seg_out_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.298     3.302 r  seg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.302    seg_out[3]
    T10                                                               r  seg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            seg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.366ns  (logic 1.590ns (47.233%)  route 1.776ns (52.767%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C20                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    C20                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  A_IBUF[0]_inst/O
                         net (fo=18, routed)          1.278     1.518    A_IBUF[0]
    SLICE_X112Y86        LUT6 (Prop_lut6_I1_O)        0.045     1.563 r  seg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.498     2.061    seg_out_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         1.305     3.366 r  seg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.366    seg_out[2]
    T11                                                               r  seg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M
                            (input port)
  Destination:            seg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.467ns  (logic 1.798ns (51.873%)  route 1.668ns (48.127%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  M (IN)
                         net (fo=0)                   0.000     0.000    M
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  M_IBUF_inst/O
                         net (fo=5, routed)           0.967     1.266    M_IBUF
    SLICE_X112Y85        LUT5 (Prop_lut5_I3_O)        0.045     1.311 r  seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.367     1.679    seg_out_OBUF[6]_inst_i_4_n_0
    SLICE_X112Y83        LUT5 (Prop_lut5_I2_O)        0.044     1.723 r  seg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.057    seg_out_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.409     3.467 r  seg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.467    seg_out[1]
    Y14                                                               r  seg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M
                            (input port)
  Destination:            seg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.569ns  (logic 1.644ns (46.068%)  route 1.925ns (53.932%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  M (IN)
                         net (fo=0)                   0.000     0.000    M
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  M_IBUF_inst/O
                         net (fo=5, routed)           1.053     1.353    M_IBUF
    SLICE_X111Y86        LUT6 (Prop_lut6_I4_O)        0.045     1.398 r  seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.212     1.611    seg_out_OBUF[6]_inst_i_3_n_0
    SLICE_X112Y83        LUT6 (Prop_lut6_I5_O)        0.045     1.656 r  seg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.659     2.315    seg_out_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         1.254     3.569 r  seg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.569    seg_out[5]
    W16                                                               r  seg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M
                            (input port)
  Destination:            seg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.650ns  (logic 1.644ns (45.027%)  route 2.007ns (54.973%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  M (IN)
                         net (fo=0)                   0.000     0.000    M
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  M_IBUF_inst/O
                         net (fo=5, routed)           0.967     1.266    M_IBUF
    SLICE_X112Y85        LUT5 (Prop_lut5_I3_O)        0.045     1.311 r  seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.367     1.679    seg_out_OBUF[6]_inst_i_4_n_0
    SLICE_X112Y83        LUT5 (Prop_lut5_I3_O)        0.045     1.724 r  seg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.673     2.397    seg_out_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         1.254     3.650 r  seg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.650    seg_out[4]
    V16                                                               r  seg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------





