AArch64 WW+RR+WF+cachesyncisb+dmb.sy+dmb.sy
"CacheSyncIsbdWW Rfe DMB.SYdRR Fre DMB.SYdWR Fife"
Cycle=Rfe DMB.SYdRR Fre DMB.SYdWR Fife CacheSyncIsbdWW
Relax=Fife
Safe=Rfe Fre DMB.SYdWR DMB.SYdRR CacheSyncIsbdWW
Generator=diy7 (version 7.52+10(dev))
Com=Rf Fr Fif
Orig=CacheSyncIsbdWW Rfe DMB.SYdRR Fre DMB.SYdWR Fife
{
0:X0=0x14000001; 0:X1=P2:Lself02; 0:X2=0x1; 0:X3=x;
1:X1=x; 1:X3=y;
2:X0=0x1; 2:X1=y;
}
 P0          | P1          | P2          ;
 STR W0,[X1] | LDR W0,[X1] | STR W0,[X1] ;
 DC CVAU,X1  | DMB SY      | DMB SY      ;
 DSB ISH     | LDR W2,[X3] | Lself02:    ;
 IC IVAU,X1  |             | B L00       ;
 DSB ISH     |             | MOV W2,#2   ;
 ISB         |             | B L01       ;
 STR W2,[X3] |             | L00:        ;
             |             | MOV W2,#1   ;
             |             | L01:        ;
exists
(1:X0=0x1 /\ 1:X2=0x0 /\ 2:X2=0x1)
