--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml lab5_top.twx lab5_top.ncd -o lab5_top.twr lab5_top.pcf -ucf
zedboard_hdmi.ucf

Design file:              lab5_top.ncd
Physical constraint file: lab5_top.pcf
Device,package,speed:     xc7z020,clg484,C,-3 (PRELIMINARY 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3906 paths analyzed, 870 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.207ns.
--------------------------------------------------------------------------------

Paths for end point wd_top/sample_ram/Mram_RAM (RAMB18_X5Y11.WEA0), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample (FF)
  Destination:          wd_top/sample_ram/Mram_RAM (RAM)
  Requirement:          0.834ns
  Data Path Delay:      1.883ns (Levels of Logic = 1)
  Clock Path Skew:      2.639ns (1.327 - -1.312)
  Source Clock:         adau1761_codec/clk_48 rising at 229.166ns
  Destination Clock:    clk_100_IBUF_BUFG rising at 230.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample to wd_top/sample_ram/Mram_RAM
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y37.AQ        Tcko                  0.175   adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample
                                                         adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample
    SLICE_X99Y27.A5        net (fanout=22)       1.042   adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample
    SLICE_X99Y27.A         Tilo                  0.056   wd_top/write_en
                                                         wd_top/wc/write_enable1
    RAMB18_X5Y11.WEA0      net (fanout=4)        0.319   wd_top/write_en
    RAMB18_X5Y11.CLKARDCLK Trcck_WEA             0.291   wd_top/sample_ram/Mram_RAM
                                                         wd_top/sample_ram/Mram_RAM
    ---------------------------------------------------  ---------------------------
    Total                                        1.883ns (0.522ns logic, 1.361ns route)
                                                         (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          wd_top/sample_ram/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.982ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.684 - 0.664)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to wd_top/sample_ram/Mram_RAM
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X74Y43.AQ        Tcko                  0.341   music_player/codec_conditioner/new_frame_state/q_0
                                                         music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X99Y27.A2        net (fanout=21)       1.624   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X99Y27.A         Tilo                  0.097   wd_top/write_en
                                                         wd_top/wc/write_enable1
    RAMB18_X5Y11.WEA0      net (fanout=4)        0.483   wd_top/write_en
    RAMB18_X5Y11.CLKARDCLK Trcck_WEA             0.437   wd_top/sample_ram/Mram_RAM
                                                         wd_top/sample_ram/Mram_RAM
    ---------------------------------------------------  ---------------------------
    Total                                        2.982ns (0.875ns logic, 2.107ns route)
                                                         (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sample_reg/q_15 (FF)
  Destination:          wd_top/sample_ram/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.726ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.684 - 0.664)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sample_reg/q_15 to wd_top/sample_ram/Mram_RAM
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X74Y42.DQ        Tcko                  0.341   sample_reg/q<15>
                                                         sample_reg/q_15
    SLICE_X99Y27.A4        net (fanout=10)       1.368   sample_reg/q<15>
    SLICE_X99Y27.A         Tilo                  0.097   wd_top/write_en
                                                         wd_top/wc/write_enable1
    RAMB18_X5Y11.WEA0      net (fanout=4)        0.483   wd_top/write_en
    RAMB18_X5Y11.CLKARDCLK Trcck_WEA             0.437   wd_top/sample_ram/Mram_RAM
                                                         wd_top/sample_ram/Mram_RAM
    ---------------------------------------------------  ---------------------------
    Total                                        2.726ns (0.875ns logic, 1.851ns route)
                                                         (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point wd_top/sample_ram/Mram_RAM (RAMB18_X5Y11.WEA1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample (FF)
  Destination:          wd_top/sample_ram/Mram_RAM (RAM)
  Requirement:          0.834ns
  Data Path Delay:      1.883ns (Levels of Logic = 1)
  Clock Path Skew:      2.639ns (1.327 - -1.312)
  Source Clock:         adau1761_codec/clk_48 rising at 229.166ns
  Destination Clock:    clk_100_IBUF_BUFG rising at 230.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample to wd_top/sample_ram/Mram_RAM
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y37.AQ        Tcko                  0.175   adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample
                                                         adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample
    SLICE_X99Y27.A5        net (fanout=22)       1.042   adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample
    SLICE_X99Y27.A         Tilo                  0.056   wd_top/write_en
                                                         wd_top/wc/write_enable1
    RAMB18_X5Y11.WEA1      net (fanout=4)        0.319   wd_top/write_en
    RAMB18_X5Y11.CLKARDCLK Trcck_WEA             0.291   wd_top/sample_ram/Mram_RAM
                                                         wd_top/sample_ram/Mram_RAM
    ---------------------------------------------------  ---------------------------
    Total                                        1.883ns (0.522ns logic, 1.361ns route)
                                                         (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          wd_top/sample_ram/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.982ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.684 - 0.664)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to wd_top/sample_ram/Mram_RAM
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X74Y43.AQ        Tcko                  0.341   music_player/codec_conditioner/new_frame_state/q_0
                                                         music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X99Y27.A2        net (fanout=21)       1.624   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X99Y27.A         Tilo                  0.097   wd_top/write_en
                                                         wd_top/wc/write_enable1
    RAMB18_X5Y11.WEA1      net (fanout=4)        0.483   wd_top/write_en
    RAMB18_X5Y11.CLKARDCLK Trcck_WEA             0.437   wd_top/sample_ram/Mram_RAM
                                                         wd_top/sample_ram/Mram_RAM
    ---------------------------------------------------  ---------------------------
    Total                                        2.982ns (0.875ns logic, 2.107ns route)
                                                         (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sample_reg/q_15 (FF)
  Destination:          wd_top/sample_ram/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.726ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.684 - 0.664)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sample_reg/q_15 to wd_top/sample_ram/Mram_RAM
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X74Y42.DQ        Tcko                  0.341   sample_reg/q<15>
                                                         sample_reg/q_15
    SLICE_X99Y27.A4        net (fanout=10)       1.368   sample_reg/q<15>
    SLICE_X99Y27.A         Tilo                  0.097   wd_top/write_en
                                                         wd_top/wc/write_enable1
    RAMB18_X5Y11.WEA1      net (fanout=4)        0.483   wd_top/write_en
    RAMB18_X5Y11.CLKARDCLK Trcck_WEA             0.437   wd_top/sample_ram/Mram_RAM
                                                         wd_top/sample_ram/Mram_RAM
    ---------------------------------------------------  ---------------------------
    Total                                        2.726ns (0.875ns logic, 1.851ns route)
                                                         (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point wd_top/sample_ram/Mram_RAM (RAMB18_X5Y11.WEA2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample (FF)
  Destination:          wd_top/sample_ram/Mram_RAM (RAM)
  Requirement:          0.834ns
  Data Path Delay:      1.883ns (Levels of Logic = 1)
  Clock Path Skew:      2.639ns (1.327 - -1.312)
  Source Clock:         adau1761_codec/clk_48 rising at 229.166ns
  Destination Clock:    clk_100_IBUF_BUFG rising at 230.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample to wd_top/sample_ram/Mram_RAM
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X51Y37.AQ        Tcko                  0.175   adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample
                                                         adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample
    SLICE_X99Y27.A5        net (fanout=22)       1.042   adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample
    SLICE_X99Y27.A         Tilo                  0.056   wd_top/write_en
                                                         wd_top/wc/write_enable1
    RAMB18_X5Y11.WEA2      net (fanout=4)        0.319   wd_top/write_en
    RAMB18_X5Y11.CLKARDCLK Trcck_WEA             0.291   wd_top/sample_ram/Mram_RAM
                                                         wd_top/sample_ram/Mram_RAM
    ---------------------------------------------------  ---------------------------
    Total                                        1.883ns (0.522ns logic, 1.361ns route)
                                                         (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          wd_top/sample_ram/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.982ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.684 - 0.664)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to wd_top/sample_ram/Mram_RAM
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X74Y43.AQ        Tcko                  0.341   music_player/codec_conditioner/new_frame_state/q_0
                                                         music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X99Y27.A2        net (fanout=21)       1.624   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X99Y27.A         Tilo                  0.097   wd_top/write_en
                                                         wd_top/wc/write_enable1
    RAMB18_X5Y11.WEA2      net (fanout=4)        0.483   wd_top/write_en
    RAMB18_X5Y11.CLKARDCLK Trcck_WEA             0.437   wd_top/sample_ram/Mram_RAM
                                                         wd_top/sample_ram/Mram_RAM
    ---------------------------------------------------  ---------------------------
    Total                                        2.982ns (0.875ns logic, 2.107ns route)
                                                         (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sample_reg/q_15 (FF)
  Destination:          wd_top/sample_ram/Mram_RAM (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.726ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.684 - 0.664)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sample_reg/q_15 to wd_top/sample_ram/Mram_RAM
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X74Y42.DQ        Tcko                  0.341   sample_reg/q<15>
                                                         sample_reg/q_15
    SLICE_X99Y27.A4        net (fanout=10)       1.368   sample_reg/q<15>
    SLICE_X99Y27.A         Tilo                  0.097   wd_top/write_en
                                                         wd_top/wc/write_enable1
    RAMB18_X5Y11.WEA2      net (fanout=4)        0.483   wd_top/write_en
    RAMB18_X5Y11.CLKARDCLK Trcck_WEA             0.437   wd_top/sample_ram/Mram_RAM
                                                         wd_top/sample_ram/Mram_RAM
    ---------------------------------------------------  ---------------------------
    Total                                        2.726ns (0.875ns logic, 1.851ns route)
                                                         (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point wd_top/sample_ram/Mram_RAM (RAMB18_X5Y11.ADDRARDADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wd_top/wc/cntr/q_7 (FF)
  Destination:          wd_top/sample_ram/Mram_RAM (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.382 - 0.309)
  Source Clock:         clk_100_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wd_top/wc/cntr/q_7 to wd_top/sample_ram/Mram_RAM
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X102Y26.DQ           Tcko                  0.164   wd_top/wc/cntr/q<7>
                                                             wd_top/wc/cntr/q_7
    RAMB18_X5Y11.ADDRARDADDR10 net (fanout=3)        0.180   wd_top/wc/cntr/q<7>
    RAMB18_X5Y11.CLKARDCLK     Trckc_ADDRA (-Th)     0.183   wd_top/sample_ram/Mram_RAM
                                                             wd_top/sample_ram/Mram_RAM
    -------------------------------------------------------  ---------------------------
    Total                                            0.161ns (-0.019ns logic, 0.180ns route)
                                                             (-11.8% logic, 111.8% route)

--------------------------------------------------------------------------------

Paths for end point next_button_press_unit/debounce/counter/q_8 (SLICE_X86Y50.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               next_button_press_unit/debounce/counter/q_7 (FF)
  Destination:          next_button_press_unit/debounce/counter/q_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 2)
  Clock Path Skew:      0.267ns (0.855 - 0.588)
  Source Clock:         clk_100_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: next_button_press_unit/debounce/counter/q_7 to next_button_press_unit/debounce/counter/q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y49.DQ      Tcko                  0.164   next_button_press_unit/debounce/counter/q<7>
                                                       next_button_press_unit/debounce/counter/q_7
    SLICE_X86Y49.D3      net (fanout=3)        0.156   next_button_press_unit/debounce/counter/q<7>
    SLICE_X86Y49.COUT    Topcyd                0.154   next_button_press_unit/debounce/counter/q<7>
                                                       next_button_press_unit/debounce/counter/q<7>_rt
                                                       next_button_press_unit/debounce/counter/Mcount_q_cy<7>
    SLICE_X86Y50.CIN     net (fanout=1)        0.001   next_button_press_unit/debounce/counter/Mcount_q_cy<7>
    SLICE_X86Y50.CLK     Tckcin      (-Th)     0.081   next_button_press_unit/debounce/counter/q<11>
                                                       next_button_press_unit/debounce/counter/Mcount_q_cy<11>
                                                       next_button_press_unit/debounce/counter/q_8
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.237ns logic, 0.157ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.170ns (requirement - (clock path skew + uncertainty - data path))
  Source:               next_button_press_unit/debounce/counter/q_3 (FF)
  Destination:          next_button_press_unit/debounce/counter/q_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 3)
  Clock Path Skew:      0.267ns (0.855 - 0.588)
  Source Clock:         clk_100_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: next_button_press_unit/debounce/counter/q_3 to next_button_press_unit/debounce/counter/q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y48.DQ      Tcko                  0.164   next_button_press_unit/debounce/counter/q<3>
                                                       next_button_press_unit/debounce/counter/q_3
    SLICE_X86Y48.D3      net (fanout=3)        0.159   next_button_press_unit/debounce/counter/q<3>
    SLICE_X86Y48.COUT    Topcyd                0.154   next_button_press_unit/debounce/counter/q<3>
                                                       next_button_press_unit/debounce/counter/q<3>_rt
                                                       next_button_press_unit/debounce/counter/Mcount_q_cy<3>
    SLICE_X86Y49.CIN     net (fanout=1)        0.000   next_button_press_unit/debounce/counter/Mcount_q_cy<3>
    SLICE_X86Y49.COUT    Tbyp                  0.040   next_button_press_unit/debounce/counter/q<7>
                                                       next_button_press_unit/debounce/counter/Mcount_q_cy<7>
    SLICE_X86Y50.CIN     net (fanout=1)        0.001   next_button_press_unit/debounce/counter/Mcount_q_cy<7>
    SLICE_X86Y50.CLK     Tckcin      (-Th)     0.081   next_button_press_unit/debounce/counter/q<11>
                                                       next_button_press_unit/debounce/counter/Mcount_q_cy<11>
                                                       next_button_press_unit/debounce/counter/q_8
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.277ns logic, 0.160ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.190ns (requirement - (clock path skew + uncertainty - data path))
  Source:               next_button_press_unit/debounce/counter/q_4 (FF)
  Destination:          next_button_press_unit/debounce/counter/q_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 2)
  Clock Path Skew:      0.267ns (0.855 - 0.588)
  Source Clock:         clk_100_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: next_button_press_unit/debounce/counter/q_4 to next_button_press_unit/debounce/counter/q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y49.AQ      Tcko                  0.164   next_button_press_unit/debounce/counter/q<7>
                                                       next_button_press_unit/debounce/counter/q_4
    SLICE_X86Y49.A3      net (fanout=3)        0.183   next_button_press_unit/debounce/counter/q<4>
    SLICE_X86Y49.COUT    Topcya                0.190   next_button_press_unit/debounce/counter/q<7>
                                                       next_button_press_unit/debounce/counter/q<4>_rt
                                                       next_button_press_unit/debounce/counter/Mcount_q_cy<7>
    SLICE_X86Y50.CIN     net (fanout=1)        0.001   next_button_press_unit/debounce/counter/Mcount_q_cy<7>
    SLICE_X86Y50.CLK     Tckcin      (-Th)     0.081   next_button_press_unit/debounce/counter/q<11>
                                                       next_button_press_unit/debounce/counter/Mcount_q_cy<11>
                                                       next_button_press_unit/debounce/counter/q_8
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.273ns logic, 0.184ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Paths for end point wd_top/sample_ram/Mram_RAM (RAMB18_X5Y11.ADDRARDADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wd_top/wc/cntr/q_5 (FF)
  Destination:          wd_top/sample_ram/Mram_RAM (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.206ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.382 - 0.309)
  Source Clock:         clk_100_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wd_top/wc/cntr/q_5 to wd_top/sample_ram/Mram_RAM
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X102Y26.BQ          Tcko                  0.164   wd_top/wc/cntr/q<7>
                                                            wd_top/wc/cntr/q_5
    RAMB18_X5Y11.ADDRARDADDR8 net (fanout=3)        0.225   wd_top/wc/cntr/q<5>
    RAMB18_X5Y11.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   wd_top/sample_ram/Mram_RAM
                                                            wd_top/sample_ram/Mram_RAM
    ------------------------------------------------------  ---------------------------
    Total                                           0.206ns (-0.019ns logic, 0.225ns route)
                                                            (-9.2% logic, 109.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Logical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk_100_IBUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Logical resource: adau1761_codec/codec_clock_gen/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk_100_IBUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: hdmi/PLLE2_BASE_inst/CLKIN1
  Logical resource: hdmi/PLLE2_BASE_inst/CLKIN1
  Location pin: PLLE2_ADV_X0Y0.CLKIN1
  Clock network: clk_100_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adau1761_codec_codec_clock_gen_clkout0 = PERIOD TIMEGRP   
      "adau1761_codec_codec_clock_gen_clkout0" TS_clk_100 / 0.48 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5982 paths analyzed, 417 endpoints analyzed, 32 failing endpoints
 32 timing errors detected. (32 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 173.116ns.
--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_56 (SLICE_X72Y43.B6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/current_sample_latch/q_8 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_56 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.406ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.081ns (-2.042 - 3.039)
  Source Clock:         clk_100_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/current_sample_latch/q_8 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y43.AMUX    Tshcko                0.431   music_player/codec_conditioner/current_sample_latch/q<7>
                                                       music_player/codec_conditioner/current_sample_latch/q_8
    SLICE_X71Y43.A2      net (fanout=1)        0.599   music_player/codec_conditioner/current_sample_latch/q<8>
    SLICE_X71Y43.A       Tilo                  0.097   sample_reg/q<11>
                                                       music_player/codec_conditioner/Mmux_valid_sample111
    SLICE_X72Y43.B6      net (fanout=1)        0.214   codec_sample<8>
    SLICE_X72Y43.CLK     Tas                   0.065   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<59>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT511
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_56
    -------------------------------------------------  ---------------------------
    Total                                      1.406ns (0.593ns logic, 0.813ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_56 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.109ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.081ns (-2.042 - 3.039)
  Source Clock:         clk_100_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y43.AQ      Tcko                  0.341   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X71Y43.A5      net (fanout=21)       0.392   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X71Y43.A       Tilo                  0.097   sample_reg/q<11>
                                                       music_player/codec_conditioner/Mmux_valid_sample111
    SLICE_X72Y43.B6      net (fanout=1)        0.214   codec_sample<8>
    SLICE_X72Y43.CLK     Tas                   0.065   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<59>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT511
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_56
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (0.503ns logic, 0.606ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/next_sample_latch/q_8 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_56 (FF)
  Requirement:          0.833ns
  Data Path Delay:      0.828ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.080ns (-2.042 - 3.038)
  Source Clock:         clk_100_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/next_sample_latch/q_8 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y43.CQ      Tcko                  0.341   music_player/codec_conditioner/next_sample_latch/q<9>
                                                       music_player/codec_conditioner/next_sample_latch/q_8
    SLICE_X71Y43.A6      net (fanout=2)        0.111   music_player/codec_conditioner/next_sample_latch/q<8>
    SLICE_X71Y43.A       Tilo                  0.097   sample_reg/q<11>
                                                       music_player/codec_conditioner/Mmux_valid_sample111
    SLICE_X72Y43.B6      net (fanout=1)        0.214   codec_sample<8>
    SLICE_X72Y43.CLK     Tas                   0.065   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<59>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT511
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_56
    -------------------------------------------------  ---------------------------
    Total                                      0.828ns (0.503ns logic, 0.325ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58 (SLICE_X72Y44.D6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/current_sample_latch/q_10 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.370ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.082ns (-2.042 - 3.040)
  Source Clock:         clk_100_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/current_sample_latch/q_10 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y44.CMUX    Tshcko                0.428   music_player/codec_conditioner/current_sample_latch/q<10>
                                                       music_player/codec_conditioner/current_sample_latch/q_10
    SLICE_X74Y44.A4      net (fanout=1)        0.407   music_player/codec_conditioner/current_sample_latch/q<10>
    SLICE_X74Y44.AMUX    Tilo                  0.269   sample_reg/q<10>
                                                       music_player/codec_conditioner/Mmux_valid_sample21
    SLICE_X72Y44.D6      net (fanout=1)        0.202   codec_sample<10>
    SLICE_X72Y44.CLK     Tas                   0.064   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<58>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT531
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (0.761ns logic, 0.609ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/next_sample_latch/q_10 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.346ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.081ns (-2.042 - 3.039)
  Source Clock:         clk_100_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/next_sample_latch/q_10 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y44.AQ      Tcko                  0.341   music_player/codec_conditioner/next_sample_latch/q<13>
                                                       music_player/codec_conditioner/next_sample_latch/q_10
    SLICE_X74Y44.A3      net (fanout=2)        0.472   music_player/codec_conditioner/next_sample_latch/q<10>
    SLICE_X74Y44.AMUX    Tilo                  0.267   sample_reg/q<10>
                                                       music_player/codec_conditioner/Mmux_valid_sample21
    SLICE_X72Y44.D6      net (fanout=1)        0.202   codec_sample<10>
    SLICE_X72Y44.CLK     Tas                   0.064   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<58>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT531
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58
    -------------------------------------------------  ---------------------------
    Total                                      1.346ns (0.672ns logic, 0.674ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.234ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.081ns (-2.042 - 3.039)
  Source Clock:         clk_100_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y43.AQ      Tcko                  0.341   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X74Y44.A5      net (fanout=21)       0.366   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X74Y44.AMUX    Tilo                  0.261   sample_reg/q<10>
                                                       music_player/codec_conditioner/Mmux_valid_sample21
    SLICE_X72Y44.D6      net (fanout=1)        0.202   codec_sample<10>
    SLICE_X72Y44.CLK     Tas                   0.064   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<58>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT531
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_58
    -------------------------------------------------  ---------------------------
    Total                                      1.234ns (0.666ns logic, 0.568ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62 (SLICE_X73Y42.C6), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/next_sample_latch/q_14 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.328ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.081ns (-2.042 - 3.039)
  Source Clock:         clk_100_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/next_sample_latch/q_14 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y45.AQ      Tcko                  0.341   music_player/codec_conditioner/next_sample_latch/q<15>
                                                       music_player/codec_conditioner/next_sample_latch/q_14
    SLICE_X74Y42.C4      net (fanout=2)        0.628   music_player/codec_conditioner/next_sample_latch/q<14>
    SLICE_X74Y42.C       Tilo                  0.097   sample_reg/q<15>
                                                       music_player/codec_conditioner/Mmux_valid_sample151
    SLICE_X73Y42.C6      net (fanout=2)        0.197   leds_r_2_OBUF
    SLICE_X73Y42.CLK     Tas                   0.065   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<54>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT581
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    -------------------------------------------------  ---------------------------
    Total                                      1.328ns (0.503ns logic, 0.825ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/current_sample_latch/q_14 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.176ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.080ns (-2.042 - 3.038)
  Source Clock:         clk_100_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/current_sample_latch/q_14 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y41.DMUX    Tshcko                0.429   music_player/codec_conditioner/current_sample_latch/q<15>
                                                       music_player/codec_conditioner/current_sample_latch/q_14
    SLICE_X74Y42.C5      net (fanout=1)        0.388   music_player/codec_conditioner/current_sample_latch/q<14>
    SLICE_X74Y42.C       Tilo                  0.097   sample_reg/q<15>
                                                       music_player/codec_conditioner/Mmux_valid_sample151
    SLICE_X73Y42.C6      net (fanout=2)        0.197   leds_r_2_OBUF
    SLICE_X73Y42.CLK     Tas                   0.065   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<54>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT581
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    -------------------------------------------------  ---------------------------
    Total                                      1.176ns (0.591ns logic, 0.585ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               music_player/codec_conditioner/new_frame_state/q_0 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62 (FF)
  Requirement:          0.833ns
  Data Path Delay:      0.999ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -5.081ns (-2.042 - 3.039)
  Source Clock:         clk_100_IBUF_BUFG rising at 20.000ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.266ns
    Phase Error (PE):           0.296ns

  Maximum Data Path at Slow Process Corner: music_player/codec_conditioner/new_frame_state/q_0 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y43.AQ      Tcko                  0.341   music_player/codec_conditioner/new_frame_state/q_0
                                                       music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X74Y42.C6      net (fanout=21)       0.299   music_player/codec_conditioner/new_frame_state/q_0
    SLICE_X74Y42.C       Tilo                  0.097   sample_reg/q<15>
                                                       music_player/codec_conditioner/Mmux_valid_sample151
    SLICE_X73Y42.C6      net (fanout=2)        0.197   leds_r_2_OBUF
    SLICE_X73Y42.CLK     Tas                   0.065   adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out<54>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT581
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/sr_out_62
    -------------------------------------------------  ---------------------------
    Total                                      0.999ns (0.503ns logic, 0.496ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adau1761_codec_codec_clock_gen_clkout0 = PERIOD TIMEGRP
        "adau1761_codec_codec_clock_gen_clkout0" TS_clk_100 / 0.48 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAMB18_X1Y5.ADDRARDADDR5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_2 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.210ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.118 - 0.068)
  Source Clock:         adau1761_codec/clk_48 rising at 20.833ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_2 to adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X22Y12.BQ          Tcko                  0.164   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<3>
                                                           adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_2
    RAMB18_X1Y5.ADDRARDADDR5 net (fanout=5)        0.229   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<2>
    RAMB18_X1Y5.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
                                                           adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    -----------------------------------------------------  ---------------------------
    Total                                          0.210ns (-0.019ns logic, 0.229ns route)
                                                           (-9.0% logic, 109.0% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample (SLICE_X51Y37.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.175ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_0 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.188ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         adau1761_codec/clk_48 rising at 20.833ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_0 to adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y37.AQ      Tcko                  0.164   adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay<1>
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay_0
    SLICE_X51Y37.A5      net (fanout=1)        0.081   adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay<0>
    SLICE_X51Y37.CLK     Tah         (-Th)     0.057   adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample_rstpot
                                                       adau1761_codec/i2c_interface/Inst_i2s_data_interface/new_sample
    -------------------------------------------------  ---------------------------
    Total                                      0.188ns (0.107ns logic, 0.081ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Paths for end point adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAMB18_X1Y5.ADDRARDADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.200ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_4 (FF)
  Destination:          adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.368 - 0.296)
  Source Clock:         adau1761_codec/clk_48 rising at 20.833ns
  Destination Clock:    adau1761_codec/clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_4 to adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X24Y11.AQ          Tcko                  0.141   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<6>
                                                           adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext_4
    RAMB18_X1Y5.ADDRARDADDR7 net (fanout=5)        0.314   adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext<4>
    RAMB18_X1Y5.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
                                                           adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    -----------------------------------------------------  ---------------------------
    Total                                          0.272ns (-0.042ns logic, 0.314ns route)
                                                           (-15.4% logic, 115.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adau1761_codec_codec_clock_gen_clkout0 = PERIOD TIMEGRP
        "adau1761_codec_codec_clock_gen_clkout0" TS_clk_100 / 0.48 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.871ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKA)
  Physical resource: adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373/CLKARDCLK
  Logical resource: adau1761_codec/i2c_interface/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373/CLKARDCLK
  Location pin: RAMB18_X1Y5.CLKARDCLK
  Clock network: adau1761_codec/clk_48
--------------------------------------------------------------------------------
Slack: 19.241ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: adau1761_codec/codec_clock_gen/clkout1_buf/I0
  Logical resource: adau1761_codec/codec_clock_gen/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: adau1761_codec/codec_clock_gen/clkout0
--------------------------------------------------------------------------------
Slack: 19.293ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 0.770ns (Tmpw)
  Physical resource: adau1761_codec/i2c_interface/Inst_i2s_data_interface/bclk_delay<1>/CLK
  Logical resource: adau1761_codec/i2c_interface/Inst_i2s_data_interface/Mshreg_bclk_delay_1/CLK
  Location pin: SLICE_X50Y37.CLK
  Clock network: adau1761_codec/clk_48
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmi_clk = PERIOD TIMEGRP "hdmi_clk" TS_clk_100 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5215 paths analyzed, 1180 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.535ns.
--------------------------------------------------------------------------------

Paths for end point hdmi/i_vga_generator/b_7 (SLICE_X103Y23.B4), 84 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/wd/RAM_val/q_0 (FF)
  Destination:          hdmi/i_vga_generator/b_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.905ns (Levels of Logic = 6)
  Clock Path Skew:      -0.448ns (2.627 - 3.075)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: wd_top/wd/RAM_val/q_0 to hdmi/i_vga_generator/b_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y24.AQ     Tcko                  0.393   wd_top/wd/RAM_val/q<3>
                                                       wd_top/wd/RAM_val/q_0
    SLICE_X102Y24.B1     net (fanout=2)        0.774   wd_top/wd/RAM_val/q<0>
    SLICE_X102Y24.B      Tilo                  0.097   wd_top/wd/RAM_val/q<3>
                                                       wd_top/wd/prev_read_value[7]_valid_y[7]_LessThan_6_o2
    SLICE_X102Y24.C5     net (fanout=1)        0.335   wd_top/wd/prev_read_value[7]_valid_y[7]_LessThan_6_o1
    SLICE_X102Y24.CMUX   Tilo                  0.245   wd_top/wd/RAM_val/q<3>
                                                       wd_top/wd/prev_read_value[7]_valid_y[7]_LessThan_6_o11
    SLICE_X102Y22.B6     net (fanout=1)        0.400   wd_top/wd/prev_read_value[7]_valid_y[7]_LessThan_6_o11
    SLICE_X102Y22.B      Tilo                  0.097   wd_top/wd/valid_read_reset_AND_213_o10
                                                       wd_top/wd/prev_read_value[7]_valid_y[7]_LessThan_6_o12
    SLICE_X103Y22.C3     net (fanout=6)        0.535   wd_top/wd/prev_read_value[7]_valid_y[7]_LessThan_6_o2
    SLICE_X103Y22.CMUX   Tilo                  0.415   wd_top/wd/RAM_val/q<7>
                                                       wd_top/wd/valid_y[7]_read_value[7]_LessThan_5_o1_SW5_G
                                                       wd_top/wd/valid_y[7]_read_value[7]_LessThan_5_o1_SW5
    SLICE_X102Y23.A2     net (fanout=1)        0.818   N191
    SLICE_X102Y23.A      Tilo                  0.097   N87
                                                       wd_top/wd/valid_read_reset_AND_213_o13
    SLICE_X103Y23.B4     net (fanout=1)        0.634   wd_top/wd/valid_read_reset_AND_213_o12
    SLICE_X103Y23.CLK    Tas                   0.065   hdmi/i_vga_generator/b<7>
                                                       wd_top/Mmux_n000581
                                                       hdmi/i_vga_generator/b_7
    -------------------------------------------------  ---------------------------
    Total                                      4.905ns (1.409ns logic, 3.496ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/wd/RAM_val/q_0 (FF)
  Destination:          hdmi/i_vga_generator/b_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.897ns (Levels of Logic = 6)
  Clock Path Skew:      -0.448ns (2.627 - 3.075)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: wd_top/wd/RAM_val/q_0 to hdmi/i_vga_generator/b_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y24.AQ     Tcko                  0.393   wd_top/wd/RAM_val/q<3>
                                                       wd_top/wd/RAM_val/q_0
    SLICE_X102Y24.B1     net (fanout=2)        0.774   wd_top/wd/RAM_val/q<0>
    SLICE_X102Y24.B      Tilo                  0.097   wd_top/wd/RAM_val/q<3>
                                                       wd_top/wd/prev_read_value[7]_valid_y[7]_LessThan_6_o2
    SLICE_X102Y24.C5     net (fanout=1)        0.335   wd_top/wd/prev_read_value[7]_valid_y[7]_LessThan_6_o1
    SLICE_X102Y24.CMUX   Tilo                  0.245   wd_top/wd/RAM_val/q<3>
                                                       wd_top/wd/prev_read_value[7]_valid_y[7]_LessThan_6_o11
    SLICE_X102Y22.B6     net (fanout=1)        0.400   wd_top/wd/prev_read_value[7]_valid_y[7]_LessThan_6_o11
    SLICE_X102Y22.B      Tilo                  0.097   wd_top/wd/valid_read_reset_AND_213_o10
                                                       wd_top/wd/prev_read_value[7]_valid_y[7]_LessThan_6_o12
    SLICE_X103Y22.D3     net (fanout=6)        0.534   wd_top/wd/prev_read_value[7]_valid_y[7]_LessThan_6_o2
    SLICE_X103Y22.CMUX   Topdc                 0.408   wd_top/wd/RAM_val/q<7>
                                                       wd_top/wd/valid_y[7]_read_value[7]_LessThan_5_o1_SW5_F
                                                       wd_top/wd/valid_y[7]_read_value[7]_LessThan_5_o1_SW5
    SLICE_X102Y23.A2     net (fanout=1)        0.818   N191
    SLICE_X102Y23.A      Tilo                  0.097   N87
                                                       wd_top/wd/valid_read_reset_AND_213_o13
    SLICE_X103Y23.B4     net (fanout=1)        0.634   wd_top/wd/valid_read_reset_AND_213_o12
    SLICE_X103Y23.CLK    Tas                   0.065   hdmi/i_vga_generator/b<7>
                                                       wd_top/Mmux_n000581
                                                       hdmi/i_vga_generator/b_7
    -------------------------------------------------  ---------------------------
    Total                                      4.897ns (1.402ns logic, 3.495ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          hdmi/i_vga_generator/b_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.667ns (Levels of Logic = 3)
  Clock Path Skew:      -0.485ns (2.627 - 3.112)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to hdmi/i_vga_generator/b_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X5Y11.DOBDO6  Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X103Y22.CX     net (fanout=8)        0.854   wd_top/read_sample<6>
    SLICE_X103Y22.CMUX   Tcxc                  0.353   wd_top/wd/RAM_val/q<7>
                                                       wd_top/wd/valid_y[7]_read_value[7]_LessThan_5_o1_SW5
    SLICE_X102Y23.A2     net (fanout=1)        0.818   N191
    SLICE_X102Y23.A      Tilo                  0.097   N87
                                                       wd_top/wd/valid_read_reset_AND_213_o13
    SLICE_X103Y23.B4     net (fanout=1)        0.634   wd_top/wd/valid_read_reset_AND_213_o12
    SLICE_X103Y23.CLK    Tas                   0.065   hdmi/i_vga_generator/b<7>
                                                       wd_top/Mmux_n000581
                                                       hdmi/i_vga_generator/b_7
    -------------------------------------------------  ---------------------------
    Total                                      4.667ns (2.361ns logic, 2.306ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/i_vga_generator/b_7 (SLICE_X103Y23.B3), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          hdmi/i_vga_generator/b_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.385ns (Levels of Logic = 3)
  Clock Path Skew:      -0.485ns (2.627 - 3.112)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to hdmi/i_vga_generator/b_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X5Y11.DOBDO3  Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X103Y23.C2     net (fanout=3)        1.049   wd_top/read_sample<3>
    SLICE_X103Y23.C      Tilo                  0.097   hdmi/i_vga_generator/b<7>
                                                       wd_top/wd/valid_y[7]_read_value[7]_LessThan_5_o1_SW0
    SLICE_X102Y21.A2     net (fanout=4)        0.773   N86
    SLICE_X102Y21.A      Tilo                  0.097   N120
                                                       wd_top/wd/valid_read_reset_AND_213_o10
    SLICE_X103Y23.B3     net (fanout=1)        0.458   wd_top/wd/valid_read_reset_AND_213_o9
    SLICE_X103Y23.CLK    Tas                   0.065   hdmi/i_vga_generator/b<7>
                                                       wd_top/Mmux_n000581
                                                       hdmi/i_vga_generator/b_7
    -------------------------------------------------  ---------------------------
    Total                                      4.385ns (2.105ns logic, 2.280ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          hdmi/i_vga_generator/b_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.312ns (Levels of Logic = 3)
  Clock Path Skew:      -0.485ns (2.627 - 3.112)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to hdmi/i_vga_generator/b_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X5Y11.DOBDO7  Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X103Y21.B1     net (fanout=4)        1.134   wd_top/read_sample<7>
    SLICE_X103Y21.B      Tilo                  0.097   wd_top/wd/valid_read_reset_AND_213_o8
                                                       wd_top/wd/valid_read_reset_AND_213_o9
    SLICE_X102Y21.A3     net (fanout=1)        0.615   wd_top/wd/valid_read_reset_AND_213_o8
    SLICE_X102Y21.A      Tilo                  0.097   N120
                                                       wd_top/wd/valid_read_reset_AND_213_o10
    SLICE_X103Y23.B3     net (fanout=1)        0.458   wd_top/wd/valid_read_reset_AND_213_o9
    SLICE_X103Y23.CLK    Tas                   0.065   hdmi/i_vga_generator/b<7>
                                                       wd_top/Mmux_n000581
                                                       hdmi/i_vga_generator/b_7
    -------------------------------------------------  ---------------------------
    Total                                      4.312ns (2.105ns logic, 2.207ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/sample_ram/Mram_RAM (RAM)
  Destination:          hdmi/i_vga_generator/b_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.276ns (Levels of Logic = 3)
  Clock Path Skew:      -0.485ns (2.627 - 3.112)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: wd_top/sample_ram/Mram_RAM to hdmi/i_vga_generator/b_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X5Y11.DOBDO4  Trcko_DOB             1.846   wd_top/sample_ram/Mram_RAM
                                                       wd_top/sample_ram/Mram_RAM
    SLICE_X103Y23.C1     net (fanout=3)        0.940   wd_top/read_sample<4>
    SLICE_X103Y23.C      Tilo                  0.097   hdmi/i_vga_generator/b<7>
                                                       wd_top/wd/valid_y[7]_read_value[7]_LessThan_5_o1_SW0
    SLICE_X102Y21.A2     net (fanout=4)        0.773   N86
    SLICE_X102Y21.A      Tilo                  0.097   N120
                                                       wd_top/wd/valid_read_reset_AND_213_o10
    SLICE_X103Y23.B3     net (fanout=1)        0.458   wd_top/wd/valid_read_reset_AND_213_o9
    SLICE_X103Y23.CLK    Tas                   0.065   hdmi/i_vga_generator/b<7>
                                                       wd_top/Mmux_n000581
                                                       hdmi/i_vga_generator/b_7
    -------------------------------------------------  ---------------------------
    Total                                      4.276ns (2.105ns logic, 2.171ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/i_vga_generator/b_7 (SLICE_X103Y23.B6), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/wd/RAM_val/q_0 (FF)
  Destination:          hdmi/i_vga_generator/b_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.395ns (Levels of Logic = 7)
  Clock Path Skew:      -0.448ns (2.627 - 3.075)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: wd_top/wd/RAM_val/q_0 to hdmi/i_vga_generator/b_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y24.AQ     Tcko                  0.393   wd_top/wd/RAM_val/q<3>
                                                       wd_top/wd/RAM_val/q_0
    SLICE_X103Y24.A1     net (fanout=2)        0.770   wd_top/wd/RAM_val/q<0>
    SLICE_X103Y24.A      Tilo                  0.097   wd_top/wd/read_value[7]_valid_y[7]_LessThan_3_o1
                                                       wd_top/wd/valid_y[7]_prev_read_value[7]_LessThan_4_o2
    SLICE_X102Y24.C2     net (fanout=1)        0.637   wd_top/wd/valid_y[7]_prev_read_value[7]_LessThan_4_o1
    SLICE_X102Y24.C      Tilo                  0.097   wd_top/wd/RAM_val/q<3>
                                                       wd_top/wd/valid_y[7]_prev_read_value[7]_LessThan_4_o11
    SLICE_X102Y24.A6     net (fanout=1)        0.104   wd_top/wd/valid_y[7]_prev_read_value[7]_LessThan_4_o11
    SLICE_X102Y24.A      Tilo                  0.097   wd_top/wd/RAM_val/q<3>
                                                       wd_top/wd/valid_y[7]_prev_read_value[7]_LessThan_4_o12
    SLICE_X105Y24.B4     net (fanout=3)        0.424   wd_top/wd/valid_y[7]_prev_read_value[7]_LessThan_4_o2
    SLICE_X105Y24.B      Tilo                  0.097   wd_top/wd/valid_read_reset_AND_213_o6
                                                       wd_top/wd/valid_read_reset_AND_213_o7
    SLICE_X102Y24.D4     net (fanout=2)        0.448   wd_top/wd/valid_read_reset_AND_213_o6
    SLICE_X102Y24.D      Tilo                  0.097   wd_top/wd/RAM_val/q<3>
                                                       wd_top/wd/read_value[7]_valid_y[7]_LessThan_3_o1_SW1
    SLICE_X103Y23.A2     net (fanout=1)        0.728   N117
    SLICE_X103Y23.A      Tilo                  0.097   hdmi/i_vga_generator/b<7>
                                                       wd_top/wd/valid_read_reset_AND_213_o8
    SLICE_X103Y23.B6     net (fanout=1)        0.244   wd_top/wd/valid_read_reset_AND_213_o7
    SLICE_X103Y23.CLK    Tas                   0.065   hdmi/i_vga_generator/b<7>
                                                       wd_top/Mmux_n000581
                                                       hdmi/i_vga_generator/b_7
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (1.040ns logic, 3.355ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/wd/RAM_val/q_1 (FF)
  Destination:          hdmi/i_vga_generator/b_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.385ns (Levels of Logic = 7)
  Clock Path Skew:      -0.448ns (2.627 - 3.075)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: wd_top/wd/RAM_val/q_1 to hdmi/i_vga_generator/b_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y24.BQ     Tcko                  0.393   wd_top/wd/RAM_val/q<3>
                                                       wd_top/wd/RAM_val/q_1
    SLICE_X103Y24.A2     net (fanout=2)        0.760   wd_top/wd/RAM_val/q<1>
    SLICE_X103Y24.A      Tilo                  0.097   wd_top/wd/read_value[7]_valid_y[7]_LessThan_3_o1
                                                       wd_top/wd/valid_y[7]_prev_read_value[7]_LessThan_4_o2
    SLICE_X102Y24.C2     net (fanout=1)        0.637   wd_top/wd/valid_y[7]_prev_read_value[7]_LessThan_4_o1
    SLICE_X102Y24.C      Tilo                  0.097   wd_top/wd/RAM_val/q<3>
                                                       wd_top/wd/valid_y[7]_prev_read_value[7]_LessThan_4_o11
    SLICE_X102Y24.A6     net (fanout=1)        0.104   wd_top/wd/valid_y[7]_prev_read_value[7]_LessThan_4_o11
    SLICE_X102Y24.A      Tilo                  0.097   wd_top/wd/RAM_val/q<3>
                                                       wd_top/wd/valid_y[7]_prev_read_value[7]_LessThan_4_o12
    SLICE_X105Y24.B4     net (fanout=3)        0.424   wd_top/wd/valid_y[7]_prev_read_value[7]_LessThan_4_o2
    SLICE_X105Y24.B      Tilo                  0.097   wd_top/wd/valid_read_reset_AND_213_o6
                                                       wd_top/wd/valid_read_reset_AND_213_o7
    SLICE_X102Y24.D4     net (fanout=2)        0.448   wd_top/wd/valid_read_reset_AND_213_o6
    SLICE_X102Y24.D      Tilo                  0.097   wd_top/wd/RAM_val/q<3>
                                                       wd_top/wd/read_value[7]_valid_y[7]_LessThan_3_o1_SW1
    SLICE_X103Y23.A2     net (fanout=1)        0.728   N117
    SLICE_X103Y23.A      Tilo                  0.097   hdmi/i_vga_generator/b<7>
                                                       wd_top/wd/valid_read_reset_AND_213_o8
    SLICE_X103Y23.B6     net (fanout=1)        0.244   wd_top/wd/valid_read_reset_AND_213_o7
    SLICE_X103Y23.CLK    Tas                   0.065   hdmi/i_vga_generator/b<7>
                                                       wd_top/Mmux_n000581
                                                       hdmi/i_vga_generator/b_7
    -------------------------------------------------  ---------------------------
    Total                                      4.385ns (1.040ns logic, 3.345ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wd_top/wd/RAM_val/q_2 (FF)
  Destination:          hdmi/i_vga_generator/b_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.081ns (Levels of Logic = 7)
  Clock Path Skew:      -0.448ns (2.627 - 3.075)
  Source Clock:         clk_100_IBUF_BUFG rising at 0.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.182ns

  Clock Uncertainty:          0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.105ns

  Maximum Data Path at Slow Process Corner: wd_top/wd/RAM_val/q_2 to hdmi/i_vga_generator/b_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y24.CQ     Tcko                  0.393   wd_top/wd/RAM_val/q<3>
                                                       wd_top/wd/RAM_val/q_2
    SLICE_X103Y24.A3     net (fanout=2)        0.456   wd_top/wd/RAM_val/q<2>
    SLICE_X103Y24.A      Tilo                  0.097   wd_top/wd/read_value[7]_valid_y[7]_LessThan_3_o1
                                                       wd_top/wd/valid_y[7]_prev_read_value[7]_LessThan_4_o2
    SLICE_X102Y24.C2     net (fanout=1)        0.637   wd_top/wd/valid_y[7]_prev_read_value[7]_LessThan_4_o1
    SLICE_X102Y24.C      Tilo                  0.097   wd_top/wd/RAM_val/q<3>
                                                       wd_top/wd/valid_y[7]_prev_read_value[7]_LessThan_4_o11
    SLICE_X102Y24.A6     net (fanout=1)        0.104   wd_top/wd/valid_y[7]_prev_read_value[7]_LessThan_4_o11
    SLICE_X102Y24.A      Tilo                  0.097   wd_top/wd/RAM_val/q<3>
                                                       wd_top/wd/valid_y[7]_prev_read_value[7]_LessThan_4_o12
    SLICE_X105Y24.B4     net (fanout=3)        0.424   wd_top/wd/valid_y[7]_prev_read_value[7]_LessThan_4_o2
    SLICE_X105Y24.B      Tilo                  0.097   wd_top/wd/valid_read_reset_AND_213_o6
                                                       wd_top/wd/valid_read_reset_AND_213_o7
    SLICE_X102Y24.D4     net (fanout=2)        0.448   wd_top/wd/valid_read_reset_AND_213_o6
    SLICE_X102Y24.D      Tilo                  0.097   wd_top/wd/RAM_val/q<3>
                                                       wd_top/wd/read_value[7]_valid_y[7]_LessThan_3_o1_SW1
    SLICE_X103Y23.A2     net (fanout=1)        0.728   N117
    SLICE_X103Y23.A      Tilo                  0.097   hdmi/i_vga_generator/b<7>
                                                       wd_top/wd/valid_read_reset_AND_213_o8
    SLICE_X103Y23.B6     net (fanout=1)        0.244   wd_top/wd/valid_read_reset_AND_213_o7
    SLICE_X103Y23.CLK    Tas                   0.065   hdmi/i_vga_generator/b<7>
                                                       wd_top/Mmux_n000581
                                                       hdmi/i_vga_generator/b_7
    -------------------------------------------------  ---------------------------
    Total                                      4.081ns (1.040ns logic, 3.041ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hdmi_clk = PERIOD TIMEGRP "hdmi_clk" TS_clk_100 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hdmi/i_hdmi_ddr_output/i_i2c_sender/data_sr_2 (SLICE_X89Y3.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/i_hdmi_ddr_output/i_i2c_sender/reg_value_0 (FF)
  Destination:          hdmi/i_hdmi_ddr_output/i_i2c_sender/data_sr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.302ns (Levels of Logic = 1)
  Clock Path Skew:      0.256ns (0.314 - 0.058)
  Source Clock:         hdmi/clk rising at 10.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/i_hdmi_ddr_output/i_i2c_sender/reg_value_0 to hdmi/i_hdmi_ddr_output/i_i2c_sender/data_sr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y4.AQ       Tcko                  0.141   hdmi/i_hdmi_ddr_output/i_i2c_sender/reg_value<3>
                                                       hdmi/i_hdmi_ddr_output/i_i2c_sender/reg_value_0
    SLICE_X89Y3.A3       net (fanout=1)        0.207   hdmi/i_hdmi_ddr_output/i_i2c_sender/reg_value<0>
    SLICE_X89Y3.CLK      Tah         (-Th)     0.046   hdmi/i_hdmi_ddr_output/i_i2c_sender/data_sr<8>
                                                       hdmi/i_hdmi_ddr_output/i_i2c_sender/Mmux_data_sr[28]_data_sr[28]_mux_55_OUT221
                                                       hdmi/i_hdmi_ddr_output/i_i2c_sender/data_sr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.302ns (0.095ns logic, 0.207ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/i_hdmi_ddr_output/i_i2c_sender/data_sr_24 (SLICE_X94Y3.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/i_hdmi_ddr_output/i_i2c_sender/data_sr_23 (FF)
  Destination:          hdmi/i_hdmi_ddr_output/i_i2c_sender/data_sr_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 1)
  Clock Path Skew:      0.242ns (0.313 - 0.071)
  Source Clock:         hdmi/clk rising at 10.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/i_hdmi_ddr_output/i_i2c_sender/data_sr_23 to hdmi/i_hdmi_ddr_output/i_i2c_sender/data_sr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y4.DMUX     Tshcko                0.201   hdmi/i_hdmi_ddr_output/i_i2c_sender/data_sr<22>
                                                       hdmi/i_hdmi_ddr_output/i_i2c_sender/data_sr_23
    SLICE_X94Y3.A4       net (fanout=1)        0.182   hdmi/i_hdmi_ddr_output/i_i2c_sender/data_sr<23>
    SLICE_X94Y3.CLK      Tah         (-Th)     0.075   hdmi/i_hdmi_ddr_output/i_i2c_sender/data_sr<28>
                                                       hdmi/i_hdmi_ddr_output/i_i2c_sender/Mmux_data_sr[28]_data_sr[28]_mux_55_OUT171
                                                       hdmi/i_hdmi_ddr_output/i_i2c_sender/data_sr_24
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (0.126ns logic, 0.182ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point hdmi/i_hdmi_ddr_output/i_i2c_sender/data_sr_5 (SLICE_X89Y3.B1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi/i_hdmi_ddr_output/i_i2c_sender/reg_value_3 (FF)
  Destination:          hdmi/i_hdmi_ddr_output/i_i2c_sender/data_sr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.350ns (Levels of Logic = 1)
  Clock Path Skew:      0.256ns (0.314 - 0.058)
  Source Clock:         hdmi/clk rising at 10.000ns
  Destination Clock:    hdmi/clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi/i_hdmi_ddr_output/i_i2c_sender/reg_value_3 to hdmi/i_hdmi_ddr_output/i_i2c_sender/data_sr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y4.DQ       Tcko                  0.141   hdmi/i_hdmi_ddr_output/i_i2c_sender/reg_value<3>
                                                       hdmi/i_hdmi_ddr_output/i_i2c_sender/reg_value_3
    SLICE_X89Y3.B1       net (fanout=1)        0.271   hdmi/i_hdmi_ddr_output/i_i2c_sender/reg_value<3>
    SLICE_X89Y3.CLK      Tah         (-Th)     0.062   hdmi/i_hdmi_ddr_output/i_i2c_sender/data_sr<8>
                                                       hdmi/i_hdmi_ddr_output/i_i2c_sender/Mmux_data_sr[28]_data_sr[28]_mux_55_OUT251
                                                       hdmi/i_hdmi_ddr_output/i_i2c_sender/data_sr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.350ns (0.079ns logic, 0.271ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmi_clk = PERIOD TIMEGRP "hdmi_clk" TS_clk_100 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.410ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.590ns (628.931MHz) (Tdspper_MREG_PREG)
  Physical resource: hdmi/i_csc/mult_b1/CLK
  Logical resource: hdmi/i_csc/mult_b1/CLK
  Location pin: DSP48_X4Y3.CLK
  Clock network: hdmi/clk
--------------------------------------------------------------------------------
Slack: 8.410ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.590ns (628.931MHz) (Tdspper_MREG_PREG)
  Physical resource: hdmi/i_csc/mult_b2/CLK
  Logical resource: hdmi/i_csc/mult_b2/CLK
  Location pin: DSP48_X4Y7.CLK
  Clock network: hdmi/clk
--------------------------------------------------------------------------------
Slack: 8.410ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.590ns (628.931MHz) (Tdspper_MREG_PREG)
  Physical resource: hdmi/i_csc/mult_g1/CLK
  Logical resource: hdmi/i_csc/mult_g1/CLK
  Location pin: DSP48_X4Y2.CLK
  Clock network: hdmi/clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmi_clk90 = PERIOD TIMEGRP "hdmi_clk90" TS_clk_100 PHASE 
3.75 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.263ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmi_clk90 = PERIOD TIMEGRP "hdmi_clk90" TS_clk_100 PHASE 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.737ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.263ns (791.766MHz) (Tockper)
  Physical resource: hdmi_clk_OBUF/CLK
  Logical resource: hdmi/i_hdmi_ddr_output/ODDR_hdmi_clk/CK
  Location pin: OLOGIC_X1Y23.CLK
  Clock network: hdmi/clk90
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_100                     |     10.000ns|      6.207ns|     83.096ns|            0|           32|         3906|        11197|
| TS_adau1761_codec_codec_clock_|     20.833ns|    173.116ns|          N/A|           32|            0|         5982|            0|
| gen_clkout0                   |             |             |             |             |             |             |             |
| TS_hdmi_clk                   |     10.000ns|      5.535ns|          N/A|            0|            0|         5215|            0|
| TS_hdmi_clk90                 |     10.000ns|      1.263ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    7.404|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 32  Score: 179266  (Setup/Max: 179266, Hold: 0)

Constraints cover 15103 paths, 0 nets, and 3305 connections

Design statistics:
   Minimum period: 173.116ns{1}   (Maximum frequency:   5.776MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 29 10:55:45 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 393 MB



