Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jan  4 09:20:09 2020
| Host         : LAPTOP-2DFO2ARR running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 8
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 1          |
| TIMING-20 | Warning  | Non-clocked latch            | 7          |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/axi_rdata[0]_i_6, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[0]/CLR, design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]/CLR, design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep/CLR, design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[1]_rep__0/CLR, design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_current_state_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_next_state_reg[0] cannot be properly analyzed as its control pin design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_next_state_reg[1] cannot be properly analyzed as its control pin design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_next_state_reg[2] cannot be properly analyzed as its control pin design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/n_state_reg[0] cannot be properly analyzed as its control pin design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/n_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/n_state_reg[1] cannot be properly analyzed as its control pin design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/n_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/n_state_reg[2] cannot be properly analyzed as its control pin design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/n_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/n_state_reg[3] cannot be properly analyzed as its control pin design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/n_state_reg[3]/G is not reached by a timing clock
Related violations: <none>


