abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/cla32.blif
Line 11: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 12: Skipping line ".default_output_required 0.00 0.00 ".
Line 13: Skipping line ".default_input_drive 0.10 0.10 ".
Line 14: Skipping line ".default_output_load 2.00 ".
Line 15: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mcla32                         :[0m i/o =   64/   33  lat =    0  nd =   419  edge =    952  area =958.00  delay =38.50  lev = 27
--------------- round 1 ---------------
seed = 4106284288
maxLevel = 4
n388 is replaced by n413 with estimated error 0
error = 0
area = 952
delay = 38.5
#gates = 419
output circuit appNtk/cla32_1_0_952_38.5.blif
time = 7939191 us
--------------- round 2 ---------------
seed = 1957870518
maxLevel = 4
n501 is replaced by zero with estimated error 1e-05
error = 1e-05
area = 946
delay = 38.5
#gates = 416
output circuit appNtk/cla32_2_1e-05_946_38.5.blif
time = 14817841 us
--------------- round 3 ---------------
seed = 4266169817
maxLevel = 4
n503 is replaced by n491 with estimated error 0
error = 0
area = 918
delay = 38.5
#gates = 405
output circuit appNtk/cla32_3_0_918_38.5.blif
time = 20959727 us
--------------- round 4 ---------------
seed = 1887677844
maxLevel = 4
n474 is replaced by n463 with estimated error 1e-05
error = 1e-05
area = 913
delay = 36.1
#gates = 403
output circuit appNtk/cla32_4_1e-05_913_36.1.blif
time = 26552869 us
--------------- round 5 ---------------
seed = 767075139
maxLevel = 4
n330 is replaced by n327 with estimated error 1e-05
error = 1e-05
area = 909
delay = 36.1
#gates = 402
output circuit appNtk/cla32_5_1e-05_909_36.1.blif
time = 32287042 us
--------------- round 6 ---------------
seed = 3876911581
maxLevel = 4
n284 is replaced by n282 with estimated error 0
error = 0
area = 899
delay = 36.1
#gates = 397
output circuit appNtk/cla32_6_0_899_36.1.blif
time = 37863760 us
--------------- round 7 ---------------
seed = 1848894707
maxLevel = 4
n269 is replaced by n243 with estimated error 3e-05
error = 3e-05
area = 894
delay = 36.1
#gates = 395
output circuit appNtk/cla32_7_3e-05_894_36.1.blif
time = 43538718 us
--------------- round 8 ---------------
seed = 2875793324
maxLevel = 4
n276 is replaced by zero with estimated error 7e-05
error = 7e-05
area = 889
delay = 36.1
#gates = 393
output circuit appNtk/cla32_8_7e-05_889_36.1.blif
time = 48785006 us
--------------- round 9 ---------------
seed = 3741381568
maxLevel = 4
n478 is replaced by n488 with estimated error 5e-05
error = 5e-05
area = 883
delay = 31.6
#gates = 391
output circuit appNtk/cla32_9_5e-05_883_31.6.blif
time = 54200129 us
--------------- round 10 ---------------
seed = 3849077614
maxLevel = 4
n141 is replaced by n133 with estimated error 9e-05
error = 9e-05
area = 881
delay = 31.6
#gates = 390
output circuit appNtk/cla32_10_9e-05_881_31.6.blif
time = 59164610 us
--------------- round 11 ---------------
seed = 402667606
maxLevel = 4
n464 is replaced by n488 with estimated error 5e-05
error = 5e-05
area = 880
delay = 30.7
#gates = 389
output circuit appNtk/cla32_11_5e-05_880_30.7.blif
time = 64280200 us
--------------- round 12 ---------------
seed = 1622773242
maxLevel = 4
n447 is replaced by n457 with estimated error 9e-05
error = 9e-05
area = 879
delay = 30.7
#gates = 388
output circuit appNtk/cla32_12_9e-05_879_30.7.blif
time = 69299887 us
--------------- round 13 ---------------
seed = 242842926
maxLevel = 4
n463 is replaced by n486 with estimated error 0.00013
error = 0.00013
area = 874
delay = 30.1
#gates = 386
output circuit appNtk/cla32_13_0.00013_874_30.1.blif
time = 74222151 us
--------------- round 14 ---------------
seed = 1037459159
maxLevel = 4
n446 is replaced by n484 with estimated error 9e-05
error = 9e-05
area = 871
delay = 30.1
#gates = 385
output circuit appNtk/cla32_14_9e-05_871_30.1.blif
time = 79030653 us
--------------- round 15 ---------------
seed = 1135516335
maxLevel = 4
n266 is replaced by n214 with inverter with estimated error 0.00015
error = 0.00015
area = 867
delay = 30.1
#gates = 384
output circuit appNtk/cla32_15_0.00015_867_30.1.blif
time = 84093178 us
--------------- round 16 ---------------
seed = 1510673867
maxLevel = 4
n264 is replaced by n215 with estimated error 0.00024
error = 0.00024
area = 864
delay = 30.1
#gates = 383
output circuit appNtk/cla32_16_0.00024_864_30.1.blif
time = 88755702 us
--------------- round 17 ---------------
seed = 2001207542
maxLevel = 4
n418 is replaced by n483 with estimated error 0.00046
error = 0.00046
area = 857
delay = 30.1
#gates = 380
output circuit appNtk/cla32_17_0.00046_857_30.1.blif
time = 93505871 us
--------------- round 18 ---------------
seed = 3959663247
maxLevel = 4
n304 is replaced by n278 with estimated error 0.00077
error = 0.00077
area = 855
delay = 30.1
#gates = 379
output circuit appNtk/cla32_18_0.00077_855_30.1.blif
time = 98087808 us
--------------- round 19 ---------------
seed = 2025650090
maxLevel = 4
n392 is replaced by n481 with inverter with estimated error 0.00236
error = 0.00236
area = 851
delay = 30.1
#gates = 377
output circuit appNtk/cla32_19_0.00236_851_30.1.blif
time = 102816942 us
--------------- round 20 ---------------
seed = 949195984
maxLevel = 4
n393 is replaced by n481 with estimated error 0.00208
error = 0.00208
area = 850
delay = 30.1
#gates = 376
output circuit appNtk/cla32_20_0.00208_850_30.1.blif
time = 107397491 us
--------------- round 21 ---------------
seed = 1120856386
maxLevel = 4
n222 is replaced by n220 with estimated error 0.00404
error = 0.00404
area = 846
delay = 30.1
#gates = 374
output circuit appNtk/cla32_21_0.00404_846_30.1.blif
time = 111859148 us
--------------- round 22 ---------------
seed = 1872534378
maxLevel = 4
n207 is replaced by one with estimated error 0.00574
error = 0.00574
area = 842
delay = 30.1
#gates = 372
output circuit appNtk/cla32_22_0.00574_842_30.1.blif
time = 116281766 us
--------------- round 23 ---------------
seed = 65844119
maxLevel = 4
n215 is replaced by one with estimated error 0.00632
error = 0.00632
area = 839
delay = 30.1
#gates = 371
output circuit appNtk/cla32_23_0.00632_839_30.1.blif
time = 120574595 us
--------------- round 24 ---------------
seed = 3384310703
maxLevel = 4
n216 is replaced by n214 with estimated error 0.00599
error = 0.00599
area = 836
delay = 30.1
#gates = 370
output circuit appNtk/cla32_24_0.00599_836_30.1.blif
time = 124603108 us
--------------- round 25 ---------------
seed = 2816534871
maxLevel = 4
exceed error bound
