
// Verilog stimulus file.
// Please do not create a module in this file.


// Default verilog stimulus. 

initial
begin 

   aluop[1:0] = 2'b00;

   funct[5:0] = 6'b000000;

end 
