# Microsemi Physical design constraints file

# Version: v11.8 SP2 11.8.2.4

# Design Name: m2s010_som 

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S060T , Package: 325 FCSBGA , Speed grade: STD 

# Date generated: Wed Sep 05 16:43:04 2018 


#
# I/O constraints
#

set_io DEBOUNCE_IN\[0\] -DIRECTION INPUT -pinname R8 -fixed no
set_io DEBOUNCE_IN\[1\] -DIRECTION INPUT -pinname U10 -fixed no
set_io DEBOUNCE_IN\[2\] -DIRECTION INPUT -pinname W11 -fixed no
set_io DRVR_EN -DIRECTION OUTPUT -pinname W2 -fixed no
set_io D_COL -DIRECTION INPUT -pinname L19 -fixed no
set_io D_MDC -DIRECTION OUTPUT -pinname F18 -fixed no
set_io D_MDIO -DIRECTION INOUT -pinname G17 -fixed no
set_io D_TXC -DIRECTION INPUT -pinname J18 -fixed no
set_io D_TXD\[0\] -DIRECTION OUTPUT -pinname G18 -fixed no
set_io D_TXD\[1\] -DIRECTION OUTPUT -pinname H17 -fixed no
set_io D_TXD\[2\] -DIRECTION OUTPUT -pinname G20 -fixed no
set_io D_TXD\[3\] -DIRECTION OUTPUT -pinname G21 -fixed no
set_io D_TXEN -DIRECTION OUTPUT -pinname F20 -fixed no
set_io GPIO_1 -DIRECTION INOUT -pinname J1 -fixed no
set_io GPIO_11_M2F_SPI_FLASH_RSTn -DIRECTION OUTPUT -pinname G4 -fixed no
set_io GPIO_17_BI -DIRECTION INOUT -pinname P2 -fixed no
set_io GPIO_18_BI -DIRECTION INOUT -pinname R2 -fixed no
set_io GPIO_20_OUT -DIRECTION OUTPUT -pinname T1 -fixed no
set_io GPIO_21_M2F -DIRECTION OUTPUT -pinname K7 -fixed no
set_io GPIO_24_M2F -DIRECTION OUTPUT -pinname K4 -fixed no
set_io GPIO_25_BI -DIRECTION INOUT -pinname P1 -fixed no
set_io GPIO_26_BI -DIRECTION INOUT -pinname N2 -fixed no
set_io GPIO_28_M2F -DIRECTION OUTPUT -pinname G2 -fixed no
set_io GPIO_5_M2F -DIRECTION OUTPUT -pinname H2 -fixed no
set_io GPIO_6_M2F -DIRECTION OUTPUT -pinname H5 -fixed no
set_io GPIO_7_M2F -DIRECTION OUTPUT -pinname G5 -fixed no
set_io GPIO_88 -DIRECTION OUTPUT -pinname U4 -fixed no
set_io H_COL -DIRECTION OUTPUT -pinname L20 -fixed no
set_io H_MDC -DIRECTION INPUT -pinname H20 -fixed no
set_io H_MDIO -DIRECTION INOUT -pinname AA10 -fixed no
set_io H_RXC -DIRECTION OUTPUT -pinname R9 -fixed no
set_io H_RXER -DIRECTION OUTPUT -pinname N20 -fixed no
set_io H_TXC -DIRECTION OUTPUT -pinname J17 -fixed no
set_io H_TXD\[0\] -DIRECTION INPUT -pinname F19 -fixed no
set_io H_TXD\[1\] -DIRECTION INPUT -pinname E20 -fixed no
set_io H_TXD\[2\] -DIRECTION INPUT -pinname J20 -fixed no
set_io H_TXD\[3\] -DIRECTION INPUT -pinname J21 -fixed no
set_io I2C_1_SCL -DIRECTION INOUT -pinname R5 -fixed no
set_io I2C_1_SDA -DIRECTION INOUT -pinname R4 -fixed no
set_io LED_BLUE_F3 -DIRECTION OUTPUT -pinname F3 -fixed no
set_io LED_GREEN_G1 -DIRECTION OUTPUT -pinname G1 -fixed no
set_io LED_RED_F2 -DIRECTION OUTPUT -pinname F2 -fixed no
set_io MANCHESTER_IN -DIRECTION INPUT -pinname Y2 -fixed no
set_io MANCH_OUT_N -DIRECTION OUTPUT -pinname T3 -fixed no
set_io MANCH_OUT_P -DIRECTION OUTPUT -pinname AA2 -fixed no
set_io MDDR_ADDR\[0\] -DIRECTION OUTPUT -pinname A4 -fixed no
set_io MDDR_ADDR\[1\] -DIRECTION OUTPUT -pinname E7 -fixed no
set_io MDDR_ADDR\[2\] -DIRECTION OUTPUT -pinname E6 -fixed no
set_io MDDR_ADDR\[3\] -DIRECTION OUTPUT -pinname A5 -fixed no
set_io MDDR_ADDR\[4\] -DIRECTION OUTPUT -pinname B5 -fixed no
set_io MDDR_ADDR\[5\] -DIRECTION OUTPUT -pinname D5 -fixed no
set_io MDDR_ADDR\[6\] -DIRECTION OUTPUT -pinname D6 -fixed no
set_io MDDR_ADDR\[7\] -DIRECTION OUTPUT -pinname A2 -fixed no
set_io MDDR_ADDR\[8\] -DIRECTION OUTPUT -pinname F5 -fixed no
set_io MDDR_ADDR\[9\] -DIRECTION OUTPUT -pinname E5 -fixed no
set_io MDDR_ADDR\[10\] -DIRECTION OUTPUT -pinname B2 -fixed no
set_io MDDR_ADDR\[11\] -DIRECTION OUTPUT -pinname B1 -fixed no
set_io MDDR_ADDR\[12\] -DIRECTION OUTPUT -pinname E4 -fixed no
set_io MDDR_ADDR\[13\] -DIRECTION OUTPUT -pinname D4 -fixed no
set_io MDDR_ADDR\[14\] -DIRECTION OUTPUT -pinname C1 -fixed no
set_io MDDR_ADDR\[15\] -DIRECTION OUTPUT -pinname C2 -fixed no
set_io MDDR_BA\[0\] -DIRECTION OUTPUT -pinname C6 -fixed no
set_io MDDR_BA\[1\] -DIRECTION OUTPUT -pinname B6 -fixed no
set_io MDDR_BA\[2\] -DIRECTION OUTPUT -pinname B4 -fixed no
set_io MDDR_CAS_N -DIRECTION OUTPUT -pinname D8 -fixed no
set_io MDDR_CKE -DIRECTION OUTPUT -pinname G9 -fixed no
set_io MDDR_CLK -DIRECTION OUTPUT -pinname B7 -fixed no
set_io MDDR_CLK_N -DIRECTION OUTPUT -pinname A7 -fixed no
set_io MDDR_CS_N -DIRECTION OUTPUT -pinname G10 -fixed no
set_io MDDR_DM_RDQS\[0\] -DIRECTION INOUT -pinname A12 -fixed no
set_io MDDR_DM_RDQS\[1\] -DIRECTION INOUT -pinname D11 -fixed no
set_io MDDR_DQS\[0\] -DIRECTION INOUT -pinname A15 -fixed no
set_io MDDR_DQS\[1\] -DIRECTION INOUT -pinname C11 -fixed no
set_io MDDR_DQS_TMATCH_0_IN -DIRECTION INPUT -pinname D10 -fixed no
set_io MDDR_DQS_TMATCH_0_OUT -DIRECTION OUTPUT -pinname G13 -fixed no
set_io MDDR_DQ\[0\] -DIRECTION INOUT -pinname D13 -fixed no
set_io MDDR_DQ\[1\] -DIRECTION INOUT -pinname E13 -fixed no
set_io MDDR_DQ\[2\] -DIRECTION INOUT -pinname D14 -fixed no
set_io MDDR_DQ\[3\] -DIRECTION INOUT -pinname D15 -fixed no
set_io MDDR_DQ\[4\] -DIRECTION INOUT -pinname A13 -fixed no
set_io MDDR_DQ\[5\] -DIRECTION INOUT -pinname A14 -fixed no
set_io MDDR_DQ\[6\] -DIRECTION INOUT -pinname B14 -fixed no
set_io MDDR_DQ\[7\] -DIRECTION INOUT -pinname G11 -fixed no
set_io MDDR_DQ\[8\] -DIRECTION INOUT -pinname B12 -fixed no
set_io MDDR_DQ\[9\] -DIRECTION INOUT -pinname B11 -fixed no
set_io MDDR_DQ\[10\] -DIRECTION INOUT -pinname E11 -fixed no
set_io MDDR_DQ\[11\] -DIRECTION INOUT -pinname E12 -fixed no
set_io MDDR_DQ\[12\] -DIRECTION INOUT -pinname D9 -fixed no
set_io MDDR_DQ\[13\] -DIRECTION INOUT -pinname E10 -fixed no
set_io MDDR_DQ\[14\] -DIRECTION INOUT -pinname B9 -fixed no
set_io MDDR_DQ\[15\] -DIRECTION INOUT -pinname A10 -fixed no
set_io MDDR_ODT -DIRECTION OUTPUT -pinname A3 -fixed no
set_io MDDR_RAS_N -DIRECTION OUTPUT -pinname A8 -fixed no
set_io MDDR_RESET_N -DIRECTION OUTPUT -pinname E8 -fixed no
set_io MDDR_WE_N -DIRECTION OUTPUT -pinname A9 -fixed no
set_io MMUART_0_RXD_F2M -DIRECTION INPUT -pinname D1 -fixed no
set_io MMUART_0_TXD_M2F -DIRECTION OUTPUT -pinname F1 -fixed no
set_io MMUART_1_RXD -DIRECTION INPUT -pinname D2 -fixed no
set_io MMUART_1_TXD -DIRECTION OUTPUT -pinname E1 -fixed no
set_io RCVR_EN -DIRECTION OUTPUT -pinname W1 -fixed no
set_io RTC_MATCH -DIRECTION OUTPUT -pinname H4 -fixed no
set_io SPI_0_CLK -DIRECTION INOUT -pinname U2 -fixed no
set_io SPI_0_DI -DIRECTION INPUT -pinname U1 -fixed no
set_io SPI_0_DO -DIRECTION OUTPUT -pinname P4 -fixed no
set_io SPI_0_SS0 -DIRECTION INOUT -pinname P5 -fixed no
set_io SPI_0_SS1 -DIRECTION OUTPUT -pinname M1 -fixed no
set_io SPI_1_CLK -DIRECTION INOUT -pinname N4 -fixed no
set_io SPI_1_DO_M2F -DIRECTION OUTPUT -pinname AA7 -fixed no
set_io SPI_1_SS0 -DIRECTION INOUT -pinname V7 -fixed no
set_io SPI_FLASH_IO2 -DIRECTION OUTPUT -pinname N7 -fixed no
set_io SPI_FLASH_IO3 -DIRECTION OUTPUT -pinname H21 -fixed no
set_io nRESET_OUT -DIRECTION OUTPUT -pinname Y1 -fixed no

#
# Core cell constraints
#

set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[3\] -fixed no 366 55
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[4\] -fixed no 583 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[12\] -fixed no 361 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[6\] -fixed no 553 172
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[0\] -fixed no 349 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_4_1 -fixed no 470 126
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[28\] -fixed no 512 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_2 -fixed no 493 105
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[19\] -fixed no 573 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[30\] -fixed no 502 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[158\] -fixed no 488 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_out_d\[3\] -fixed no 856 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[2\] -fixed no 556 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_tr3_0_a2_0_a2 -fixed no 398 117
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI0GQI\[14\] -fixed no 395 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[109\] -fixed no 432 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[27\] -fixed no 500 129
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[31\] -fixed no 532 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[11\] -fixed no 571 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_2 -fixed no 463 111
set_location CommsFPGA_top_0/q\[10\] -fixed no 646 166
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled_clk_base -fixed no 846 181
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[10\] -fixed no 466 139
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0\[1\] -fixed no 370 55
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa_1 -fixed no 869 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[3\] -fixed no 403 100
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[13\] -fixed no 482 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[2\] -fixed no 390 103
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[14\] -fixed no 539 169
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[11\] -fixed no 363 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[3\] -fixed no 610 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_2 -fixed no 608 168
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[5\] -fixed no 566 166
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[75\] -fixed no 551 142
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB -fixed no 25 194
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[15\] -fixed no 387 61
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_16 -fixed no 130 132
set_location CommsFPGA_top_0/ClkDivider_RNO\[0\] -fixed no 652 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_Transition -fixed no 434 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/almostemptyi_assert_1 -fixed no 596 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register0\[15\] -fixed no 513 166
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_2 -fixed no 425 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[16\] -fixed no 368 117
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[12\] -fixed no 511 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_0 -fixed no 481 105
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[18\] -fixed no 405 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[33\] -fixed no 604 169
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_I/o_8 -fixed no 497 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_4_1 -fixed no 604 168
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[49\] -fixed no 469 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[9\] -fixed no 539 160
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_0_RNIQMLO3 -fixed no 601 171
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[22\] -fixed no 572 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[0\] -fixed no 348 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 598 127
set_location ident_coreinst/IICE_INST/mdiclink_reg\[19\] -fixed no 489 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dout\[3\] -fixed no 451 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[14\] -fixed no 507 165
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[7\] -fixed no 514 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN.iint_reg_2\[6\] -fixed no 852 153
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[188\] -fixed no 485 130
set_location CommsFPGA_top_0/long_reset_cntr\[2\] -fixed no 647 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[14\] -fixed no 154 135
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_OUT_d\[0\] -fixed no 598 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[12\] -fixed no 513 168
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_0_RNIIVUK2 -fixed no 392 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[35\] -fixed no 559 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[2\] -fixed no 352 117
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr_8 -fixed no 380 57
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa -fixed no 867 171
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[12\] -fixed no 412 141
set_location ident_coreinst/IICE_INST/mdiclink_reg\[42\] -fixed no 588 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[21\] -fixed no 597 172
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[19\] -fixed no 530 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/phy_address\[4\] -fixed no 536 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[27\] -fixed no 500 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_7 -fixed no 377 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[26\] -fixed no 411 139
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[2\] -fixed no 482 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[1\] -fixed no 413 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[17\] -fixed no 571 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_0 -fixed no 610 168
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_4_1 -fixed no 454 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[177\] -fixed no 512 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[7\] -fixed no 549 169
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_4_1 -fixed no 388 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[6\] -fixed no 409 142
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[5\] -fixed no 872 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_21_0_o2 -fixed no 530 177
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[0\] -fixed no 508 163
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[220\] -fixed no 374 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[11\] -fixed no 517 168
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[2\] -fixed no 550 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[172\] -fixed no 479 136
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[0\] -fixed no 866 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[17\] -fixed no 149 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_4_1 -fixed no 450 111
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[4\] -fixed no 873 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[18\] -fixed no 145 136
set_location ident_coreinst/IICE_INST/mdiclink_reg\[52\] -fixed no 496 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[4\] -fixed no 458 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[55\] -fixed no 471 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/int_reg_clr -fixed no 864 151
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[0\] -fixed no 360 55
set_location CommsFPGA_top_0/q\[14\] -fixed no 650 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_4_i_o2_2\[0\] -fixed no 409 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_0/o_10 -fixed no 443 114
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0_a2_0 -fixed no 865 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_4_1_1 -fixed no 612 168
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[21\] -fixed no 551 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_I/o_10 -fixed no 502 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[10\] -fixed no 526 165
set_location CommsFPGA_top_0/q\[1\] -fixed no 637 166
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[12\] -fixed no 520 165
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[6\] -fixed no 556 124
set_location CommsFPGA_top_0/RESET_i_0 -fixed no 857 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_srsts\[0\] -fixed no 397 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_0 -fixed no 487 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_2 -fixed no 432 114
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[16\] -fixed no 868 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[2\] -fixed no 532 159
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_0 -fixed no 498 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address_313 -fixed no 533 165
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs13_0_a2 -fixed no 532 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/field_cntr\[1\] -fixed no 566 115
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[10\] -fixed no 362 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[1\] -fixed no 452 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[54\] -fixed no 479 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[8\] -fixed no 417 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_4_1 -fixed no 597 171
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[7\] -fixed no 546 166
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_0_RNI2LKD2 -fixed no 442 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg\[6\] -fixed no 857 154
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[7\] -fixed no 428 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_0 -fixed no 456 102
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[7\] -fixed no 413 141
set_location CommsFPGA_top_0/q\[4\] -fixed no 640 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.apb3_addr_0_a2 -fixed no 868 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[1\] -fixed no 572 166
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[10\] -fixed no 499 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr_RNO\[0\] -fixed no 390 105
set_location m2s010_som_sb_0/CORECONFIGP_0/control_reg_1\[1\] -fixed no 873 172
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[29\] -fixed no 529 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[82\] -fixed no 543 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[23\] -fixed no 369 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[125\] -fixed no 426 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[4\] -fixed no 357 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[8\] -fixed no 527 169
set_location ident_coreinst/IICE_INST/mdiclink_reg\[66\] -fixed no 500 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[47\] -fixed no 430 190
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[15\] -fixed no 512 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_0\[1\] -fixed no 857 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[3\] -fixed no 554 160
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[17\] -fixed no 447 127
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/un1_b3_ORb9_1_or_0_a2_0 -fixed no 558 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 589 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_0_RNI6DU73 -fixed no 444 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_22_0 -fixed no 521 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[3\] -fixed no 544 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[60\] -fixed no 428 187
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[15\] -fixed no 494 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIUTA11 -fixed no 525 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[5\] -fixed no 405 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NO_CLK_DETECT_PROC.un5_manches_in_dly_10 -fixed no 419 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_0_RNI5D6T2 -fixed no 476 114
set_location CommsFPGA_top_0/long_reset_cntr\[3\] -fixed no 644 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_0 -fixed no 453 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[1\] -fixed no 426 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_i_a2\[4\] -fixed no 535 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[15\] -fixed no 365 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_0_RNIE0AI2 -fixed no 483 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[14\] -fixed no 506 168
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[40\] -fixed no 563 189
set_location ident_coreinst/IICE_INST/mdiclink_reg\[26\] -fixed no 445 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[15\] -fixed no 563 139
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[15\] -fixed no 454 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[3\] -fixed no 538 160
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[4\] -fixed no 516 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[3\] -fixed no 852 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_4_1 -fixed no 618 168
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[2\] -fixed no 365 55
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_11 -fixed no 522 159
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_0_RNIMO2I2 -fixed no 421 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/mdio_output_enable_325 -fixed no 520 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/re_pulse -fixed no 584 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d\[1\] -fixed no 411 127
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[5\] -fixed no 523 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/aempty_r_RNO -fixed no 588 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[78\] -fixed no 544 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[5\] -fixed no 547 178
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dout4 -fixed no 468 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[13\] -fixed no 425 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[6\] -fixed no 547 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN.iint_reg_2\[2\] -fixed no 844 150
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[9\] -fixed no 875 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[18\] -fixed no 431 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[7\] -fixed no 401 115
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNINOKG -fixed no 853 177
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[202\] -fixed no 423 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[21\] -fixed no 404 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_I/o -fixed no 503 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM\[4\] -fixed no 428 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_4_1 -fixed no 430 123
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_RNI09N31\[12\] -fixed no 861 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_am\[2\] -fixed no 841 153
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[4\] -fixed no 521 141
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[2\] -fixed no 864 175
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[14\] -fixed no 529 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[13\] -fixed no 509 169
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_4_1 -fixed no 477 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1\[1\] -fixed no 559 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_4_1_1 -fixed no 564 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[10\] -fixed no 574 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_0 -fixed no 617 168
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_a/o_8 -fixed no 483 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[21\] -fixed no 507 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[2\] -fixed no 555 163
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[25\] -fixed no 511 129
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[18\] -fixed no 550 135
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[3\] -fixed no 553 124
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[14\] -fixed no 863 175
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[9\] -fixed no 537 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[0\] -fixed no 427 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[15\] -fixed no 415 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_4_1 -fixed no 375 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[5\] -fixed no 393 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[8\] -fixed no 434 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[7\] -fixed no 532 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_0 -fixed no 445 111
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[59\] -fixed no 493 136
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[61\] -fixed no 482 136
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[29\] -fixed no 501 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m50_ns -fixed no 384 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[23\] -fixed no 369 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[49\] -fixed no 554 127
set_location CommsFPGA_top_0/RESET_DELAY_PROC.un2_long_reset_cntr_4 -fixed no 644 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_0 -fixed no 588 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[204\] -fixed no 430 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[2\] -fixed no 411 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[233\] -fixed no 437 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_0 -fixed no 483 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_0_0_0_a2\[3\] -fixed no 388 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_RNO\[0\] -fixed no 585 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_i_RNI93FE\[5\] -fixed no 554 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns\[7\] -fixed no 522 171
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[59\] -fixed no 431 186
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/EPT2.op_le.op_le.un3_emptyilto7_4 -fixed no 591 126
set_location CommsFPGA_top_0/idle_line_s\[1\] -fixed no 446 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d\[1\] -fixed no 645 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 592 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[9\] -fixed no 436 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[32\] -fixed no 584 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[7\] -fixed no 127 133
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[29\] -fixed no 507 135
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[2\] -fixed no 470 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_8/o_8 -fixed no 609 165
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_0 -fixed no 499 111
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[13\] -fixed no 430 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_4_1 -fixed no 445 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[0\] -fixed no 533 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[159\] -fixed no 487 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un9_apb3_addr_0_a2 -fixed no 874 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/SAMPLE_CLK1X_EN_PROC.isampler_clk1x_en_1_0_a2 -fixed no 377 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/i_Jabber_detect -fixed no 389 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_CENTER_SAMPLE_PROC.un18_irx_center_sample_0_a2 -fixed no 386 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_4_1 -fixed no 468 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_o2_1\[0\] -fixed no 530 174
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[11\] -fixed no 522 168
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[4\] -fixed no 551 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_4_1 -fixed no 494 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[14\] -fixed no 414 100
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[1\] -fixed no 584 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[10\] -fixed no 535 169
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[15\] -fixed no 513 165
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_2 -fixed no 458 102
set_location CommsFPGA_CCC_0/GL1_INST/U0_RGB1 -fixed no 662 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[5\] -fixed no 405 100
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNIS07T\[0\] -fixed no 361 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[62\] -fixed no 562 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[198\] -fixed no 447 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[14\] -fixed no 451 139
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[0\] -fixed no 468 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/rs_pkt_reg_RNION9F -fixed no 557 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[20\] -fixed no 364 118
set_location CommsFPGA_top_0/long_reset_cntr_3\[4\] -fixed no 645 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[6\] -fixed no 432 106
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[15\] -fixed no 155 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[78\] -fixed no 421 187
set_location m2s010_som_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa_s -fixed no 861 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[7\] -fixed no 570 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[5\] -fixed no 536 163
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dst_req -fixed no 473 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_0_RNI6B8V2 -fixed no 609 171
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_3 -fixed no 523 165
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[20\] -fixed no 399 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_4_1 -fixed no 555 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[7\] -fixed no 495 163
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[8\] -fixed no 865 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_nss_i\[0\] -fixed no 415 105
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_0\[0\] -fixed no 368 55
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_out_d\[1\] -fixed no 860 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_8\[13\] -fixed no 514 168
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out_RNI6DRN -fixed no 362 57
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_clr_sync\[1\] -fixed no 854 148
set_location ident_coreinst/IICE_INST/mdiclink_reg\[76\] -fixed no 451 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[241\] -fixed no 474 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[7\] -fixed no 460 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[53\] -fixed no 421 190
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[25\] -fixed no 414 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[28\] -fixed no 605 172
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[42\] -fixed no 576 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_16 -fixed no 374 120
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[0\] -fixed no 521 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[9\] -fixed no 499 163
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[11\] -fixed no 873 181
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_1 -fixed no 397 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[4\] -fixed no 562 157
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[62\] -fixed no 420 135
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3 -fixed no 858 177
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[10\] -fixed no 551 129
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[13\] -fixed no 844 184
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[5\] -fixed no 522 157
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_0_RNISGG02 -fixed no 446 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[231\] -fixed no 435 127
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[6\] -fixed no 544 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[7\] -fixed no 396 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_4_1 -fixed no 603 165
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[206\] -fixed no 426 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[189\] -fixed no 491 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[5\] -fixed no 593 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_RNO\[3\] -fixed no 536 156
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[15\] -fixed no 594 115
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[4\] -fixed no 853 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[57\] -fixed no 465 103
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[11\] -fixed no 523 172
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI3EOV\[15\] -fixed no 379 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_9/o_9 -fixed no 455 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[1\] -fixed no 543 157
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg\[4\] -fixed no 844 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_0 -fixed no 468 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[6\] -fixed no 603 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_4_1_1 -fixed no 484 126
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[73\] -fixed no 395 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[7\] -fixed no 460 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[126\] -fixed no 422 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_4_1 -fixed no 494 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[4\] -fixed no 855 154
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_voSc3_gmasbb -fixed no 472 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[4\] -fixed no 852 154
set_location CommsFPGA_top_0/long_reset_cntr\[1\] -fixed no 646 151
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[18\] -fixed no 570 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[1\] -fixed no 858 154
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[29\] -fixed no 534 135
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr_8 -fixed no 368 57
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[10\] -fixed no 494 169
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[6\] -fixed no 414 142
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[1\] -fixed no 545 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[2\] -fixed no 544 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_a2_0_0_a2_4\[2\] -fixed no 407 105
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[13\] -fixed no 430 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_4_1_1 -fixed no 485 138
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[3\] -fixed no 450 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[5\] -fixed no 455 138
set_location ident_coreinst/IICE_INST/mdiclink_reg\[49\] -fixed no 469 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[1\] -fixed no 516 157
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_13 -fixed no 509 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[1\] -fixed no 584 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[210\] -fixed no 386 127
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[5\] -fixed no 550 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_o2\[5\] -fixed no 536 177
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[26\] -fixed no 604 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[0\] -fixed no 853 150
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[24\] -fixed no 534 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[29\] -fixed no 586 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[12\] -fixed no 559 172
set_location m2s010_som_sb_0/CORECONFIGP_0/un6_int_psel_1 -fixed no 875 171
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[4\] -fixed no 419 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[7\] -fixed no 548 166
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[13\] -fixed no 592 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_2 -fixed no 472 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[99\] -fixed no 473 118
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[0\] -fixed no 352 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[237\] -fixed no 494 124
set_location ident_coreinst/IICE_INST/mdiclink_reg\[68\] -fixed no 481 103
set_location ident_coreinst/IICE_INST/mdiclink_reg\[59\] -fixed no 490 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_4_1_1 -fixed no 602 168
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[10\] -fixed no 442 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[7\] -fixed no 523 168
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[23\] -fixed no 405 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_0_RNI420J3 -fixed no 592 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.iMII_MUX_control_en_1 -fixed no 868 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_4_1 -fixed no 475 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[22\] -fixed no 383 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[7\] -fixed no 547 169
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[1\] -fixed no 550 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[13\] -fixed no 389 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_0 -fixed no 486 105
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[25\] -fixed no 409 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[5\] -fixed no 538 162
set_location ident_coreinst/IICE_INST/mdiclink_reg\[36\] -fixed no 623 169
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[4\] -fixed no 556 160
set_location CommsFPGA_top_0/long_reset_set -fixed no 868 148
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[13\] -fixed no 866 181
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_1 -fixed no 535 156
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[1\] -fixed no 580 115
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_OUT_d\[1\] -fixed no 591 112
set_location ident_coreinst/IICE_INST/mdiclink_reg\[28\] -fixed no 444 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_0_RNI54FR1 -fixed no 478 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[66\] -fixed no 563 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[5\] -fixed no 431 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[141\] -fixed no 448 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_2 -fixed no 590 171
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[1\] -fixed no 364 55
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[0\] -fixed no 537 160
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[9\] -fixed no 494 163
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[131\] -fixed no 424 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[3\] -fixed no 508 157
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[6\] -fixed no 539 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[52\] -fixed no 498 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[115\] -fixed no 453 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[13\] -fixed no 439 106
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[16\] -fixed no 868 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[0\] -fixed no 573 166
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[1\] -fixed no 550 163
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM\[2\] -fixed no 361 115
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[38\] -fixed no 591 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[5\] -fixed no 581 130
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[4\] -fixed no 835 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[4\] -fixed no 567 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un5_apb3_addr_0_a2 -fixed no 863 147
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[17\] -fixed no 549 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[7\] -fixed no 875 154
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr4 -fixed no 473 138
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[1\] -fixed no 525 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/Q\[1\] -fixed no 594 147
set_location m2s010_som_sb_0/CORERESETP_0/INIT_DONE_int -fixed no 857 178
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[27\] -fixed no 585 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[12\] -fixed no 412 100
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[1\] -fixed no 863 181
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[6\] -fixed no 527 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_0 -fixed no 609 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_4_1 -fixed no 456 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[5\] -fixed no 558 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[3\] -fixed no 840 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_4_1_1 -fixed no 469 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[4\] -fixed no 599 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/reset_all_pkt_cntrs_0_sqmuxa_i_0 -fixed no 862 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNITMH9\[2\] -fixed no 563 117
set_location CommsFPGA_top_0/long_reset -fixed no 636 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[167\] -fixed no 471 130
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[2\] -fixed no 833 184
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNO_2 -fixed no 873 153
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr4 -fixed no 478 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[7\] -fixed no 582 124
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[3\] -fixed no 352 115
set_location ident_coreinst/IICE_INST/mdiclink_reg\[13\] -fixed no 470 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_0_0_0_a2\[0\] -fixed no 404 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNI3KBM1\[1\] -fixed no 560 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_4_1_1 -fixed no 378 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[83\] -fixed no 501 103
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[40\] -fixed no 610 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[162\] -fixed no 470 127
set_location m2s010_som_sb_0/CORECONFIGP_0/un20_int_psel -fixed no 871 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_0 -fixed no 464 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[7\] -fixed no 433 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[0\] -fixed no 514 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_srsts\[2\] -fixed no 385 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[1\] -fixed no 522 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_12 -fixed no 524 159
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[3\] -fixed no 855 181
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[8\] -fixed no 504 136
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[8\] -fixed no 429 129
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out_RNI4L1P -fixed no 390 60
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_0 -fixed no 471 129
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[9\] -fixed no 372 55
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[77\] -fixed no 378 124
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/reset_all_pkt_cntrs -fixed no 828 151
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[6\] -fixed no 863 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[11\] -fixed no 129 133
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[2\] -fixed no 841 151
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNI5BMS\[15\] -fixed no 392 159
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_bm\[5\] -fixed no 872 153
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_0_RNI0FP52 -fixed no 460 111
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[66\] -fixed no 563 136
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[3\] -fixed no 852 175
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[9\] -fixed no 869 177
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[12\] -fixed no 452 139
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[10\] -fixed no 417 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_i_a4\[2\] -fixed no 577 126
set_location CommsFPGA_top_0/q\[16\] -fixed no 652 166
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[10\] -fixed no 875 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_RNI03QS\[2\] -fixed no 399 105
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[7\] -fixed no 874 181
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[23\] -fixed no 510 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[65\] -fixed no 499 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_edge_detect -fixed no 840 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[8\] -fixed no 354 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[71\] -fixed no 557 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RDATA_r\[0\] -fixed no 588 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[14\] -fixed no 528 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/aempty_r_RNO_0 -fixed no 590 126
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_9 -fixed no 849 183
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[14\] -fixed no 493 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_4_1_1 -fixed no 468 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[1\] -fixed no 565 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_4_1 -fixed no 452 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[9\] -fixed no 356 117
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_a2_0_0 -fixed no 551 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_0/o_8 -fixed no 444 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/i_rx_packet_end_all -fixed no 398 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_4_1 -fixed no 448 117
set_location CommsFPGA_top_0/q\[11\] -fixed no 647 166
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[5\] -fixed no 559 163
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[5\] -fixed no 552 166
set_location m2s010_som_sb_0/CORECONFIGP_0/state_ns_0\[1\] -fixed no 854 171
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[4\] -fixed no 563 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.un16_jam_cntr_0_a3_1 -fixed no 572 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[64\] -fixed no 492 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[7\] -fixed no 551 169
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[6\] -fixed no 864 177
set_location ident_coreinst/IICE_INST/mdiclink_reg\[78\] -fixed no 449 121
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[19\] -fixed no 526 141
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[0\] -fixed no 867 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[3\] -fixed no 844 154
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_m2_1_1 -fixed no 521 165
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[107\] -fixed no 475 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[199\] -fixed no 446 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[25\] -fixed no 569 139
set_location m2s010_som_sb_0/CORECONFIGP_0/un8_int_psel -fixed no 869 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[102\] -fixed no 464 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[11\] -fixed no 497 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[6\] -fixed no 595 130
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_clk_base -fixed no 861 181
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[87\] -fixed no 550 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[0\] -fixed no 531 178
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[5\] -fixed no 865 175
set_location m2s010_som_sb_0/CORECONFIGP_0/psel_RNI30HQ1 -fixed no 860 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un3_temp_empty_int_2_0 -fixed no 592 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_0 -fixed no 449 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[81\] -fixed no 423 186
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[3\] -fixed no 379 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[79\] -fixed no 429 186
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_i_RNIOI8C\[5\] -fixed no 414 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[5\] -fixed no 414 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[39\] -fixed no 586 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[238\] -fixed no 493 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[43\] -fixed no 553 190
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[10\] -fixed no 519 169
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[2\] -fixed no 562 163
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[9\] -fixed no 498 163
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[13\] -fixed no 869 180
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[22\] -fixed no 509 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[51\] -fixed no 499 124
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[12\] -fixed no 544 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_am\[1\] -fixed no 862 153
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[22\] -fixed no 537 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_0 -fixed no 558 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[1\] -fixed no 406 142
set_location m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0_1 -fixed no 853 171
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m7_i_1 -fixed no 857 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[69\] -fixed no 549 142
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0 -fixed no 870 181
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[0\] -fixed no 867 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_0_RNIABFD3 -fixed no 616 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[0\] -fixed no 400 100
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/int_mask_reg_en -fixed no 871 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_xoU0_WMrtX_0_sqmuxa_1_0_a3 -fixed no 460 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_4_1 -fixed no 605 165
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[13\] -fixed no 385 61
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[1\] -fixed no 832 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_4_1 -fixed no 607 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_am\[3\] -fixed no 840 153
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[0\] -fixed no 523 139
set_location m2s010_som_sb_0/CORECONFIGP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_a3 -fixed no 855 171
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[62\] -fixed no 443 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[3\] -fixed no 587 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[116\] -fixed no 455 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[2\] -fixed no 446 136
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[15\] -fixed no 494 142
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_RNO -fixed no 366 114
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[3\] -fixed no 528 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[4\] -fixed no 460 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[7\] -fixed no 615 166
set_location ident_coreinst/IICE_INST/mdiclink_reg\[38\] -fixed no 588 169
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[7\] -fixed no 586 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[10\] -fixed no 536 169
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[49\] -fixed no 577 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[15\] -fixed no 554 172
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[22\] -fixed no 548 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_21_0_a4_0 -fixed no 532 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[4\] -fixed no 404 100
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold_RNIU83S\[0\] -fixed no 370 114
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_10_RNI8GKP -fixed no 368 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_0 -fixed no 464 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[175\] -fixed no 478 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[8\] -fixed no 492 166
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[0\] -fixed no 461 130
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_OUT_d\[2\] -fixed no 595 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[7\] -fixed no 496 163
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count\[0\] -fixed no 531 157
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[2\] -fixed no 123 132
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_4_1 -fixed no 512 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[6\] -fixed no 456 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[15\] -fixed no 515 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[4\] -fixed no 392 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/clk1x_enable -fixed no 413 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[6\] -fixed no 577 123
set_location CommsFPGA_top_0/q\[5\] -fixed no 641 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 597 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[85\] -fixed no 549 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[18\] -fixed no 145 135
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[3\] -fixed no 857 180
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[34\] -fixed no 562 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_clr_sync\[0\] -fixed no 848 151
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[2\] -fixed no 581 115
set_location ident_coreinst/IICE_INST/mdiclink_reg\[15\] -fixed no 469 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_11 -fixed no 374 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dout\[0\] -fixed no 452 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23\[3\] -fixed no 538 159
set_location ident_coreinst/IICE_INST/mdiclink_reg\[17\] -fixed no 473 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[0\] -fixed no 126 133
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_en_d1_r -fixed no 599 165
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[8\] -fixed no 531 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_ns_a3_0_a2\[0\] -fixed no 428 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_1_RNIE8141 -fixed no 534 156
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[8\] -fixed no 546 163
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core -fixed no 838 181
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[50\] -fixed no 425 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[20\] -fixed no 485 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[14\] -fixed no 509 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_RNO\[2\] -fixed no 579 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[4\] -fixed no 533 175
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[4\] -fixed no 461 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[37\] -fixed no 582 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[15\] -fixed no 605 166
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[3\] -fixed no 355 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_4_1_1 -fixed no 429 117
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[11\] -fixed no 500 142
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_7 -fixed no 520 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[0\] -fixed no 514 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[19\] -fixed no 144 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[3\] -fixed no 559 160
set_location m2s010_som_sb_0/CORECONFIGP_0/int_sel_1_sqmuxa_1 -fixed no 873 171
set_location ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2_0_a2_0 -fixed no 848 9
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/MANCHESTER_OUT -fixed no 589 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_4_1_1 -fixed no 498 111
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[26\] -fixed no 503 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_2 -fixed no 422 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[67\] -fixed no 563 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[1\] -fixed no 422 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[0\] -fixed no 451 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[14\] -fixed no 606 166
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNO_1 -fixed no 871 150
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr -fixed no 362 54
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_i\[4\] -fixed no 578 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[9\] -fixed no 421 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[2\] -fixed no 532 160
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_9 -fixed no 350 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_2 -fixed no 447 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_9/o_11 -fixed no 385 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[223\] -fixed no 377 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[144\] -fixed no 453 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_0_RNIC2UT1 -fixed no 472 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[8\] -fixed no 519 166
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_2 -fixed no 473 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[1\] -fixed no 515 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/Jabber_detect_int_clr -fixed no 850 150
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[3\] -fixed no 852 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[6\] -fixed no 619 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/Q\[3\] -fixed no 597 147
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[16\] -fixed no 453 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[134\] -fixed no 420 121
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr_10 -fixed no 375 162
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[11\] -fixed no 383 160
set_location ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy4_0_a2_0_2_0 -fixed no 550 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[10\] -fixed no 543 169
set_location m2s010_som_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base -fixed no 852 177
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[47\] -fixed no 584 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[28\] -fixed no 583 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[5\] -fixed no 606 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/un1_b12_uRrc2XfY_rbN10_i -fixed no 544 123
set_location m2s010_som_sb_0/CORERESETP_0/mss_ready_state -fixed no 852 178
set_location CommsFPGA_top_0/q\[22\] -fixed no 658 166
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_4_1 -fixed no 602 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_am\[0\] -fixed no 846 153
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_15_0 -fixed no 535 174
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNO -fixed no 860 153
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_109 -fixed no 852 171
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count_or\[15\] -fixed no 597 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_2 -fixed no 608 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[43\] -fixed no 601 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.RX_byte_valid_6_0_0_0 -fixed no 397 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_4_1 -fixed no 480 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[2\] -fixed no 579 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[6\] -fixed no 562 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[67\] -fixed no 484 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[4\] -fixed no 531 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[5\] -fixed no 141 132
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[5\] -fixed no 357 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m17_0_o2 -fixed no 557 117
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[9\] -fixed no 867 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/i_start_bit_maskc -fixed no 423 105
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[68\] -fixed no 513 130
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[9\] -fixed no 550 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_2 -fixed no 455 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[11\] -fixed no 524 168
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[3\] -fixed no 549 129
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0\[1\] -fixed no 369 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_4_1 -fixed no 483 138
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[1\] -fixed no 543 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[35\] -fixed no 587 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.TX_Enable_7_0_i_o2 -fixed no 567 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[50\] -fixed no 431 190
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[11\] -fixed no 499 166
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[12\] -fixed no 446 139
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2_0_0 -fixed no 537 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN.iint_reg_2\[1\] -fixed no 853 147
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[8\] -fixed no 866 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.bit_cntr_9_i_0_a2_1\[2\] -fixed no 386 102
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[24\] -fixed no 536 135
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0\[1\] -fixed no 378 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_2 -fixed no 560 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[221\] -fixed no 375 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[12\] -fixed no 437 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly_RNO\[0\] -fixed no 405 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[10\] -fixed no 534 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[21\] -fixed no 150 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[2\] -fixed no 527 166
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[0\] -fixed no 540 166
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[65\] -fixed no 561 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[1\] -fixed no 540 163
set_location ident_coreinst/IICE_INST/mdiclink_reg\[43\] -fixed no 609 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[3\] -fixed no 583 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[2\] -fixed no 457 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[5\] -fixed no 575 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[14\] -fixed no 518 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[11\] -fixed no 420 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NO_CLK_DETECT_PROC.un5_manches_in_dly_9_RNI9AE71 -fixed no 396 99
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[17\] -fixed no 406 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_4_1 -fixed no 480 105
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[5\] -fixed no 871 175
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset_8_0_o2 -fixed no 523 174
set_location CommsFPGA_top_0/q\[3\] -fixed no 639 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[2\] -fixed no 397 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_4_1_1 -fixed no 468 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[26\] -fixed no 412 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[6\] -fixed no 355 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[7\] -fixed no 416 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 589 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[12\] -fixed no 361 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[51\] -fixed no 569 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[157\] -fixed no 487 136
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[6\] -fixed no 456 129
set_location ident_coreinst/IICE_INST/mdiclink_reg\[53\] -fixed no 441 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[11\] -fixed no 559 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 596 129
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[3\] -fixed no 868 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[10\] -fixed no 427 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts_RNO\[0\] -fixed no 553 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[20\] -fixed no 593 172
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[45\] -fixed no 587 142
set_location CommsFPGA_top_0/long_reset_cntr\[5\] -fixed no 647 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_clr_sync\[0\] -fixed no 845 151
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[8\] -fixed no 873 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[5\] -fixed no 417 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[12\] -fixed no 559 169
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[12\] -fixed no 433 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un11_led_red_8 -fixed no 655 168
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[152\] -fixed no 489 139
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/force_collision_d\[1\] -fixed no 599 115
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[18\] -fixed no 550 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NO_CLK_DETECT_PROC.un5_manches_in_dly_11 -fixed no 398 99
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_2 -fixed no 444 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[58\] -fixed no 461 103
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[10\] -fixed no 535 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[6\] -fixed no 120 132
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[44\] -fixed no 561 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_4_1_1 -fixed no 610 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[176\] -fixed no 474 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[1\] -fixed no 603 136
set_location CommsFPGA_top_0/q\[7\] -fixed no 643 166
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[13\] -fixed no 529 169
set_location ident_coreinst/IICE_INST/mdiclink_reg\[64\] -fixed no 450 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_srsts\[1\] -fixed no 390 117
set_location m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q2 -fixed no 859 181
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[8\] -fixed no 464 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[62\] -fixed no 502 112
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_IN_d\[1\] -fixed no 597 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[14\] -fixed no 495 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a4\[3\] -fixed no 852 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[227\] -fixed no 424 121
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[74\] -fixed no 384 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[1\] -fixed no 453 136
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[38\] -fixed no 554 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[0\] -fixed no 577 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[12\] -fixed no 516 139
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNO_0 -fixed no 870 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE\[4\] -fixed no 554 118
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[8\] -fixed no 839 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_4_1_1 -fixed no 450 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[4\] -fixed no 533 160
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_2 -fixed no 613 165
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[0\] -fixed no 475 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[8\] -fixed no 547 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[15\] -fixed no 155 136
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr_10 -fixed no 388 60
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[7\] -fixed no 356 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_10 -fixed no 370 117
set_location ident_coreinst/IICE_INST/mdiclink_reg\[24\] -fixed no 441 115
set_location CFG0_GND_INST -fixed no 588 168
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[8\] -fixed no 357 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b15_vABZ3qsY_ub3Rme -fixed no 541 127
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNIUURN\[0\] -fixed no 373 162
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[5\] -fixed no 554 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_14 -fixed no 362 117
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[28\] -fixed no 537 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[12\] -fixed no 552 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[12\] -fixed no 400 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_4_1_1 -fixed no 483 105
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[12\] -fixed no 528 138
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[50\] -fixed no 431 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[1\] -fixed no 584 124
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0\[0\] -fixed no 376 160
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[187\] -fixed no 490 139
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[22\] -fixed no 548 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[0\] -fixed no 542 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[8\] -fixed no 522 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d\[1\] -fixed no 423 115
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[3\] -fixed no 541 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[12\] -fixed no 558 169
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[9\] -fixed no 506 165
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[8\] -fixed no 502 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[0\] -fixed no 424 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[5\] -fixed no 526 160
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[182\] -fixed no 494 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un1_MAC_MII_RX_DV_1\[0\] -fixed no 870 165
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_0_RNIPUJT2 -fixed no 623 165
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[93\] -fixed no 478 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[56\] -fixed no 468 121
set_location CommsFPGA_top_0/long_reset_cntr\[4\] -fixed no 645 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_4_1_1 -fixed no 481 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m13_i_1 -fixed no 555 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[121\] -fixed no 454 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_0 -fixed no 473 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[79\] -fixed no 493 103
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[1\] -fixed no 537 163
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[5\] -fixed no 523 142
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/TX_collision_detect_1 -fixed no 593 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[14\] -fixed no 548 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_4_1 -fixed no 487 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[0\] -fixed no 388 103
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[3\] -fixed no 860 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_9 -fixed no 379 117
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_rcosc -fixed no 831 184
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[3\] -fixed no 449 135
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[0\] -fixed no 522 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_i_0_o2\[2\] -fixed no 396 105
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC.un5_apb3_rst_rs -fixed no 872 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_0_RNI4UO03 -fixed no 457 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[17\] -fixed no 602 166
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr\[0\] -fixed no 479 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[35\] -fixed no 612 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[4\] -fixed no 604 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[68\] -fixed no 561 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[9\] -fixed no 518 169
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_0 -fixed no 474 135
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[11\] -fixed no 360 115
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[15\] -fixed no 547 135
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[35\] -fixed no 620 166
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[8\] -fixed no 873 184
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_out -fixed no 393 61
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[12\] -fixed no 874 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[2\] -fixed no 608 130
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un3_debounce_in_0_a2 -fixed no 389 159
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_out_d\[0\] -fixed no 864 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_4_1_1 -fixed no 452 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM\[2\] -fixed no 421 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[4\] -fixed no 551 177
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_0 -fixed no 387 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[5\] -fixed no 462 129
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m5_e_0 -fixed no 865 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[34\] -fixed no 603 169
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_1\[3\] -fixed no 531 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un2_rx_center_sample_0_a2 -fixed no 400 105
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[21\] -fixed no 401 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1\[2\] -fixed no 565 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_srsts\[0\] -fixed no 388 117
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[0\] -fixed no 830 184
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[38\] -fixed no 582 142
set_location CommsFPGA_top_0/long_reset_cntr\[0\] -fixed no 642 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[5\] -fixed no 536 162
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[8\] -fixed no 439 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_4_1_1 -fixed no 389 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[3\] -fixed no 604 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_1_RNO -fixed no 399 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/phy_address\[3\] -fixed no 531 175
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[21\] -fixed no 397 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_0_RNIKHFV2 -fixed no 457 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[4\] -fixed no 508 139
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr\[3\] -fixed no 478 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_4_1 -fixed no 480 135
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[2\] -fixed no 554 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1_r\[0\] -fixed no 566 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[235\] -fixed no 455 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns\[5\] -fixed no 449 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[15\] -fixed no 427 127
set_location m2s010_som_sb_0/CORECONFIGP_0/psel -fixed no 858 172
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_8 -fixed no 348 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg -fixed no 516 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly\[1\] -fixed no 404 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[3\] -fixed no 519 163
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[18\] -fixed no 398 136
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_ns_a3_0_a2\[0\] -fixed no 363 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM\[1\] -fixed no 576 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[68\] -fixed no 548 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clock_adjust -fixed no 436 121
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[9\] -fixed no 361 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[4\] -fixed no 462 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[5\] -fixed no 373 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[20\] -fixed no 505 130
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_q1 -fixed no 845 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_0_RNIG31M2 -fixed no 479 135
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[1\] -fixed no 406 141
set_location ident_coreinst/IICE_INST/mdiclink_reg\[45\] -fixed no 625 166
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[8\] -fixed no 613 166
set_location ident_coreinst/IICE_INST/mdiclink_reg\[47\] -fixed no 570 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[2\] -fixed no 841 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[14\] -fixed no 426 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[63\] -fixed no 562 135
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[4\] -fixed no 455 136
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[3\] -fixed no 522 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[5\] -fixed no 600 127
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5 -fixed no 441 108
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[213\] -fixed no 387 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[0\] -fixed no 545 169
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_4_1 -fixed no 600 171
set_location CommsFPGA_top_0/long_reset_cntr_3\[2\] -fixed no 647 150
set_location m2s010_som_sb_0/CORECONFIGP_0/un1_fic_2_apb_m_psel -fixed no 875 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12\[0\] -fixed no 561 117
set_location ident_coreinst/IICE_INST/mdiclink_reg\[74\] -fixed no 421 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[48\] -fixed no 581 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_ns\[1\] -fixed no 874 153
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNIV0ML\[0\] -fixed no 870 147
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr_0_sqmuxa_i_x2 -fixed no 399 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[1\] -fixed no 542 163
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/m21_1 -fixed no 524 162
set_location ident_coreinst/IICE_INST/mdiclink_reg\[55\] -fixed no 558 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[9\] -fixed no 513 139
set_location ident_coreinst/IICE_INST/mdiclink_reg\[57\] -fixed no 445 103
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[0\] -fixed no 348 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[56\] -fixed no 560 142
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[10\] -fixed no 490 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[11\] -fixed no 526 169
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[12\] -fixed no 599 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[3\] -fixed no 611 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[61\] -fixed no 493 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[19\] -fixed no 504 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[3\] -fixed no 128 132
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[3\] -fixed no 583 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[5\] -fixed no 509 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_4_1 -fixed no 448 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[11\] -fixed no 411 100
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_2 -fixed no 380 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[8\] -fixed no 552 139
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[19\] -fixed no 408 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[0\] -fixed no 412 127
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv_RNO\[0\] -fixed no 493 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[1\] -fixed no 508 160
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_21_0_a4 -fixed no 519 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[5\] -fixed no 406 118
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[13\] -fixed no 869 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_0_RNINSQR3 -fixed no 471 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[2\] -fixed no 547 139
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[41\] -fixed no 611 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[9\] -fixed no 546 160
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[3\] -fixed no 375 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[7\] -fixed no 860 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[165\] -fixed no 468 130
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[3\] -fixed no 429 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d\[0\] -fixed no 646 148
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[7\] -fixed no 536 138
set_location m2s010_som_sb_0/CORECONFIGP_0/MDDR_PENABLE_0 -fixed no 853 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[11\] -fixed no 350 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[10\] -fixed no 514 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[4\] -fixed no 517 157
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[7\] -fixed no 548 129
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[29\] -fixed no 507 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_out_d\[2\] -fixed no 873 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_2 -fixed no 492 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[200\] -fixed no 424 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[40\] -fixed no 563 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_4_1_1 -fixed no 497 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[11\] -fixed no 560 166
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[10\] -fixed no 539 139
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[76\] -fixed no 380 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[228\] -fixed no 447 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[3\] -fixed no 588 127
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_ibScJX_ab_0_a2_0_0_0 -fixed no 549 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[0\] -fixed no 428 142
set_location ident_coreinst/IICE_INST/mdiclink_reg\[9\] -fixed no 481 136
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_a2_0_3 -fixed no 544 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[7\] -fixed no 438 142
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[23\] -fixed no 535 138
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1 -fixed no 218 192
set_location CommsFPGA_top_0/long_reset_cntr_3\[1\] -fixed no 646 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[211\] -fixed no 386 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[37\] -fixed no 560 189
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[32\] -fixed no 564 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns\[1\] -fixed no 556 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[4\] -fixed no 591 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_0 -fixed no 496 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[14\] -fixed no 546 172
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[31\] -fixed no 497 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b15_vABZ3qsY_ub3Rme3 -fixed no 535 126
set_location CommsFPGA_top_0/idle_line_s_r\[0\] -fixed no 444 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_2 -fixed no 447 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[6\] -fixed no 539 177
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[74\] -fixed no 424 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_2 -fixed no 565 165
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[2\] -fixed no 445 115
set_location ident_coreinst/IICE_INST/mdiclink_reg\[34\] -fixed no 589 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_4_1 -fixed no 485 135
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[6\] -fixed no 457 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset_8_0_a2_0 -fixed no 518 177
set_location CommsFPGA_top_0/long_reset_cntr_3\[3\] -fixed no 636 150
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[19\] -fixed no 494 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[6\] -fixed no 600 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[4\] -fixed no 413 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_6 -fixed no 530 162
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_0_RNI4QPC3 -fixed no 610 165
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_0_RNIMOIL3 -fixed no 554 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[197\] -fixed no 449 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[3\] -fixed no 526 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[7\] -fixed no 127 132
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_0\[0\] -fixed no 450 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d\[0\] -fixed no 430 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[56\] -fixed no 420 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.un16_jam_cntr_0_a3 -fixed no 568 114
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/un1_tx_enable -fixed no 594 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_4_1_1 -fixed no 602 165
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[192\] -fixed no 557 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[5\] -fixed no 575 112
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[15\] -fixed no 857 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[105\] -fixed no 477 115
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un9_tx_enable_9 -fixed no 577 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[4\] -fixed no 419 141
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[15\] -fixed no 870 177
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[8\] -fixed no 354 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM\[2\] -fixed no 579 127
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_a0\[2\] -fixed no 866 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[7\] -fixed no 428 129
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[16\] -fixed no 874 171
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[23\] -fixed no 402 139
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[2\] -fixed no 424 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_0 -fixed no 604 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[18\] -fixed no 371 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[79\] -fixed no 429 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[3\] -fixed no 852 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[217\] -fixed no 395 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[5\] -fixed no 538 163
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[4\] -fixed no 600 166
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[2\] -fixed no 448 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m31_0_a3_5 -fixed no 565 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[9\] -fixed no 569 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr\[0\] -fixed no 390 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[143\] -fixed no 451 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[3\] -fixed no 546 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un3_rx_s2p_0_a2_0_a2 -fixed no 404 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_4_1_1 -fixed no 477 120
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[4\] -fixed no 547 129
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[7\] -fixed no 548 124
set_location m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2 -fixed no 863 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_4_1_1 -fixed no 425 120
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0 -fixed no 862 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RDATA_r\[1\] -fixed no 599 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[65\] -fixed no 552 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_out_d\[1\] -fixed no 875 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/REN_d1 -fixed no 586 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[5\] -fixed no 462 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[133\] -fixed no 429 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_out_d\[0\] -fixed no 855 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[3\] -fixed no 548 177
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[37\] -fixed no 616 169
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[0\] -fixed no 390 160
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[2\] -fixed no 354 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[81\] -fixed no 423 187
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[16\] -fixed no 420 130
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[7\] -fixed no 874 154
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_RNIVVRN\[1\] -fixed no 378 162
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_9/o -fixed no 463 123
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[0\] -fixed no 546 124
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[0\] -fixed no 576 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[3\] -fixed no 449 136
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_4\[0\] -fixed no 390 159
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC.un18_read_reg_en_i_o2 -fixed no 869 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_2 -fixed no 388 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[9\] -fixed no 553 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.un1_apb3_addr_0_a2 -fixed no 861 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW7 -fixed no 458 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_0 -fixed no 436 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[11\] -fixed no 617 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[7\] -fixed no 590 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[111\] -fixed no 477 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[8\] -fixed no 550 157
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF9_RNIDGRL -fixed no 466 141
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr_RNO\[11\] -fixed no 447 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[13\] -fixed no 146 136
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[11\] -fixed no 867 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_2 -fixed no 448 123
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un9_tx_enable_12 -fixed no 597 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[124\] -fixed no 435 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[4\] -fixed no 357 118
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[5\] -fixed no 354 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[71\] -fixed no 547 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_get_reg_data_in_0_sqmuxa_0_a2 -fixed no 516 171
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\] -fixed no 437 108
set_location m2s010_som_sb_0/CORECONFIGP_0/psel_RNIPF3R -fixed no 864 171
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[6\] -fixed no 524 163
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_4_1 -fixed no 614 168
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[70\] -fixed no 559 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[0\] -fixed no 602 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[28\] -fixed no 498 129
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNIQ2II\[0\] -fixed no 378 57
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[0\] -fixed no 126 132
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_4_1_1 -fixed no 603 171
set_location m2s010_som_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1 -fixed no 847 181
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[11\] -fixed no 842 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_4_1 -fixed no 434 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[3\] -fixed no 349 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_0_sqmuxa_0 -fixed no 417 141
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un3_debounce_in_rs -fixed no 386 61
set_location ident_coreinst/IICE_INST/b5_nUTGT/b8_vABZ3qsY -fixed no 460 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_4_1 -fixed no 427 120
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[51\] -fixed no 429 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM\[3\] -fixed no 426 115
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[21\] -fixed no 482 106
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC -fixed no 440 108
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_2 -fixed no 620 165
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[3\] -fixed no 538 142
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[9\] -fixed no 588 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register0\[7\] -fixed no 510 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[10\] -fixed no 398 103
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[10\] -fixed no 461 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_m2 -fixed no 537 156
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[166\] -fixed no 472 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[52\] -fixed no 423 190
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[6\] -fixed no 585 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_4_1_1 -fixed no 432 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[11\] -fixed no 350 117
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNO_4 -fixed no 866 153
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_112 -fixed no 857 171
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[2\] -fixed no 374 160
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[3\] -fixed no 562 160
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_0_RNI10VF3 -fixed no 606 174
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out_RNI85LM -fixed no 374 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m31_0_a3_5_2 -fixed no 569 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIUTA11_0 -fixed no 526 162
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[22\] -fixed no 406 139
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa -fixed no 519 141
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[65\] -fixed no 476 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[3\] -fixed no 548 178
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[47\] -fixed no 430 189
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[0\] -fixed no 531 166
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_0_RNIBEGH2 -fixed no 446 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[68\] -fixed no 481 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[5\] -fixed no 525 160
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[32\] -fixed no 606 169
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[8\] -fixed no 459 139
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[18\] -fixed no 403 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[11\] -fixed no 563 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_bm\[2\] -fixed no 842 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[10\] -fixed no 419 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_0_RNIIGOA2 -fixed no 459 105
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_u_i_m2 -fixed no 559 123
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[14\] -fixed no 386 160
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[2\] -fixed no 852 181
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[10\] -fixed no 867 184
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[11\] -fixed no 546 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[6\] -fixed no 529 163
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[23\] -fixed no 510 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_4_1 -fixed no 376 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[2\] -fixed no 557 166
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_0\[1\] -fixed no 455 141
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/i_p2s_data\[2\] -fixed no 558 115
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[10\] -fixed no 382 61
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[11\] -fixed no 563 166
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[5\] -fixed no 529 162
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_0_RNI741T1 -fixed no 470 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_0_RNI4K093 -fixed no 494 102
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[16\] -fixed no 152 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_I/o_9 -fixed no 499 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_m2_0 -fixed no 533 156
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[8\] -fixed no 125 132
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[1\] -fixed no 542 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[12\] -fixed no 422 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[5\] -fixed no 579 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[23\] -fixed no 151 135
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[10\] -fixed no 536 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[4\] -fixed no 599 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[6\] -fixed no 531 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_RNI56CC1\[3\] -fixed no 395 105
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[31\] -fixed no 497 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_0_RNIHTAA2 -fixed no 483 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[35\] -fixed no 559 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_0_RNI0VGV3 -fixed no 493 102
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNI2DOV\[14\] -fixed no 383 54
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[7\] -fixed no 511 165
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[0\] -fixed no 506 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_ns\[6\] -fixed no 854 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[8\] -fixed no 408 100
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[4\] -fixed no 853 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/fulli_0_a3_0 -fixed no 591 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_4_1 -fixed no 460 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[15\] -fixed no 493 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_out_d\[3\] -fixed no 867 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[10\] -fixed no 458 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[13\] -fixed no 541 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.bit_cntr_9_i_0_o2_0\[1\] -fixed no 387 105
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[5\] -fixed no 558 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[2\] -fixed no 590 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_4_1 -fixed no 571 165
set_location CommsFPGA_top_0/Phy_Mux_Inst/F_MDI -fixed no 845 177
set_location CommsFPGA_top_0/q\[17\] -fixed no 653 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[11\] -fixed no 423 127
set_location CommsFPGA_top_0/long_reset_cntr_3\[0\] -fixed no 642 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_out_d\[2\] -fixed no 862 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[23\] -fixed no 396 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_4_1_1 -fixed no 489 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[8\] -fixed no 547 157
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[6\] -fixed no 564 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[2\] -fixed no 566 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[4\] -fixed no 560 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[11\] -fixed no 512 165
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[3\] -fixed no 582 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SYNC_INTERRUPTS_TO_APB_DOMAIN.iint_reg_2\[0\] -fixed no 846 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[66\] -fixed no 487 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[26\] -fixed no 503 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[106\] -fixed no 472 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[10\] -fixed no 436 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_0_RNINN1F2 -fixed no 435 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[2\] -fixed no 123 133
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_8 -fixed no 137 132
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[1\] -fixed no 597 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_0_RNIJUTH2 -fixed no 389 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[1\] -fixed no 402 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[8\] -fixed no 568 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[0\] -fixed no 849 154
set_location m2s010_som_sb_0/CORECONFIGP_0/un11_int_psel -fixed no 872 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_0_RNI313L3 -fixed no 500 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_0 -fixed no 474 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[77\] -fixed no 427 187
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[3\] -fixed no 510 163
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m7_i -fixed no 854 174
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[7\] -fixed no 359 112
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[9\] -fixed no 869 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/DETECT_EDGE_PROC.un2_reset -fixed no 840 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[11\] -fixed no 556 163
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[9\] -fixed no 545 157
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[21\] -fixed no 150 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[218\] -fixed no 383 124
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[7\] -fixed no 532 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/full_r -fixed no 597 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[7\] -fixed no 413 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_0 -fixed no 423 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_0_RNIOGBI2 -fixed no 490 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_4_1_1 -fixed no 446 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_4_1_1 -fixed no 475 117
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[13\] -fixed no 496 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[50\] -fixed no 555 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[14\] -fixed no 506 169
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[15\] -fixed no 557 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_a2 -fixed no 426 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[2\] -fixed no 383 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_md_transfer_cnt_reset_1_sqmuxa_3_0_1 -fixed no 518 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[11\] -fixed no 559 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[8\] -fixed no 493 166
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[24\] -fixed no 534 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_0_RNIF0MR1 -fixed no 478 135
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_PSyi_9u_0_a2 -fixed no 529 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_4_1 -fixed no 435 114
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[20\] -fixed no 534 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_9/o_8 -fixed no 460 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[13\] -fixed no 528 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNI66081\[1\] -fixed no 871 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_en_d1 -fixed no 555 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[85\] -fixed no 496 106
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_clr_sync\[1\] -fixed no 840 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[3\] -fixed no 520 163
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[5\] -fixed no 429 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[0\] -fixed no 407 106
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[12\] -fixed no 855 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_4_1_1 -fixed no 479 114
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[3\] -fixed no 522 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[155\] -fixed no 486 136
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[5\] -fixed no 542 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[84\] -fixed no 503 103
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[76\] -fixed no 546 142
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[12\] -fixed no 858 174
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[46\] -fixed no 425 190
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[21\] -fixed no 532 139
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[9\] -fixed no 358 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[171\] -fixed no 471 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[14\] -fixed no 390 112
set_location ident_coreinst/IICE_INST/mdiclink_reg\[60\] -fixed no 484 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_19 -fixed no 136 132
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF4 -fixed no 534 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_0_RNI185M3 -fixed no 500 123
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[4\] -fixed no 551 127
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[8\] -fixed no 537 142
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[6\] -fixed no 863 172
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_0_a2\[0\] -fixed no 448 141
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[62\] -fixed no 488 127
set_location m2s010_som_sb_0/CORERESETP_0/MSS_HPMS_READY_int -fixed no 858 178
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_i\[5\] -fixed no 556 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[12\] -fixed no 524 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[4\] -fixed no 867 154
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[10\] -fixed no 443 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_4_1_1 -fixed no 429 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr\[2\] -fixed no 477 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[11\] -fixed no 571 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[2\] -fixed no 605 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[73\] -fixed no 471 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_9 -fixed no 442 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_i_a2\[8\] -fixed no 529 177
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[5\] -fixed no 449 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[2\] -fixed no 550 177
set_location ident_coreinst/IICE_INST/mdiclink_reg\[20\] -fixed no 487 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_4_1_1 -fixed no 603 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_0_RNIEO0B2 -fixed no 459 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[18\] -fixed no 593 166
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_IN_d\[3\] -fixed no 594 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[31\] -fixed no 601 169
set_location CommsFPGA_top_0/q\[12\] -fixed no 648 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[6\] -fixed no 848 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_9/o_10 -fixed no 451 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[225\] -fixed no 421 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr\[4\] -fixed no 476 139
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[13\] -fixed no 385 160
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[9\] -fixed no 509 166
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_4_1_1 -fixed no 503 111
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[79\] -fixed no 444 118
set_location m2s010_som_sb_0/CCC_0/GL0_INST -fixed no 436 108
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_0_RNI0PM32 -fixed no 491 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[3\] -fixed no 552 160
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[22\] -fixed no 509 130
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[6\] -fixed no 864 178
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[4\] -fixed no 866 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[6\] -fixed no 404 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_4_1 -fixed no 619 165
set_location m2s010_som_sb_0/CORECONFIGP_0/pwrite -fixed no 859 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[14\] -fixed no 497 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[9\] -fixed no 356 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO\[1\] -fixed no 396 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_2 -fixed no 562 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[5\] -fixed no 866 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_0/o -fixed no 445 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[13\] -fixed no 534 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_am\[4\] -fixed no 855 153
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[10\] -fixed no 458 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[185\] -fixed no 482 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[4\] -fixed no 594 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[2\] -fixed no 509 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[1\] -fixed no 577 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_i_a4_RNI930J\[3\] -fixed no 582 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_0_RNITJ243 -fixed no 379 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_2 -fixed no 477 135
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_temp -fixed no 368 112
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/un1_b13_PLF_2grFt_FH911_i_a2 -fixed no 542 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[10\] -fixed no 410 100
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[5\] -fixed no 532 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/SFD_timeout -fixed no 399 118
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/DETECT_EDGE_PROC.un2_reset -fixed no 854 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[0\] -fixed no 416 142
set_location ident_coreinst/comm_block_INST/jtagi/b10_nv_ywKMm9X_0_a2 -fixed no 561 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_2 -fixed no 499 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[10\] -fixed no 519 168
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_0 -fixed no 606 168
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[13\] -fixed no 866 180
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[8\] -fixed no 512 139
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[5\] -fixed no 453 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[41\] -fixed no 558 189
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs\[4\] -fixed no 475 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[45\] -fixed no 557 189
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[12\] -fixed no 855 174
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[1\] -fixed no 854 175
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk3.b8_vABZ3qsY -fixed no 522 136
set_location m2s010_som_sb_0/CORECONFIGP_0/un17_int_psel -fixed no 870 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNIVLVH\[4\] -fixed no 555 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[5\] -fixed no 455 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[114\] -fixed no 452 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[16\] -fixed no 611 166
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_2 -fixed no 607 165
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb_0_sqmuxa -fixed no 499 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_4 -fixed no 511 162
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_q1 -fixed no 860 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_8/o_11 -fixed no 607 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_2 -fixed no 465 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[4\] -fixed no 416 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[1\] -fixed no 505 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[23\] -fixed no 151 136
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[1\] -fixed no 373 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_4_0\[3\] -fixed no 380 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_i_0_a2_0\[2\] -fixed no 403 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE\[1\] -fixed no 390 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[8\] -fixed no 420 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[7\] -fixed no 592 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dout\[2\] -fixed no 445 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[2\] -fixed no 457 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_2 -fixed no 466 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[9\] -fixed no 406 103
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[25\] -fixed no 409 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[7\] -fixed no 582 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/un9_fifo_memre -fixed no 585 147
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[2\] -fixed no 433 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/rs_pkt_reg -fixed no 641 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[14\] -fixed no 449 139
set_location CoreAPB3_0/g0 -fixed no 875 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_4_1 -fixed no 464 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_4_1 -fixed no 502 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[15\] -fixed no 502 169
set_location ident_coreinst/IICE_INST/mdiclink_reg\[16\] -fixed no 465 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[6\] -fixed no 539 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_nss_i_i_a4_1\[0\] -fixed no 586 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_4_1_1 -fixed no 457 102
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[42\] -fixed no 555 190
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[4\] -fixed no 581 148
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[19\] -fixed no 546 135
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0\[5\] -fixed no 871 174
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b13_oRB_MqCD2_EdR_0_ -fixed no 463 142
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[1\] -fixed no 520 139
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[11\] -fixed no 413 139
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[8\] -fixed no 380 61
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[5\] -fixed no 593 135
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[10\] -fixed no 501 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m34_0_o2_4 -fixed no 550 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[12\] -fixed no 503 166
set_location CommsFPGA_CCC_0/GL0_INST -fixed no 439 108
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[10\] -fixed no 532 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[12\] -fixed no 153 136
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[13\] -fixed no 376 55
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[10\] -fixed no 425 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[2\] -fixed no 551 163
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[11\] -fixed no 515 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_a/o_11 -fixed no 480 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[7\] -fixed no 544 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[1\] -fixed no 401 100
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[2\] -fixed no 523 163
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_0 -fixed no 497 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[16\] -fixed no 568 139
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[33\] -fixed no 565 166
set_location ident_coreinst/IICE_INST/mdiclink_reg\[70\] -fixed no 409 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[3\] -fixed no 573 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[2\] -fixed no 402 100
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[54\] -fixed no 429 189
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/m36 -fixed no 528 162
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[9\] -fixed no 381 160
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[8\] -fixed no 865 177
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_0 -fixed no 394 123
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[7\] -fixed no 529 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_0_RNIH5SO2 -fixed no 421 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs_RNIJV7V\[3\] -fixed no 456 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d\[2\] -fixed no 409 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en -fixed no 854 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[15\] -fixed no 511 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un11_led_red_7_RNIRTPI -fixed no 658 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[3\] -fixed no 579 130
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[48\] -fixed no 474 118
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE\[0\] -fixed no 388 118
set_location m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q1 -fixed no 861 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNI02ML\[1\] -fixed no 866 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[5\] -fixed no 353 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un3_rx_s2p_0_a2_0_a2_RNIMFMC1 -fixed no 408 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[4\] -fixed no 530 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_10 -fixed no 443 105
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[8\] -fixed no 533 138
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_110 -fixed no 862 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[13\] -fixed no 413 100
set_location ident_coreinst/IICE_INST/mdiclink_reg\[5\] -fixed no 391 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[156\] -fixed no 485 136
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[13\] -fixed no 861 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_8/o_9 -fixed no 621 165
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count\[1\] -fixed no 520 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un3_temp_empty_int_1 -fixed no 598 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[7\] -fixed no 440 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_2 -fixed no 591 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_i_RNO\[4\] -fixed no 578 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[12\] -fixed no 438 106
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/reset_all_pkt_cntrs_RNO -fixed no 828 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[4\] -fixed no 557 160
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[0\] -fixed no 550 169
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[15\] -fixed no 474 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_Z_lnxob/o -fixed no 486 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[87\] -fixed no 494 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[7\] -fixed no 510 165
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[13\] -fixed no 540 136
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_o2 -fixed no 367 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[50\] -fixed no 568 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[2\] -fixed no 537 175
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dout\[1\] -fixed no 444 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_4_1_1 -fixed no 372 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE\[1\] -fixed no 393 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_0_RNIP6BD2 -fixed no 484 135
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[9\] -fixed no 502 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[6\] -fixed no 516 163
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[3\] -fixed no 860 175
set_location ident_coreinst/IICE_INST/mdiclink_reg\[7\] -fixed no 392 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[4\] -fixed no 533 159
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[13\] -fixed no 365 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[140\] -fixed no 465 106
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m13_i_a3 -fixed no 561 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[0\] -fixed no 505 160
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[123\] -fixed no 433 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE\[2\] -fixed no 385 106
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[5\] -fixed no 584 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO_0\[2\] -fixed no 425 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[7\] -fixed no 547 166
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO -fixed no 856 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_i\[5\] -fixed no 415 106
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[15\] -fixed no 870 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[0\] -fixed no 853 151
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_RNO\[0\] -fixed no 830 183
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[45\] -fixed no 607 175
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[14\] -fixed no 497 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[130\] -fixed no 431 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_4_1 -fixed no 453 114
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[17\] -fixed no 524 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY\[0\] -fixed no 866 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/Q\[0\] -fixed no 595 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_RNO\[2\] -fixed no 532 156
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[8\] -fixed no 537 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed no 611 135
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/in_en4 -fixed no 476 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_0_RNIR3HH2 -fixed no 566 165
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[21\] -fixed no 532 138
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[10\] -fixed no 427 129
set_location ident_coreinst/IICE_INST/mdiclink_reg\[30\] -fixed no 427 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_4_1_1 -fixed no 422 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[186\] -fixed no 487 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_bm\[1\] -fixed no 868 153
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_6\[0\] -fixed no 461 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[17\] -fixed no 366 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[1\] -fixed no 377 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2_2_0_a2 -fixed no 529 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/un6_fifo_memre -fixed no 587 147
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[23\] -fixed no 543 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[7\] -fixed no 570 112
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_6 -fixed no 845 183
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[4\] -fixed no 535 163
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[21\] -fixed no 367 117
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[9\] -fixed no 550 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[19\] -fixed no 397 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[4\] -fixed no 460 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[34\] -fixed no 562 190
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un3_debounce_in_0_a2 -fixed no 379 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[44\] -fixed no 602 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[38\] -fixed no 615 169
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_0_sqmuxa_7 -fixed no 402 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register0\[14\] -fixed no 508 166
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_PKFoLX_ab_0_a2 -fixed no 530 126
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[12\] -fixed no 535 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[32\] -fixed no 496 135
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_RNIR3II\[1\] -fixed no 375 57
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_bm\[3\] -fixed no 847 153
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[4\] -fixed no 419 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_0 -fixed no 462 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts\[2\] -fixed no 573 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[1\] -fixed no 862 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[195\] -fixed no 454 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[11\] -fixed no 447 138
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[20\] -fixed no 399 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[22\] -fixed no 383 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_9 -fixed no 395 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_0 -fixed no 377 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_4_1_1 -fixed no 444 123
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[6\] -fixed no 545 129
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_0\[2\] -fixed no 873 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[203\] -fixed no 431 124
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[6\] -fixed no 355 115
set_location m2s010_som_sb_0/CORERESETP_0/mss_ready_select -fixed no 854 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_0_RNI0TO92 -fixed no 446 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[0\] -fixed no 546 169
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m6 -fixed no 874 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[0\] -fixed no 409 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[174\] -fixed no 475 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[0\] -fixed no 585 130
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[15\] -fixed no 874 177
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_clr_sync\[1\] -fixed no 842 151
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[3\] -fixed no 546 127
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[16\] -fixed no 493 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_4_i_o2\[0\] -fixed no 407 117
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1 -fixed no 663 168
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_0 -fixed no 445 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr_RNO\[1\] -fixed no 394 105
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[37\] -fixed no 607 166
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[82\] -fixed no 504 103
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[39\] -fixed no 552 190
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNI4AMS\[14\] -fixed no 393 159
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_4_1 -fixed no 595 171
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr -fixed no 393 60
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[14\] -fixed no 593 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[20\] -fixed no 416 139
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/in_en -fixed no 476 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[3\] -fixed no 459 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[215\] -fixed no 394 124
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[11\] -fixed no 867 180
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[2\] -fixed no 856 180
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_0_RNIRM8U2 -fixed no 495 123
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[26\] -fixed no 531 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[36\] -fixed no 618 169
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[10\] -fixed no 589 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[4\] -fixed no 517 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_o2 -fixed no 427 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[15\] -fixed no 538 165
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_4_1_1 -fixed no 446 117
set_location CommsFPGA_top_0/RESET -fixed no 639 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[28\] -fixed no 416 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[6\] -fixed no 597 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[1\] -fixed no 507 160
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[1\] -fixed no 122 133
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns_1\[1\] -fixed no 552 117
set_location m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ -fixed no 24 194
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[21\] -fixed no 567 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset_8_0 -fixed no 522 174
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[22\] -fixed no 528 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[6\] -fixed no 524 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[69\] -fixed no 558 135
set_location m2s010_som_sb_0/CORECONFIGP_0/state\[0\] -fixed no 855 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_clr_sync\[0\] -fixed no 847 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_get_phy_address -fixed no 535 175
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[7\] -fixed no 408 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[17\] -fixed no 149 135
set_location ident_coreinst/IICE_INST/mdiclink_reg\[18\] -fixed no 468 127
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_u_i_m2_1 -fixed no 555 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[15\] -fixed no 515 169
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[12\] -fixed no 496 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[1\] -fixed no 602 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_4_1_1 -fixed no 473 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[3\] -fixed no 525 163
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[201\] -fixed no 420 124
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM\[3\] -fixed no 368 115
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[11\] -fixed no 510 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[2\] -fixed no 509 162
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[11\] -fixed no 534 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[9\] -fixed no 417 139
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[58\] -fixed no 494 136
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[28\] -fixed no 492 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[55\] -fixed no 428 190
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[12\] -fixed no 492 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[1\] -fixed no 445 135
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[11\] -fixed no 865 180
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[60\] -fixed no 495 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[36\] -fixed no 556 189
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_0_sqmuxa -fixed no 401 141
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[73\] -fixed no 426 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_int_mask_reg_en -fixed no 873 150
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[9\] -fixed no 531 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_4_1_1 -fixed no 458 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[95\] -fixed no 471 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_2 -fixed no 384 126
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO\[2\] -fixed no 361 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_0 -fixed no 491 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_2 -fixed no 515 129
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[9\] -fixed no 509 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[20\] -fixed no 148 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/DETECT_EDGE_PROC.un2_reset -fixed no 843 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[161\] -fixed no 472 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_a5_1_0_0_a2_5\[5\] -fixed no 406 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr\[3\] -fixed no 386 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[7\] -fixed no 576 130
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr_11 -fixed no 391 60
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_bm\[0\] -fixed no 849 153
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[0\] -fixed no 860 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[15\] -fixed no 556 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[0\] -fixed no 397 121
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_en -fixed no 865 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[7\] -fixed no 524 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[1\] -fixed no 403 118
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line -fixed no 366 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[5\] -fixed no 593 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[94\] -fixed no 468 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[2\] -fixed no 859 153
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_md_transfer_cnt_reset_1_sqmuxa_3_0_a4_0 -fixed no 523 171
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[15\] -fixed no 553 169
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/un1_b13_PLF_2grFt_FH923_i_a2 -fixed no 533 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_4_1_1 -fixed no 435 126
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un3_debounce_in_0_a2 -fixed no 382 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[54\] -fixed no 567 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[15\] -fixed no 423 130
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[13\] -fixed no 533 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[7\] -fixed no 511 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[9\] -fixed no 435 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_2 -fixed no 450 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[207\] -fixed no 456 124
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[4\] -fixed no 852 180
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address\[0\] -fixed no 535 166
set_location ident_coreinst/IICE_INST/mdiclink_reg\[46\] -fixed no 624 166
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[21\] -fixed no 535 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[15\] -fixed no 526 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[4\] -fixed no 121 133
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un3_rx_s2p_0_a2_0_a2_RNI53MG -fixed no 405 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_4_1_1 -fixed no 433 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[22\] -fixed no 147 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un2_rx_center_sample_0_a2_RNIQUIH4 -fixed no 403 105
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[81\] -fixed no 545 139
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/force_collision_d\[0\] -fixed no 591 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_4_1_1 -fixed no 485 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[0\] -fixed no 511 160
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[5\] -fixed no 407 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_a2_0_0_a2_5\[2\] -fixed no 403 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_0_RNIO85T2 -fixed no 604 174
set_location ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy5_0_a2 -fixed no 550 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[42\] -fixed no 555 189
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_13 -fixed no 372 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/MANCHESTER_OUT_RNIIAL6 -fixed no 597 87
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[4\] -fixed no 857 181
set_location ident_coreinst/IICE_INST/mdiclink_reg\[56\] -fixed no 560 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[2\] -fixed no 352 118
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[12\] -fixed no 595 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[3\] -fixed no 402 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[4\] -fixed no 550 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[3\] -fixed no 604 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_get_reg_address -fixed no 539 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/re_set -fixed no 576 148
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[6\] -fixed no 527 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[81\] -fixed no 496 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[101\] -fixed no 472 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[10\] -fixed no 498 169
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[11\] -fixed no 441 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[15\] -fixed no 557 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[7\] -fixed no 596 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[196\] -fixed no 445 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[74\] -fixed no 424 135
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[70\] -fixed no 480 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[7\] -fixed no 407 100
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[14\] -fixed no 859 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_0 -fixed no 596 171
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[63\] -fixed no 471 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[47\] -fixed no 609 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_2 -fixed no 601 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[9\] -fixed no 124 133
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[8\] -fixed no 873 177
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[11\] -fixed no 491 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/un1_manches_in_s\[0\] -fixed no 748 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[14\] -fixed no 508 165
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[1\] -fixed no 537 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[7\] -fixed no 359 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[0\] -fixed no 471 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[3\] -fixed no 571 166
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[23\] -fixed no 532 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[3\] -fixed no 421 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_4_1 -fixed no 497 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[3\] -fixed no 847 154
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[2\] -fixed no 400 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[3\] -fixed no 503 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_2 -fixed no 488 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address\[2\] -fixed no 533 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM\[0\] -fixed no 580 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[1\] -fixed no 351 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[21\] -fixed no 397 138
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[7\] -fixed no 864 181
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[37\] -fixed no 560 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_0_RNIPJSR3 -fixed no 489 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[29\] -fixed no 600 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_4_1_1 -fixed no 495 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[6\] -fixed no 394 103
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[3\] -fixed no 456 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[239\] -fixed no 480 124
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[21\] -fixed no 367 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_4_1_1 -fixed no 593 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[113\] -fixed no 474 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_2 -fixed no 606 171
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[3\] -fixed no 540 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[3\] -fixed no 580 148
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[7\] -fixed no 540 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[6\] -fixed no 562 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[3\] -fixed no 507 163
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/phy_address\[2\] -fixed no 530 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[2\] -fixed no 596 130
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[12\] -fixed no 528 139
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[1\] -fixed no 457 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[1\] -fixed no 544 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[5\] -fixed no 547 177
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[11\] -fixed no 530 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/re_pulse_d1 -fixed no 584 148
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold_RNIEP3S\[4\] -fixed no 362 114
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[6\] -fixed no 872 177
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[26\] -fixed no 581 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[3\] -fixed no 544 160
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[10\] -fixed no 622 166
set_location ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_3_0_a2 -fixed no 562 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_4_1 -fixed no 491 126
set_location ident_coreinst/comm_block_INST/jtagi/b10_8Kz_fFfsjX_0_a2 -fixed no 545 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF9 -fixed no 464 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_5 -fixed no 521 159
set_location CommsFPGA_top_0/long_reset_cntr\[7\] -fixed no 643 148
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0 -fixed no 870 174
set_location ident_coreinst/IICE_INST/mdiclink_reg\[61\] -fixed no 505 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_4_1 -fixed no 387 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b11_nFG0rDY_9e2 -fixed no 529 136
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[68\] -fixed no 561 136
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[2\] -fixed no 522 138
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[14\] -fixed no 366 112
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[14\] -fixed no 545 135
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[14\] -fixed no 859 174
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[15\] -fixed no 367 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/i_start_bit_mask -fixed no 410 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[46\] -fixed no 425 189
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[31\] -fixed no 580 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[11\] -fixed no 533 169
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address_314 -fixed no 537 165
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[2\] -fixed no 527 163
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[2\] -fixed no 447 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[2\] -fixed no 566 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[19\] -fixed no 363 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[11\] -fixed no 447 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[57\] -fixed no 427 189
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b7_nUTQ_9u_0_a2 -fixed no 533 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_11 -fixed no 420 105
set_location ident_coreinst/IICE_INST/mdiclink_reg\[21\] -fixed no 501 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[10\] -fixed no 526 168
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[12\] -fixed no 495 166
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[25\] -fixed no 511 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNI8AD01\[8\] -fixed no 431 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[6\] -fixed no 856 154
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[27\] -fixed no 508 135
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[7\] -fixed no 531 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[42\] -fixed no 605 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[61\] -fixed no 559 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.bit_cntr_9_i_0_a2\[3\] -fixed no 389 105
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_N_3L3 -fixed no 547 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[10\] -fixed no 516 169
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[1\] -fixed no 481 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[53\] -fixed no 566 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[1\] -fixed no 549 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[6\] -fixed no 588 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[8\] -fixed no 125 133
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[24\] -fixed no 407 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[12\] -fixed no 510 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_ns\[0\] -fixed no 844 153
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[6\] -fixed no 545 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[0\] -fixed no 601 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[22\] -fixed no 400 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[5\] -fixed no 533 162
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_4_1_1 -fixed no 553 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_7_i_m4 -fixed no 531 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[2\] -fixed no 608 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_0_RNIKKR12 -fixed no 459 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_0 -fixed no 572 165
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[70\] -fixed no 545 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[8\] -fixed no 384 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/CLOCK_ADJUST_PROC.un12_clk1x_enable_0_a2 -fixed no 436 120
set_location CommsFPGA_top_0/long_reset_RNO -fixed no 636 153
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[15\] -fixed no 558 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_0 -fixed no 467 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[5\] -fixed no 562 166
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[0\] -fixed no 854 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_0_RNIVM692 -fixed no 559 126
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[8\] -fixed no 587 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/RS_LATCH.un2_reset_all_pkt_cntrs -fixed no 637 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[148\] -fixed no 499 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_0_RNILHDM2 -fixed no 470 117
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[19\] -fixed no 546 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[1\] -fixed no 871 154
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[41\] -fixed no 580 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d_0\[1\] -fixed no 645 147
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[30\] -fixed no 528 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[5\] -fixed no 872 154
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[7\] -fixed no 838 184
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[10\] -fixed no 868 181
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[2\] -fixed no 544 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[0\] -fixed no 416 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[138\] -fixed no 460 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_0 -fixed no 480 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[6\] -fixed no 120 133
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[97\] -fixed no 466 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[29\] -fixed no 499 129
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[67\] -fixed no 469 136
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb_0_sqmuxa_0_a2 -fixed no 556 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[4\] -fixed no 440 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_RNO\[1\] -fixed no 520 159
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0 -fixed no 467 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[208\] -fixed no 457 124
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[2\] -fixed no 515 136
set_location ident_coreinst/IICE_INST/mdiclink_reg\[0\] -fixed no 499 103
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[26\] -fixed no 408 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[9\] -fixed no 124 132
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[86\] -fixed no 551 139
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[17\] -fixed no 404 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[12\] -fixed no 555 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count\[4\] -fixed no 530 157
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_10 -fixed no 515 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[1\] -fixed no 589 148
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[1\] -fixed no 543 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[45\] -fixed no 557 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_4_1_1 -fixed no 482 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address\[4\] -fixed no 530 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d_0\[2\] -fixed no 640 150
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[29\] -fixed no 534 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_4_1 -fixed no 447 123
set_location CommsFPGA_top_0/q\[23\] -fixed no 659 166
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_4_1 -fixed no 473 129
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[12\] -fixed no 544 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_10_RNIIJ8S -fixed no 422 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[3\] -fixed no 551 160
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[5\] -fixed no 593 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[1\] -fixed no 868 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/aempty_r -fixed no 590 127
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[13\] -fixed no 496 142
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[45\] -fixed no 619 169
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns\[4\] -fixed no 453 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[0\] -fixed no 504 160
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[0\] -fixed no 506 135
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[34\] -fixed no 618 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_nss_i_i_o4\[0\] -fixed no 583 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_i_a4_RNIQKFC\[3\] -fixed no 584 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[24\] -fixed no 398 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[22\] -fixed no 147 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_0 -fixed no 420 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[6\] -fixed no 409 141
set_location ident_coreinst/IICE_INST/mdiclink_reg\[48\] -fixed no 576 166
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset -fixed no 522 175
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_4_0_o2\[3\] -fixed no 382 117
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[2\] -fixed no 524 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_25_0_a4_1 -fixed no 517 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr_RNO\[0\] -fixed no 424 105
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[4\] -fixed no 521 142
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr_11 -fixed no 381 54
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[11\] -fixed no 505 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[3\] -fixed no 349 117
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[1\] -fixed no 481 142
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_7 -fixed no 847 183
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[164\] -fixed no 475 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[8\] -fixed no 519 165
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[5\] -fixed no 485 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[7\] -fixed no 503 163
set_location ident_coreinst/IICE_INST/mdiclink_reg\[58\] -fixed no 444 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_2 -fixed no 569 165
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[1\] -fixed no 865 153
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[10\] -fixed no 540 169
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base -fixed no 844 181
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[11\] -fixed no 428 121
set_location ident_coreinst/IICE_INST/mdiclink_reg\[71\] -fixed no 419 118
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[0\] -fixed no 551 124
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[5\] -fixed no 549 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/col_detect_int_clr -fixed no 847 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns\[2\] -fixed no 558 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[0\] -fixed no 851 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[10\] -fixed no 574 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[13\] -fixed no 497 163
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_a2_2 -fixed no 536 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[88\] -fixed no 497 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[120\] -fixed no 450 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memre -fixed no 586 147
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[16\] -fixed no 418 139
set_location ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy4_0_a2 -fixed no 541 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/un1_in_en_1 -fixed no 471 141
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[3\] -fixed no 398 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[5\] -fixed no 582 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_9 -fixed no 375 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_srsts\[1\] -fixed no 393 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[4\] -fixed no 400 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/almostemptyi_assert_2 -fixed no 597 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_mdio_rd_wr_0_sqmuxa_0 -fixed no 516 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_0_RNI4FB03 -fixed no 484 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_0_RNIRK0G3 -fixed no 458 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_0_RNIVCPP2 -fixed no 500 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[92\] -fixed no 451 127
set_location CommsFPGA_top_0/BIT_CLK_RNO -fixed no 642 105
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1 -fixed no 662 177
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address\[1\] -fixed no 534 166
set_location ident_coreinst/IICE_INST/mdiclink_reg\[62\] -fixed no 504 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[10\] -fixed no 411 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_4_1 -fixed no 487 126
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[25\] -fixed no 513 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_4_1 -fixed no 478 114
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[26\] -fixed no 505 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[173\] -fixed no 472 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[4\] -fixed no 539 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[11\] -fixed no 437 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/L1.empty_r_3 -fixed no 595 126
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIJG8M\[8\] -fixed no 377 57
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwV/b3_P_F_6_2 -fixed no 486 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg\[0\] -fixed no 433 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[4\] -fixed no 519 157
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un2_rx_center_sample_0_a2_RNIBG2B4 -fixed no 401 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[151\] -fixed no 492 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[41\] -fixed no 614 169
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[9\] -fixed no 551 157
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_14 -fixed no 374 117
set_location ident_coreinst/IICE_INST/mdiclink_reg\[22\] -fixed no 495 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxQ0/b3_P_F_6_0_RNIP46T2 -fixed no 594 171
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nfs_M9kYfr\[1\] -fixed no 474 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[36\] -fixed no 579 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns\[5\] -fixed no 529 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/WRITE_REGISTER_ENABLE_PROC.apb3_addr_0_a4_0 -fixed no 856 147
set_location m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1 -fixed no 641 151
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_2 -fixed no 397 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[8\] -fixed no 527 172
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[2\] -fixed no 543 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[10\] -fixed no 558 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_i_a4\[3\] -fixed no 587 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_0 -fixed no 477 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[4\] -fixed no 430 106
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_ns\[3\] -fixed no 848 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[10\] -fixed no 131 133
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_4_1_1 -fixed no 458 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[3\] -fixed no 573 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[2\] -fixed no 586 129
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0\[0\] -fixed no 367 55
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[1\] -fixed no 512 160
set_location ident_coreinst/comm_block_INST/jtagi/b8_nv_ZmCtY_0_a2 -fixed no 549 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns_a3\[3\] -fixed no 398 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[104\] -fixed no 469 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[86\] -fixed no 501 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_4_1 -fixed no 464 123
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[6\] -fixed no 467 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[66\] -fixed no 558 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[0\] -fixed no 846 154
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[8\] -fixed no 525 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/empty_r -fixed no 595 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[5\] -fixed no 353 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[61\] -fixed no 420 187
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[30\] -fixed no 607 169
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_4_1_1 -fixed no 461 111
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0\[0\] -fixed no 376 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_0_RNIK3MK2 -fixed no 426 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[51\] -fixed no 426 189
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[55\] -fixed no 428 189
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m34_0_o2 -fixed no 549 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_0_0_1\[5\] -fixed no 402 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[6\] -fixed no 539 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[6\] -fixed no 355 118
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[12\] -fixed no 384 160
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[12\] -fixed no 410 139
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count\[11\] -fixed no 590 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_2 -fixed no 425 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[12\] -fixed no 539 172
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL_0_sqmuxa_0_a2 -fixed no 554 123
set_location ident_coreinst/IICE_INST/mdiclink_reg\[31\] -fixed no 476 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_4_1 -fixed no 496 102
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[74\] -fixed no 550 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[12\] -fixed no 563 169
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[13\] -fixed no 507 169
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr_8 -fixed no 829 183
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[0\] -fixed no 451 136
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[46\] -fixed no 579 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_4_1 -fixed no 433 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_8/o_10 -fixed no 601 165
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[181\] -fixed no 493 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxS/b3_P_F_6_0 -fixed no 605 171
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[13\] -fixed no 146 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeA/b3_P_F_6_2 -fixed no 429 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_8 -fixed no 373 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/fulli_0_a3_4 -fixed no 599 135
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[8\] -fixed no 434 142
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns_a3\[6\] -fixed no 859 180
set_location ident_coreinst/IICE_INST/mdiclink_reg\[14\] -fixed no 476 136
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[42\] -fixed no 602 169
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[7\] -fixed no 872 181
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[9\] -fixed no 519 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/un4_clk1x_enable -fixed no 434 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_2 -fixed no 502 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[8\] -fixed no 404 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[1\] -fixed no 601 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[5\] -fixed no 611 129
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[12\] -fixed no 858 175
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[18\] -fixed no 525 142
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[13\] -fixed no 875 181
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[2\] -fixed no 859 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_0 -fixed no 469 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_nss_i\[0\] -fixed no 556 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_2 -fixed no 501 102
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/TX_collision_detect -fixed no 593 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[4\] -fixed no 870 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 595 136
set_location CommsFPGA_top_0/ClkDivider\[1\] -fixed no 651 169
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_2 -fixed no 467 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[12\] -fixed no 561 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[2\] -fixed no 600 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[70\] -fixed no 559 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[11\] -fixed no 447 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_0_RNIJHBD2 -fixed no 434 114
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[6\] -fixed no 837 184
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[4\] -fixed no 545 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_4_1_1 -fixed no 501 135
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[9\] -fixed no 869 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_0_0_0\[5\] -fixed no 400 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[0\] -fixed no 598 130
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[55\] -fixed no 463 106
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[25\] -fixed no 562 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[9\] -fixed no 520 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[1\] -fixed no 565 111
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[17\] -fixed no 524 141
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[30\] -fixed no 534 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[19\] -fixed no 401 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[2\] -fixed no 414 127
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[5\] -fixed no 542 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[11\] -fixed no 129 132
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_0/o_9 -fixed no 466 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_nUT_fF_0_sqmuxa -fixed no 465 141
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3\[6\] -fixed no 544 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_a/o_10 -fixed no 489 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[6\] -fixed no 521 166
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[1\] -fixed no 541 163
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns\[1\] -fixed no 457 141
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[36\] -fixed no 608 166
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[3\] -fixed no 454 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs\[2\] -fixed no 472 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RX_PACKET_END_ALL_NEW_SYNC/sig_edge_detect -fixed no 852 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIKQT81\[0\] -fixed no 461 141
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/un1_Idle_Debug_SM_3_i_0_a2 -fixed no 368 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_2 -fixed no 488 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[1\] -fixed no 513 159
set_location ident_coreinst/IICE_INST/mdiclink_reg\[72\] -fixed no 417 118
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[16\] -fixed no 874 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[149\] -fixed no 497 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register0\[9\] -fixed no 506 166
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[2\] -fixed no 544 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[38\] -fixed no 554 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[91\] -fixed no 446 127
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[8\] -fixed no 541 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_0_0_o2\[0\] -fixed no 401 111
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[77\] -fixed no 427 186
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNIMDGR\[9\] -fixed no 370 57
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0\[1\] -fixed no 379 160
set_location m2s010_som_sb_0/CORERESETP_0/release_sdif0_core_clk_base -fixed no 843 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[139\] -fixed no 459 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[7\] -fixed no 523 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[6\] -fixed no 588 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwe -fixed no 594 135
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/int_data\[1\] -fixed no 455 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_0 -fixed no 476 129
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[23\] -fixed no 543 135
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[4\] -fixed no 533 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[75\] -fixed no 462 106
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSLVERR_0_RNO -fixed no 870 180
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[7\] -fixed no 359 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[1\] -fixed no 542 157
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[3\] -fixed no 380 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_0 -fixed no 484 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[5\] -fixed no 532 162
set_location CommsFPGA_top_0/RESET_DELAY_PROC.un2_long_reset_cntr_5 -fixed no 644 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_23_0 -fixed no 534 174
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[7\] -fixed no 520 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[1\] -fixed no 122 132
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[13\] -fixed no 445 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[2\] -fixed no 842 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_0_RNIISUK2 -fixed no 493 129
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[20\] -fixed no 529 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[6\] -fixed no 418 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[14\] -fixed no 426 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[10\] -fixed no 526 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[3\] -fixed no 591 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/i_p2s_data\[1\] -fixed no 556 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_0 -fixed no 616 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[4\] -fixed no 580 130
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[6\] -fixed no 536 142
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[0\] -fixed no 866 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[0\] -fixed no 598 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[13\] -fixed no 493 163
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled -fixed no 845 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[74\] -fixed no 467 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/src_req -fixed no 477 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_2 -fixed no 476 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_md_get_phy_address_0_sqmuxa_0 -fixed no 531 174
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[6\] -fixed no 536 160
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[10\] -fixed no 841 184
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[7\] -fixed no 517 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_4_1 -fixed no 420 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[33\] -fixed no 558 186
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[33\] -fixed no 553 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[8\] -fixed no 568 111
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2 -fixed no 435 108
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns_o3\[3\] -fixed no 459 141
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[9\] -fixed no 867 178
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[14\] -fixed no 450 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[5\] -fixed no 608 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[3\] -fixed no 845 154
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_2_1.N_120_i -fixed no 538 156
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKbR/b3_P_F_6_4_1 -fixed no 573 165
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[4\] -fixed no 425 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[3\] -fixed no 414 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST.un1_write_reg_en -fixed no 864 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[2\] -fixed no 581 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[2\] -fixed no 554 163
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[14\] -fixed no 557 139
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_OUT_d\[4\] -fixed no 588 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_4_1_1 -fixed no 473 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[5\] -fixed no 518 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_0_RNI9FTH2 -fixed no 432 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[73\] -fixed no 543 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[0\] -fixed no 602 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_edge_detect -fixed no 851 145
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[14\] -fixed no 377 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_0_RNIBAEA3 -fixed no 605 168
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[4\] -fixed no 356 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[60\] -fixed no 428 186
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_0\[0\] -fixed no 526 171
set_location ident_coreinst/IICE_INST/mdiclink_reg\[32\] -fixed no 465 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/ClkDomain_Buf_rden -fixed no 585 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[229\] -fixed no 454 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_4_1_1 -fixed no 447 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[48\] -fixed no 553 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[5\] -fixed no 612 166
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_RNILCGR\[8\] -fixed no 366 57
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[64\] -fixed no 477 130
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[4\] -fixed no 484 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[7\] -fixed no 545 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[5\] -fixed no 546 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[110\] -fixed no 428 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_21_0 -fixed no 521 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data_RNO -fixed no 405 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[5\] -fixed no 553 166
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_0 -fixed no 602 174
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_am\[7\] -fixed no 853 153
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[11\] -fixed no 522 169
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[205\] -fixed no 421 124
set_location ident_coreinst/comm_block_INST/b11_uRrc_9urXBb\[0\] -fixed no 546 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_4_1 -fixed no 477 117
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[52\] -fixed no 461 124
set_location CommsFPGA_top_0/q\[0\] -fixed no 643 151
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[22\] -fixed no 460 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_0 -fixed no 445 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_0 -fixed no 493 135
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[16\] -fixed no 503 141
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_u_i_m2_0_1 -fixed no 529 156
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_4_1_1 -fixed no 501 123
set_location CommsFPGA_top_0/idle_line_s_r\[1\] -fixed no 445 150
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[10\] -fixed no 382 160
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[6\] -fixed no 535 142
set_location ident_coreinst/IICE_INST/mdiclink_reg\[69\] -fixed no 419 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[23\] -fixed no 596 172
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[17\] -fixed no 871 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/REGISTER_CLEAR_INST.un1_write_reg_en_3_0_0_a4 -fixed no 865 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[11\] -fixed no 500 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE\[0\] -fixed no 552 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_4_1 -fixed no 470 120
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count_RNO\[0\] -fixed no 576 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_0 -fixed no 471 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[191\] -fixed no 482 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr_RNO\[3\] -fixed no 386 105
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[13\] -fixed no 453 142
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1 -fixed no 662 204
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_0_sqmuxa_2 -fixed no 389 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[59\] -fixed no 463 103
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_IN_d\[2\] -fixed no 596 112
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[71\] -fixed no 485 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[4\] -fixed no 567 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[154\] -fixed no 483 136
set_location ident_coreinst/comm_block_INST/jtagi/b10_8Kz_rKlrtX_RNO -fixed no 547 123
set_location ident_coreinst/IICE_INST/mdiclink_reg\[29\] -fixed no 422 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[7\] -fixed no 583 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[12\] -fixed no 520 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_11 -fixed no 378 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[46\] -fixed no 604 175
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[17\] -fixed no 549 136
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[8\] -fixed no 423 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_4_1_1 -fixed no 453 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[13\] -fixed no 492 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_ns\[2\] -fixed no 845 153
set_location CommsFPGA_top_0/idle_line_s\[0\] -fixed no 444 151
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_4\[0\] -fixed no 360 54
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/reset_all_pkt_cntrs_0_sqmuxa_i_a2_2 -fixed no 855 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[3\] -fixed no 415 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[20\] -fixed no 415 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_am\[6\] -fixed no 856 153
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[20\] -fixed no 148 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_2 -fixed no 454 111
set_location ident_coreinst/IICE_INST/mdiclink_reg\[2\] -fixed no 443 112
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc -fixed no 842 181
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_0_RNIEM9T2 -fixed no 492 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[10\] -fixed no 503 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE\[3\] -fixed no 398 106
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_4\[0\] -fixed no 389 60
set_location m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1 -fixed no 865 184
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[48\] -fixed no 422 189
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEI0/b3_P_F_6_0_RNITR0O2 -fixed no 449 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[2\] -fixed no 400 141
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO_0\[2\] -fixed no 365 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_4_1 -fixed no 614 165
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[28\] -fixed no 413 136
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/N_660_i -fixed no 399 156
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[0\] -fixed no 575 114
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[1\] -fixed no 353 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[4\] -fixed no 563 160
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[2\] -fixed no 431 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_scratch_reg_en -fixed no 872 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[9\] -fixed no 518 168
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[27\] -fixed no 538 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[3\] -fixed no 429 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[15\] -fixed no 403 103
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[2\] -fixed no 512 163
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[242\] -fixed no 482 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_srsts\[4\] -fixed no 412 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[128\] -fixed no 427 118
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0\[1\] -fixed no 379 61
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[11\] -fixed no 415 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_0_RNI4CQ23 -fixed no 471 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/field_cntr_RNO\[1\] -fixed no 566 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[3\] -fixed no 459 129
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1 -fixed no 219 192
set_location ident_coreinst/IICE_INST/b5_nUTGT/un13\[2\] -fixed no 445 141
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_OFWNT9_ab_0_a2_0_m1_e_2 -fixed no 543 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[184\] -fixed no 481 139
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[2\] -fixed no 464 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[232\] -fixed no 433 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[0\] -fixed no 398 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_bm\[4\] -fixed no 867 153
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_i_0\[8\] -fixed no 534 177
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[71\] -fixed no 557 135
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[27\] -fixed no 411 136
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[75\] -fixed no 425 186
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[4\] -fixed no 455 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[1\] -fixed no 578 148
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[27\] -fixed no 415 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_21_0_a2 -fixed no 528 177
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[15\] -fixed no 454 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_out_d\[3\] -fixed no 853 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_0 -fixed no 475 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg\[3\] -fixed no 857 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_get_reg_address_RNO -fixed no 539 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[3\] -fixed no 410 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_2 -fixed no 472 129
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_xoU0_WMrtX_0_sqmuxa -fixed no 462 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[163\] -fixed no 474 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGS/b3_P_F_6_2 -fixed no 461 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[13\] -fixed no 556 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RDATA_r\[2\] -fixed no 598 148
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[43\] -fixed no 553 189
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[8\] -fixed no 371 55
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg\[5\] -fixed no 854 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[98\] -fixed no 465 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_0_RNIIC922 -fixed no 508 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEq0/b3_P_F_6_2 -fixed no 481 102
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[16\] -fixed no 400 135
set_location ident_coreinst/IICE_INST/mdiclink_reg\[44\] -fixed no 597 166
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[20\] -fixed no 566 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[234\] -fixed no 445 127
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[12\] -fixed no 384 61
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[9\] -fixed no 463 139
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb_0_sqmuxa_0_a2_RNIQN0L2 -fixed no 553 123
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_RNI8O1S\[0\] -fixed no 543 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[77\] -fixed no 461 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset_8_0_a2 -fixed no 525 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv\[1\] -fixed no 396 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeR/b3_P_F_6_2 -fixed no 498 135
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[1\] -fixed no 514 136
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/int_data\[0\] -fixed no 450 142
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold_RNICEKT\[8\] -fixed no 371 114
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM\[4\] -fixed no 363 115
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_OFWNT9_ab_0_a2 -fixed no 539 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[0\] -fixed no 851 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_0 -fixed no 567 165
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[11\] -fixed no 865 181
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[20\] -fixed no 529 139
set_location ident_coreinst/IICE_INST/mdiclink_reg\[54\] -fixed no 435 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_2 -fixed no 498 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/fulli_0 -fixed no 597 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[58\] -fixed no 422 187
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en_RNI77EH2 -fixed no 858 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a4\[1\] -fixed no 517 171
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[13\] -fixed no 514 169
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0_RNO\[0\] -fixed no 510 162
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[12\] -fixed no 494 166
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[2\] -fixed no 446 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data -fixed no 401 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[52\] -fixed no 423 189
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_out_d\[1\] -fixed no 871 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.bit_cntr_9_i_0_o2\[3\] -fixed no 393 111
set_location m2s010_som_sb_0/CORERESETP_0/sdif3_spll_lock_q1 -fixed no 853 181
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.un1_b7_nYJ_BFM8 -fixed no 539 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_4_1_1 -fixed no 612 165
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[2\] -fixed no 866 175
set_location ident_coreinst/IICE_INST/mdiclink_reg\[79\] -fixed no 474 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[24\] -fixed no 398 138
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[14\] -fixed no 863 174
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[5\] -fixed no 130 133
set_location CommsFPGA_top_0/q\[8\] -fixed no 644 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE\[1\] -fixed no 557 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte_valid -fixed no 459 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[0\] -fixed no 541 166
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[76\] -fixed no 424 187
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0 -fixed no 504 168
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIA/b3_P_F_6_0 -fixed no 468 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[96\] -fixed no 462 112
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0_0\[0\] -fixed no 377 160
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[18\] -fixed no 371 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[0\] -fixed no 409 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 599 127
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY\[1\] -fixed no 870 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[14\] -fixed no 533 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[6\] -fixed no 536 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[6\] -fixed no 415 115
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[66\] -fixed no 477 136
set_location m2s010_som_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base -fixed no 864 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_4_1 -fixed no 499 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_4_1_1 -fixed no 492 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxR/b3_P_F_6_0_RNI6RTH3 -fixed no 601 168
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[10\] -fixed no 539 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address_311 -fixed no 535 165
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[103\] -fixed no 459 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[6\] -fixed no 510 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2\[5\] -fixed no 869 153
set_location CommsFPGA_CCC_0/GL1_INST -fixed no 438 108
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[1\] -fixed no 400 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[170\] -fixed no 473 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[13\] -fixed no 530 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_18 -fixed no 376 117
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[1\] -fixed no 458 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[18\] -fixed no 431 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEV0/b3_P_F_6_2 -fixed no 471 114
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[15\] -fixed no 547 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[13\] -fixed no 401 103
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[14\] -fixed no 497 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[12\] -fixed no 424 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO\[0\] -fixed no 397 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[4\] -fixed no 605 130
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNIKH8M\[9\] -fixed no 383 57
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[4\] -fixed no 380 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_2 -fixed no 492 123
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[9\] -fixed no 840 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[80\] -fixed no 498 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[236\] -fixed no 481 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKER0/b3_P_F_6_4_1_1 -fixed no 451 111
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[32\] -fixed no 533 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state\[3\] -fixed no 529 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwU/b3_P_F_6_4_1_1 -fixed no 477 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/isampler_clk1x_en -fixed no 377 118
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_RNO\[0\] -fixed no 576 123
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[18\] -fixed no 498 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/N_151_i -fixed no 856 150
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGn/b3_P_F_6_2 -fixed no 488 138
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[0\] -fixed no 493 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts\[4\] -fixed no 554 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[6\] -fixed no 601 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[72\] -fixed no 477 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/src_ack -fixed no 469 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[6\] -fixed no 529 166
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[6\] -fixed no 540 172
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[80\] -fixed no 548 139
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[39\] -fixed no 589 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[9\] -fixed no 418 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[7\] -fixed no 853 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[2\] -fixed no 407 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[5\] -fixed no 593 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[4\] -fixed no 580 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_0 -fixed no 424 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[11\] -fixed no 558 166
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[20\] -fixed no 505 129
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[25\] -fixed no 530 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[9\] -fixed no 409 100
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[11\] -fixed no 374 55
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[219\] -fixed no 372 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[9\] -fixed no 425 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[9\] -fixed no 515 165
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[4\] -fixed no 553 157
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[56\] -fixed no 420 189
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[10\] -fixed no 871 181
set_location ident_coreinst/IICE_INST/mdiclink_reg\[39\] -fixed no 613 172
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable -fixed no 856 181
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[1\] -fixed no 594 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwA/b3_P_F_6_0_RNIGRQF2 -fixed no 469 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_2 -fixed no 488 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_o5_0_i_a2\[2\] -fixed no 405 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[13\] -fixed no 542 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/iint_reg\[2\] -fixed no 846 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[6\] -fixed no 529 159
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[2\] -fixed no 528 159
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_1_sqmuxa -fixed no 385 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address_315 -fixed no 530 165
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[12\] -fixed no 503 142
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_N_3L3_1_0 -fixed no 546 126
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0_a3 -fixed no 875 174
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[43\] -fixed no 600 169
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_0_RNI4DTD2 -fixed no 485 126
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_clr_sync\[1\] -fixed no 843 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_4_1 -fixed no 456 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[15\] -fixed no 391 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxJ/b3_P_F_6_0 -fixed no 617 165
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_4_1 -fixed no 452 126
set_location m2s010_som_sb_0/CORERESETP_0/un14_count_ddr -fixed no 848 183
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_8_0_iv\[1\] -fixed no 387 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGR/b3_P_F_6_0_RNI4GPT2 -fixed no 385 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[1\] -fixed no 515 163
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[15\] -fixed no 556 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en_RNII1AT -fixed no 854 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[9\] -fixed no 465 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeI/b3_P_F_6_4_1_1 -fixed no 454 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_1\[13\] -fixed no 508 168
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/int_data\[3\] -fixed no 446 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[72\] -fixed no 556 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_RNO\[4\] -fixed no 533 174
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr -fixed no 381 162
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[5\] -fixed no 861 154
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[10\] -fixed no 131 132
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_0_RNIVS372 -fixed no 499 135
set_location ident_coreinst/IICE_INST/b3_SoW/b8_FZFFLXYE\[4\] -fixed no 530 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[0\] -fixed no 465 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_24_0 -fixed no 518 171
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/mdio_reg -fixed no 528 166
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[3\] -fixed no 375 61
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address_312 -fixed no 534 165
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_0_sqmuxa_9 -fixed no 408 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEJ0/b3_P_F_6_4_1 -fixed no 472 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr_RNO\[2\] -fixed no 391 105
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[0\] -fixed no 470 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[194\] -fixed no 508 124
set_location ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy4_0_a2_0_1 -fixed no 545 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_0_RNI6T8L3 -fixed no 492 105
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[24\] -fixed no 403 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[5\] -fixed no 557 163
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[5\] -fixed no 464 112
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_timeout_int_clr -fixed no 848 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_3\[0\] -fixed no 531 177
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[31\] -fixed no 536 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_4_1_1 -fixed no 513 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[17\] -fixed no 425 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[9\] -fixed no 614 166
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr_11 -fixed no 379 162
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[7\] -fixed no 872 180
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[6\] -fixed no 872 178
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[14\] -fixed no 545 136
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[0\] -fixed no 540 130
set_location ident_coreinst/IICE_INST/b13_wRBtT_ME83hHx -fixed no 486 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[4\] -fixed no 589 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_0 -fixed no 493 111
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[1\] -fixed no 350 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[24\] -fixed no 565 139
set_location CommsFPGA_top_0/q\[13\] -fixed no 649 166
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[13\] -fixed no 539 166
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_OUT_d\[3\] -fixed no 590 112
set_location CommsFPGA_top_0/ClkDivider_RNO\[1\] -fixed no 651 168
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_0_RNICA942 -fixed no 449 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[1\] -fixed no 601 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un15_imii_mux_control_en -fixed no 866 150
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[11\] -fixed no 435 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxq/b3_P_F_6_4_1_1 -fixed no 589 171
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[7\] -fixed no 434 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[11\] -fixed no 387 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_4_1 -fixed no 462 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs\[3\] -fixed no 471 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr_11 -fixed no 376 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[64\] -fixed no 555 136
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr_10 -fixed no 361 54
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[26\] -fixed no 408 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[30\] -fixed no 578 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_RNO\[3\] -fixed no 581 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b25_O2yyf_fG2_MiQA1E6_Z_lnxob/o_3 -fixed no 487 123
set_location ident_coreinst/IICE_INST/mdiclink_reg\[10\] -fixed no 484 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[129\] -fixed no 429 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[28\] -fixed no 498 130
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_IN_d\[0\] -fixed no 599 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwR/b3_P_F_6_0 -fixed no 501 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23\[13\] -fixed no 507 168
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_8 -fixed no 518 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[4\] -fixed no 580 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[2\] -fixed no 593 130
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[9\] -fixed no 489 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nfs\[1\] -fixed no 459 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[16\] -fixed no 368 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[118\] -fixed no 460 112
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[24\] -fixed no 536 136
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[60\] -fixed no 557 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[1\] -fixed no 458 129
set_location CommsFPGA_top_0/ClkDivider\[0\] -fixed no 652 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[4\] -fixed no 121 132
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[8\] -fixed no 549 157
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[7\] -fixed no 548 130
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[10\] -fixed no 526 139
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_0_0\[0\] -fixed no 377 61
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[8\] -fixed no 548 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[7\] -fixed no 383 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[51\] -fixed no 426 190
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_md_transfer_cnt_reset_1_sqmuxa_3_0 -fixed no 525 171
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[28\] -fixed no 537 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[2\] -fixed no 586 130
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/N_658_i -fixed no 381 57
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[69\] -fixed no 558 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_out_d\[3\] -fixed no 867 151
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a2\[0\] -fixed no 519 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_4_1 -fixed no 605 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[6\] -fixed no 577 124
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_out -fixed no 362 55
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[1\] -fixed no 865 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[71\] -fixed no 475 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[40\] -fixed no 578 142
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[2\] -fixed no 351 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_4_1_1 -fixed no 428 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[30\] -fixed no 502 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[13\] -fixed no 530 172
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[6\] -fixed no 462 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[9\] -fixed no 509 165
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_0_RNITTLL2 -fixed no 615 165
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_0 -fixed no 451 114
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr_9 -fixed no 388 159
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1 -fixed no 663 204
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[2\] -fixed no 528 163
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_4_1 -fixed no 501 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM\[3\] -fixed no 581 127
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[4\] -fixed no 547 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_4_1 -fixed no 390 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_byte\[6\] -fixed no 408 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_2_1.SUM_0_o4\[4\] -fixed no 539 156
set_location m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_q1 -fixed no 841 181
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[7\] -fixed no 487 142
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0_N_3L3_1_N_2L1 -fixed no 542 126
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIO9OG\[9\] -fixed no 376 162
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1 -fixed no 666 174
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/phy_address\[1\] -fixed no 528 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[19\] -fixed no 363 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/i_start_bit_mask_RNIFERE -fixed no 406 105
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[47\] -fixed no 603 175
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_8\[3\] -fixed no 507 162
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[15\] -fixed no 478 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_4_1_1 -fixed no 386 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[147\] -fixed no 496 139
set_location ident_coreinst/IICE_INST/mdiclink_reg\[4\] -fixed no 379 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[11\] -fixed no 424 130
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[0\] -fixed no 389 61
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[14\] -fixed no 154 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKE0/b3_P_F_6_0_RNIUK683 -fixed no 447 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_0 -fixed no 422 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[48\] -fixed no 422 190
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[84\] -fixed no 541 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[5\] -fixed no 523 157
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[142\] -fixed no 455 115
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_edge_detect -fixed no 841 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_out_d\[2\] -fixed no 873 151
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12s2_0 -fixed no 558 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[9\] -fixed no 549 160
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[137\] -fixed no 456 103
set_location ident_coreinst/IICE_INST/mdiclink_reg\[63\] -fixed no 447 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[6\] -fixed no 423 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[69\] -fixed no 480 106
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un3_debounce_in_rs -fixed no 389 160
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_MII_MUX_control_reg\[2\] -fixed no 850 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[132\] -fixed no 427 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[52\] -fixed no 565 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[14\] -fixed no 402 103
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[6\] -fixed no 564 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_4_1 -fixed no 421 120
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[10\] -fixed no 358 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[4\] -fixed no 420 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE\[3\] -fixed no 564 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[11\] -fixed no 415 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_2 -fixed no 484 138
set_location CommsFPGA_top_0/q\[6\] -fixed no 642 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[2\] -fixed no 374 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[153\] -fixed no 480 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_4_1_1 -fixed no 619 168
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[1\] -fixed no 514 135
set_location ident_coreinst/IICE_INST/mdiclink_reg\[23\] -fixed no 437 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[4\] -fixed no 606 136
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[53\] -fixed no 465 124
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[23\] -fixed no 457 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIQ6T1\[0\] -fixed no 422 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[72\] -fixed no 556 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[80\] -fixed no 430 187
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[20\] -fixed no 542 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_RNO\[0\] -fixed no 533 177
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[16\] -fixed no 541 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[5\] -fixed no 579 123
set_location ident_coreinst/IICE_INST/b3_SoW/N_16_i -fixed no 535 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a2\[6\] -fixed no 537 174
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/N_659_i -fixed no 372 57
set_location CommsFPGA_top_0/BIT_CLK -fixed no 642 106
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[10\] -fixed no 373 55
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2\[4\] -fixed no 870 153
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[40\] -fixed no 613 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_out_xhdl1\[0\] -fixed no 590 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_4_1_1 -fixed no 500 105
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/int_data\[2\] -fixed no 454 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d\[2\] -fixed no 640 151
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/un1_b3_ORb9_1_or_0_a2 -fixed no 560 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[23\] -fixed no 564 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a4_1_4\[0\] -fixed no 517 174
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[2\] -fixed no 512 162
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_a0_0\[2\] -fixed no 864 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_2 -fixed no 494 111
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[8\] -fixed no 541 130
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3\[2\] -fixed no 403 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[8\] -fixed no 405 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[6\] -fixed no 545 172
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_0\[10\] -fixed no 525 165
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[14\] -fixed no 875 178
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_a2\[7\] -fixed no 864 153
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr_RNI1HQI\[15\] -fixed no 394 60
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts\[0\] -fixed no 552 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_i_RNIAD1M\[5\] -fixed no 563 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIR/b3_P_F_6_0 -fixed no 451 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_3_0_a2\[0\] -fixed no 531 156
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[2\] -fixed no 374 61
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_4_1_1 -fixed no 391 123
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state_ns\[5\] -fixed no 863 180
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dst_req_d -fixed no 479 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[10\] -fixed no 411 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_8 -fixed no 425 105
set_location m2s010_som_sb_0/CORECONFIGP_0/INIT_DONE_q2 -fixed no 872 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[183\] -fixed no 483 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[12\] -fixed no 562 169
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[12\] -fixed no 412 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_0 -fixed no 609 168
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr_RNI2KTI1\[12\] -fixed no 862 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[18\] -fixed no 398 135
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un9_tx_enable_10 -fixed no 578 114
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[7\] -fixed no 875 184
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_0_0_a2_0_0\[5\] -fixed no 398 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[53\] -fixed no 477 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/imanches_in_dly\[0\] -fixed no 405 112
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[10\] -fixed no 551 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[11\] -fixed no 424 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[15\] -fixed no 423 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[15\] -fixed no 501 169
set_location m2s010_som_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base -fixed no 636 166
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_2 -fixed no 452 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_2 -fixed no 462 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/N_653_i -fixed no 440 120
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_11 -fixed no 349 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwI/b3_P_F_6_2 -fixed no 470 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[34\] -fixed no 577 139
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[6\] -fixed no 358 112
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[10\] -fixed no 359 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_13 -fixed no 135 132
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[7\] -fixed no 864 180
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKe/b3_P_F_6_2 -fixed no 433 126
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[78\] -fixed no 437 112
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[69\] -fixed no 501 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[7\] -fixed no 511 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r_RNO\[0\] -fixed no 596 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[222\] -fixed no 376 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeU/b3_P_F_6_4_1_1 -fixed no 460 102
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[6\] -fixed no 420 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_0 -fixed no 382 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[6\] -fixed no 582 130
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[6\] -fixed no 432 112
set_location ident_coreinst/IICE_INST/mdiclink_reg\[8\] -fixed no 475 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[64\] -fixed no 556 142
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[0\] -fixed no 540 129
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.un16_jam_cntr_0_a3_3_3 -fixed no 572 111
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[28\] -fixed no 512 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a4_1_6\[0\] -fixed no 526 174
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_9 -fixed no 517 141
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[76\] -fixed no 424 186
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[12\] -fixed no 153 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[178\] -fixed no 508 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[4\] -fixed no 545 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/EPT2.op_le.op_le.un3_emptyilto7 -fixed no 589 126
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[21\] -fixed no 507 130
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[20\] -fixed no 542 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[14\] -fixed no 563 172
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[67\] -fixed no 554 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[4\] -fixed no 609 130
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23_10 -fixed no 373 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[160\] -fixed no 486 127
set_location CoreAPB3_0/g0_1 -fixed no 872 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO\[11\] -fixed no 521 168
set_location ident_coreinst/IICE_INST/mdiclink_reg\[73\] -fixed no 420 112
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk2.b3_nUT\[9\] -fixed no 432 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_2 -fixed no 482 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[224\] -fixed no 381 124
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[80\] -fixed no 430 186
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[14\] -fixed no 440 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[83\] -fixed no 540 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[44\] -fixed no 585 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_Enable -fixed no 570 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_12 -fixed no 134 132
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[3\] -fixed no 871 184
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1_r\[2\] -fixed no 565 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[17\] -fixed no 396 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[5\] -fixed no 532 163
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[11\] -fixed no 498 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[2\] -fixed no 543 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[19\] -fixed no 594 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_temp -fixed no 394 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_4 -fixed no 518 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[1\] -fixed no 607 136
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[27\] -fixed no 538 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[8\] -fixed no 399 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[1\] -fixed no 541 157
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKx/b3_P_F_6_0_RNIIR4T2 -fixed no 374 123
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/DEBOUNCE_PROC.un1_debounce_cntr_9 -fixed no 392 60
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[6\] -fixed no 856 178
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[57\] -fixed no 447 115
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[27\] -fixed no 448 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a4_1\[0\] -fixed no 519 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr_RNO\[12\] -fixed no 448 138
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[8\] -fixed no 404 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr\[2\] -fixed no 578 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_4_1_1 -fixed no 608 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[0\] -fixed no 575 115
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/field_cntr\[0\] -fixed no 571 115
set_location ident_coreinst/IICE_INST/mdiclink_reg\[65\] -fixed no 498 106
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[6\] -fixed no 534 162
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[13\] -fixed no 501 163
set_location ident_coreinst/IICE_INST/mdiclink_reg\[67\] -fixed no 502 103
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[7\] -fixed no 555 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKw/b3_P_F_6_0 -fixed no 455 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[90\] -fixed no 452 127
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[16\] -fixed no 400 136
set_location m2s010_som_sb_0/CORECONFIGP_0/soft_reset_reg\[4\] -fixed no 856 175
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[0\] -fixed no 548 169
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIJ/b3_P_F_6_2 -fixed no 490 105
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[64\] -fixed no 555 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[78\] -fixed no 495 103
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[119\] -fixed no 456 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_4_1_1 -fixed no 496 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iMII_MUX_control_en -fixed no 866 151
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_u_0 -fixed no 548 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_get_reg_data_in -fixed no 516 172
set_location CommsFPGA_top_0/idle_line_s_RNICHO9\[1\] -fixed no 446 150
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/MAN_OUT_DATA_PROC.MANCHESTER_OUT_1 -fixed no 588 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del\[0\] -fixed no 576 124
set_location ident_coreinst/IICE_INST/mdiclink_reg\[25\] -fixed no 467 106
set_location ident_coreinst/IICE_INST/mdiclink_reg\[27\] -fixed no 467 124
set_location CommsFPGA_top_0/q\[20\] -fixed no 656 166
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[8\] -fixed no 527 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/SFD_timeout_RNO -fixed no 399 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[9\] -fixed no 421 127
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un9_tx_enable_13 -fixed no 599 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1_r\[3\] -fixed no 564 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_2 -fixed no 623 168
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_a/o_9 -fixed no 490 135
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr_0_RNIT17T\[1\] -fixed no 369 57
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[14\] -fixed no 518 166
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs\[0\] -fixed no 470 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/m57 -fixed no 508 162
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_4_1_1 -fixed no 494 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/phy_address\[0\] -fixed no 532 175
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[41\] -fixed no 558 190
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m31_0_a3_1 -fixed no 574 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NoClock_Detected -fixed no 395 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_4_1 -fixed no 494 105
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[14\] -fixed no 450 139
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_out_d\[1\] -fixed no 874 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[100\] -fixed no 470 118
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG2_DONE_clk_base -fixed no 862 181
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[5\] -fixed no 868 184
set_location ident_coreinst/IICE_INST/mdiclink_reg\[40\] -fixed no 612 172
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[30\] -fixed no 473 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_4_1 -fixed no 607 174
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[0\] -fixed no 513 163
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoR/b3_P_F_6_4_1 -fixed no 495 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/i_p2s_data\[3\] -fixed no 562 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[9\] -fixed no 385 112
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[5\] -fixed no 534 142
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/prbs_gen_hold\[4\] -fixed no 353 115
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NO_CLK_DETECT_PROC.un5_manches_in_dly_9 -fixed no 417 99
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[0\] -fixed no 542 166
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_address\[3\] -fixed no 537 166
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count\[2\] -fixed no 532 157
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1\[3\] -fixed no 564 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[226\] -fixed no 422 121
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[16\] -fixed no 532 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[39\] -fixed no 552 189
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[2\] -fixed no 581 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[16\] -fixed no 152 136
set_location ident_coreinst/IICE_INST/mdiclink_reg\[33\] -fixed no 588 175
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[15\] -fixed no 868 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[76\] -fixed no 458 106
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un3_debounce_in_rs -fixed no 379 55
set_location ident_coreinst/IICE_INST/mdiclink_reg\[50\] -fixed no 472 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register14\[5\] -fixed no 561 163
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_1 -fixed no 536 165
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in -fixed no 523 175
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[13\] -fixed no 360 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[1\] -fixed no 531 162
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_0/o_11 -fixed no 448 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_RNO\[6\] -fixed no 524 174
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[9\] -fixed no 531 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns\[3\] -fixed no 562 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_4_1_1 -fixed no 570 165
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_I/o_11 -fixed no 497 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKb/b3_P_F_6_0 -fixed no 395 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[33\] -fixed no 576 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_0_a2\[3\] -fixed no 599 126
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[8\] -fixed no 360 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/mdio_rd_wr -fixed no 516 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_2 -fixed no 469 120
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[15\] -fixed no 500 103
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[2\] -fixed no 552 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_0_a4\[0\] -fixed no 580 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_8/o -fixed no 600 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_RNO\[2\] -fixed no 383 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/START_BIT_COUNTER_PROC.un1_start_bit_cntr_10_RNIQ00G -fixed no 421 105
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[17\] -fixed no 531 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGJ/b3_P_F_6_4_1_1 -fixed no 490 126
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[30\] -fixed no 528 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_Enable_RNO -fixed no 570 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/iNRZ_data_RNO_0 -fixed no 401 117
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[27\] -fixed no 508 136
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[15\] -fixed no 530 121
set_location CommsFPGA_top_0/q\[2\] -fixed no 638 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNII2SS1\[1\] -fixed no 553 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[3\] -fixed no 609 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/sig_out_d\[0\] -fixed no 869 148
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[15\] -fixed no 512 169
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoq/b3_P_F_6_0 -fixed no 498 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_0 -fixed no 503 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[63\] -fixed no 555 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/i_int_mask_reg\[6\] -fixed no 849 151
set_location ident_coreinst/IICE_INST/b3_SoW/b12_PSyi_KyDbLbb\[2\] -fixed no 527 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[36\] -fixed no 556 190
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[9\] -fixed no 418 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_a5_1_0_0_a2\[5\] -fixed no 404 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[4\] -fixed no 609 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[8\] -fixed no 546 157
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_lm_0\[3\] -fixed no 410 141
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[2\] -fixed no 870 175
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[4\] -fixed no 535 162
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_out -fixed no 538 175
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[193\] -fixed no 559 127
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[10\] -fixed no 358 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKII/b3_P_F_6_0_RNI3HLE3 -fixed no 495 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[4\] -fixed no 545 160
set_location m2s010_som_sb_0/CORERESETP_0/next_count_ddr_enable_0_sqmuxa_0_a3 -fixed no 854 180
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[28\] -fixed no 410 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoQ0/b3_P_F_6_0 -fixed no 552 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[12\] -fixed no 446 138
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[1\] -fixed no 373 61
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL\[2\] -fixed no 547 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_4_1_1 -fixed no 461 105
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b9_vbTtJX_ab_0_a2 -fixed no 528 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_0 -fixed no 472 135
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_out -fixed no 381 163
set_location m2s010_som_sb_0/CORERESETP_0/CONFIG1_DONE_q1 -fixed no 858 181
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[26\] -fixed no 539 127
set_location CommsFPGA_top_0/q_RNO\[0\] -fixed no 643 150
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[43\] -fixed no 583 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr\[4\] -fixed no 567 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[58\] -fixed no 422 186
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[80\] -fixed no 492 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[2\] -fixed no 608 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[8\] -fixed no 429 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register5\[15\] -fixed no 552 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m50_ns_1 -fixed no 395 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_0 -fixed no 466 123
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_am\[5\] -fixed no 861 153
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[1\] -fixed no 555 124
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_0_0_o2_1\[5\] -fixed no 401 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE\[2\] -fixed no 573 115
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[59\] -fixed no 554 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932 -fixed no 521 162
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[16\] -fixed no 541 136
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[6\] -fixed no 560 172
set_location ident_coreinst/IICE_INST/mdiclink_reg\[75\] -fixed no 463 112
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[4\] -fixed no 869 175
set_location ident_coreinst/IICE_INST/mdiclink_reg\[77\] -fixed no 432 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKES0/b3_P_F_6_4_1 -fixed no 456 111
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[26\] -fixed no 505 136
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[44\] -fixed no 621 169
set_location ident_coreinst/IICE_INST/b5_nUTGT/b6_Ocm0rW_0\[2\] -fixed no 454 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[10\] -fixed no 386 112
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[27\] -fixed no 537 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.bit_cntr_9_i_0_o2_0\[2\] -fixed no 385 102
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_out_d\[2\] -fixed no 859 148
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[12\] -fixed no 843 184
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_a4_2\[0\] -fixed no 524 171
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[25\] -fixed no 538 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoI/b3_P_F_6_4_1 -fixed no 479 120
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[9\] -fixed no 456 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[12\] -fixed no 388 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[3\] -fixed no 391 103
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer\[3\] -fixed no 128 133
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns_1\[2\] -fixed no 560 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[10\] -fixed no 538 172
set_location m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_clk_base -fixed no 870 184
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_0\[1\] -fixed no 378 160
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim -fixed no 434 108
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts\[1\] -fixed no 557 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[1\] -fixed no 389 103
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register0\[11\] -fixed no 512 166
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[15\] -fixed no 387 160
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[75\] -fixed no 425 187
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[26\] -fixed no 531 136
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[9\] -fixed no 381 61
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[27\] -fixed no 411 135
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[22\] -fixed no 399 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[53\] -fixed no 421 189
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[72\] -fixed no 542 142
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr_RNIN8OG\[8\] -fixed no 377 162
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[8\] -fixed no 459 138
set_location ident_coreinst/IICE_INST/b3_SoW/b9_PSyil9s_2 -fixed no 499 142
set_location ident_coreinst/comm_block_INST/b7_Rcmi_ql/genblk1.b10_dZst39_EF3_18 -fixed no 540 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxV/b3_P_F_6_0_RNIUSKI2 -fixed no 568 165
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[6\] -fixed no 457 138
set_location m2s010_som_sb_0/CORERESETP_0/un8_ddr_settled_clk_base -fixed no 853 180
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[8\] -fixed no 525 169
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[5\] -fixed no 407 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[14\] -fixed no 496 169
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[27\] -fixed no 412 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_2 -fixed no 449 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un11_rx_center_sample_0_a2_0_a2 -fixed no 384 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_0 -fixed no 427 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[212\] -fixed no 391 124
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[5\] -fixed no 836 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[39\] -fixed no 622 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_xhdl1_i_o2\[4\] -fixed no 594 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[179\] -fixed no 514 130
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[18\] -fixed no 525 141
set_location m2s010_som_sb_0/CORERESETP_0/ddr_settled_q1 -fixed no 840 181
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[2\] -fixed no 506 139
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[6\] -fixed no 486 142
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/dst_ack -fixed no 469 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_4_1_1 -fixed no 500 102
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[15\] -fixed no 441 106
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[6\] -fixed no 607 130
set_location ident_coreinst/IICE_INST/mdiclink_reg\[6\] -fixed no 394 121
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[32\] -fixed no 496 130
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[12\] -fixed no 491 103
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs_d_0\[0\] -fixed no 646 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE\[4\] -fixed no 412 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[57\] -fixed no 553 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[9\] -fixed no 502 163
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeS/b3_P_F_6_2 -fixed no 495 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[49\] -fixed no 424 189
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[20\] -fixed no 364 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[0\] -fixed no 551 166
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[12\] -fixed no 448 139
set_location ident_coreinst/IICE_INST/mdiclink_reg\[35\] -fixed no 650 169
set_location ident_coreinst/IICE_INST/mdiclink_reg\[37\] -fixed no 611 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/READY_DELAY_PROC.un5_apb3_rst_0_a2 -fixed no 863 150
set_location m2s010_som_sb_0/CORERESETP_0/sm0_state\[5\] -fixed no 855 178
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIU/b3_P_F_6_2 -fixed no 466 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[214\] -fixed no 389 124
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[19\] -fixed no 526 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_i_a2_0\[8\] -fixed no 532 177
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[1\] -fixed no 410 115
set_location CommsFPGA_top_0/q\[18\] -fixed no 654 166
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[14\] -fixed no 529 121
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_2 -fixed no 600 168
set_location ident_coreinst/IICE_INST/mdiclink_reg\[80\] -fixed no 479 115
set_location CommsFPGA_top_0/q\[19\] -fixed no 655 166
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_1\[12\] -fixed no 510 168
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_7 -fixed no 523 159
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_0_RNI908J2 -fixed no 428 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[7\] -fixed no 433 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_ns\[2\] -fixed no 403 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_4_1_1 -fixed no 463 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[25\] -fixed no 601 172
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[25\] -fixed no 417 136
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO_0_sqmuxa_6 -fixed no 516 141
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/DEBOUNCE_PROC.un1_debounce_cntr_9 -fixed no 382 54
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_4_1_1 -fixed no 424 123
set_location ident_coreinst/IICE_INST/mdiclink_reg\[11\] -fixed no 492 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r\[6\] -fixed no 583 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/clk1x_enable_RNO -fixed no 413 105
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[8\] -fixed no 533 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr\[1\] -fixed no 394 106
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[127\] -fixed no 420 118
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[12\] -fixed no 375 55
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[1\] -fixed no 610 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/un1_reset -fixed no 641 150
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_READ_PROC.un18_read_reg_en_i_o2_RNI2COS -fixed no 858 147
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_enable_q1 -fixed no 839 181
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[24\] -fixed no 506 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIq/b3_P_F_6_0 -fixed no 502 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGq/b3_P_F_6_4_1 -fixed no 420 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[122\] -fixed no 445 112
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[14\] -fixed no 382 121
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/field_cntr_RNO\[0\] -fixed no 571 114
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[12\] -fixed no 422 129
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[5\] -fixed no 869 154
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr\[2\] -fixed no 603 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[24\] -fixed no 602 172
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[19\] -fixed no 397 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RE_d1 -fixed no 594 148
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/COLLISION_DETECT_INT_SYNC/sig_out_d\[0\] -fixed no 865 148
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_bin_sync2\[3\] -fixed no 588 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKG/b3_P_F_6_2 -fixed no 493 123
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[240\] -fixed no 470 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[16\] -fixed no 402 136
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/read_reg_en_RNO -fixed no 860 150
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr\[3\] -fixed no 834 184
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoA/b3_P_F_6_4_1_1 -fixed no 600 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/MANCHESTER_IN_d\[0\] -fixed no 748 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKJ/b3_P_F_6_2 -fixed no 394 120
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[6\] -fixed no 541 172
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/MANCHESTER_IN_d_RNO\[0\] -fixed no 599 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_bin_sync2\[2\] -fixed no 600 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[209\] -fixed no 462 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[9\] -fixed no 560 160
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[150\] -fixed no 497 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[230\] -fixed no 439 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[0\] -fixed no 376 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray\[6\] -fixed no 603 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[1\] -fixed no 506 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_RNO -fixed no 424 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeQ0/b3_P_F_6_2 -fixed no 465 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/bit_cntr\[2\] -fixed no 391 106
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[7\] -fixed no 548 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[63\] -fixed no 501 112
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[54\] -fixed no 429 190
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16_RNIG4F02\[0\] -fixed no 513 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE\[0\] -fixed no 397 115
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_4_1 -fixed no 430 117
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[24\] -fixed no 539 124
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[7\] -fixed no 536 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[55\] -fixed no 564 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwJ/b3_P_F_6_0_RNI53T82 -fixed no 486 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxI/b3_P_F_6_0 -fixed no 604 171
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[2\] -fixed no 873 175
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_RNI55081\[0\] -fixed no 867 150
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[4\] -fixed no 561 160
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register17\[12\] -fixed no 505 169
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[216\] -fixed no 390 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIV/b3_P_F_6_4_1 -fixed no 501 111
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[168\] -fixed no 479 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_a5_1_0_0_a2_4\[5\] -fixed no 407 102
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[9\] -fixed no 421 129
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un9_tx_enable_11 -fixed no 595 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[7\] -fixed no 500 163
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[54\] -fixed no 464 106
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[24\] -fixed no 552 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un11_led_red_6 -fixed no 654 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/manches_ShiftReg\[1\] -fixed no 432 121
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[22\] -fixed no 399 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKen/b3_P_F_6_2 -fixed no 423 117
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[3\] -fixed no 421 142
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_i_a2_1\[4\] -fixed no 538 177
set_location m2s010_som_sb_0/CORERESETP_0/RESET_N_M2F_q1 -fixed no 872 184
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[12\] -fixed no 554 139
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/COLLISION_CHECK_PROC.un9_tx_enable -fixed no 598 114
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[46\] -fixed no 600 175
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv\[10\] -fixed no 871 180
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_4_1_1 -fixed no 468 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[145\] -fixed no 446 115
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_10 -fixed no 369 111
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[6\] -fixed no 871 178
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[59\] -fixed no 431 187
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/b10_nUT_M9kYfr\[5\] -fixed no 430 142
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[11\] -fixed no 383 61
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns\[0\] -fixed no 527 171
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/rx_packet_end_all_clr -fixed no 845 150
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[60\] -fixed no 480 130
set_location m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2_i -fixed no 858 171
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[180\] -fixed no 495 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxA/b3_P_F_6_2 -fixed no 606 165
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[14\] -fixed no 426 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[135\] -fixed no 464 103
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0\[6\] -fixed no 857 153
set_location m2s010_som_sb_0/CORERESETP_0/un1_next_ddr_ready_0_sqmuxa -fixed no 855 180
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[13\] -fixed no 445 138
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[22\] -fixed no 537 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[1\] -fixed no 513 157
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoV/b3_P_F_6_4_1_1 -fixed no 611 168
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_0_RNIM7193 -fixed no 613 168
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGU/b3_P_F_6_0_RNIMVCM2 -fixed no 453 123
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[1\] -fixed no 473 115
set_location ident_coreinst/IICE_INST/mdiclink_reg\[3\] -fixed no 378 121
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/s2p_data\[3\] -fixed no 402 118
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[16\] -fixed no 420 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIQ0/b3_P_F_6_4_1 -fixed no 495 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count\[3\] -fixed no 536 157
set_location m2s010_som_sb_0/FABOSC_0/I_XTLOSC -fixed no 28 194
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_STATE_ns_1_0_.m23 -fixed no 393 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoJ/b3_P_F_6_2 -fixed no 620 168
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[63\] -fixed no 562 136
set_location ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2_0_a2 -fixed no 552 123
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[10\] -fixed no 422 127
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr\[12\] -fixed no 364 112
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[4\] -fixed no 534 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold_RNIANT1\[4\] -fixed no 429 114
set_location ident_coreinst/IICE_INST/b5_nUTGT/iclksync/src_req_RNO -fixed no 477 141
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[9\] -fixed no 456 138
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEn0/b3_P_F_6_0 -fixed no 465 111
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register7\[14\] -fixed no 547 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_bm\[7\] -fixed no 875 153
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNO_3 -fixed no 863 153
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/cnt_SFD\[7\] -fixed no 419 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[67\] -fixed no 554 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un1_mac_mii_tx_en_1\[0\] -fixed no 864 165
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_0 -fixed no 518 162
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt_reset_8_0_1 -fixed no 520 174
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[4\] -fixed no 602 127
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[19\] -fixed no 504 130
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[75\] -fixed no 388 124
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[108\] -fixed no 435 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[14\] -fixed no 500 169
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[13\] -fixed no 360 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[5\] -fixed no 611 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeq/b3_P_F_6_0_RNITJRQ1 -fixed no 455 114
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/SFD_TIMEOUT_INT_SYNC/DETECT_EDGE_PROC.un2_reset -fixed no 842 150
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_i_0_a2\[2\] -fixed no 407 111
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[13\] -fixed no 540 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[9\] -fixed no 544 157
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/Q\[2\] -fixed no 598 147
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKo/b3_P_F_6_2 -fixed no 381 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/mdio_output_enable -fixed no 520 172
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[11\] -fixed no 448 142
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_4_1 -fixed no 465 102
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_0 -fixed no 463 102
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/JABBER_DETECT_INT_SYNC/sig_clr_sync\[0\] -fixed no 850 151
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/un11_led_red_7 -fixed no 653 168
set_location m2s010_som_sb_0/CORECONFIGP_0/state\[1\] -fixed no 854 172
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/REG_WRITE_PROC.un13_control_reg_en -fixed no 858 153
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/slave_state_ns_o2\[0\] -fixed no 536 174
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/debounce_cntr\[14\] -fixed no 395 61
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_RNO_0\[9\] -fixed no 516 168
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/m60 -fixed no 527 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[15\] -fixed no 365 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEA0/b3_P_F_6_4_1_1 -fixed no 465 123
set_location ident_coreinst/IICE_INST/mdiclink_reg\[12\] -fixed no 515 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_0 -fixed no 436 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RD_FIFO_WE_0_a2 -fixed no 595 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12s2_0_a2_0 -fixed no 568 117
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[0\] -fixed no 591 130
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_i_RNI94O5\[5\] -fixed no 444 111
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[78\] -fixed no 421 186
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_out_xhdl1\[6\] -fixed no 598 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwS/b3_P_F_6_0 -fixed no 514 129
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9_5\[25\] -fixed no 530 135
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_4_i_m4_bm\[6\] -fixed no 843 153
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs\[3\] -fixed no 507 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/NO_CLK_DETECT_PROC.un5_manches_in_dly_8 -fixed no 397 99
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[13\] -fixed no 538 169
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/scratch_pad_reg\[6\] -fixed no 843 154
set_location ident_coreinst/IICE_INST/b3_SoW/b8_jAA_KlCO -fixed no 519 139
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer -fixed no 133 132
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register4\[14\] -fixed no 544 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/IPG_cntr\[0\] -fixed no 541 115
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[17\] -fixed no 396 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwq/b3_P_F_6_4_1 -fixed no 471 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/ClkDomain_Buf_rden_r -fixed no 585 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIn/b3_P_F_6_4_1 -fixed no 487 105
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_i_0_0_o2\[5\] -fixed no 399 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer\[6\] -fixed no 406 100
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_9 -fixed no 510 159
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[1\] -fixed no 865 154
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxU/b3_P_F_6_0_RNIR20Q3 -fixed no 611 165
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[13\] -fixed no 603 166
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register12\[6\] -fixed no 551 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_4_1 -fixed no 557 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNO\[2\] -fixed no 421 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKxn/b3_P_F_6_4_1_1 -fixed no 618 165
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_14 -fixed no 138 132
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m34_0_o2_3 -fixed no 551 114
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_lm_0\[9\] -fixed no 569 114
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/debounce_cntr\[15\] -fixed no 378 55
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gr\[8\] -fixed no 469 139
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[4\] -fixed no 856 174
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register9\[15\] -fixed no 492 169
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_RNI8DQ03\[1\] -fixed no 397 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[27\] -fixed no 603 172
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Nib2Ser_SM.i_p2s_data_12_ns_1\[3\] -fixed no 559 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_1_i_m4 -fixed no 537 159
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[5\] -fixed no 444 136
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[58\] -fixed no 552 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_0_0_i_a2\[4\] -fixed no 392 105
set_location m2s010_som_sb_0/CORECONFIGP_0/paddr\[12\] -fixed no 852 172
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[8\] -fixed no 488 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_ns_5_0_.m17_0 -fixed no 562 117
set_location m2s010_som_sb_0/CORECONFIGP_0/pwdata\[1\] -fixed no 864 172
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[11\] -fixed no 546 130
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[23\] -fixed no 535 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[70\] -fixed no 486 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[73\] -fixed no 426 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RDATA_r\[3\] -fixed no 597 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[2\] -fixed no 569 166
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKI/b3_P_F_6_0_RNIGE0P2 -fixed no 423 120
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[9\] -fixed no 553 139
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[18\] -fixed no 528 121
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_transfer_cnt\[1\] -fixed no 549 178
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[1\] -fixed no 427 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[24\] -fixed no 506 130
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/count_RNO\[4\] -fixed no 530 156
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[11\] -fixed no 399 103
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[79\] -fixed no 541 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line -fixed no 389 106
set_location ident_coreinst/IICE_INST/b5_nUTGT/b13_nAzGfFM_sLsv3_RNIVBP6\[3\] -fixed no 463 141
set_location CommsFPGA_top_0/long_reset_cntr\[6\] -fixed no 642 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGQ0/b3_P_F_6_0 -fixed no 450 123
set_location CommsFPGA_top_0/RESET_set -fixed no 374 163
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/write_reg_en -fixed no 870 151
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKon/b3_P_F_6_0 -fixed no 615 168
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iAPB3_READY_RNI5UMR1\[1\] -fixed no 867 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/MANCHESTER_OUT_r -fixed no 589 111
set_location CommsFPGA_top_0/q\[21\] -fixed no 657 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray\[1\] -fixed no 610 136
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1\[0\] -fixed no 566 121
set_location CommsFPGA_top_0/long_reset_cntr_3\[5\] -fixed no 647 147
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/irx_center_sample -fixed no 396 112
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/debounce_cntr\[8\] -fixed no 380 160
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register6\[8\] -fixed no 545 163
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_4_1_1 -fixed no 475 129
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[56\] -fixed no 452 115
set_location ident_coreinst/IICE_INST/mdiclink_reg\[1\] -fixed no 446 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs\[1\] -fixed no 468 139
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[26\] -fixed no 444 121
set_location CommsFPGA_top_0/q\[9\] -fixed no 645 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Rd_corefifo_doubleSync/sync_int\[5\] -fixed no 594 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_gray_1\[3\] -fixed no 610 129
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEU0/b3_P_F_6_2 -fixed no 470 114
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/DEBOUNCE_PROC.un1_debounce_cntr_8 -fixed no 380 162
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_RNO\[0\] -fixed no 523 138
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[21\] -fixed no 551 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[146\] -fixed no 466 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[3\] -fixed no 543 160
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGA/b3_P_F_6_4_1_1 -fixed no 561 126
set_location ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9\[3\] -fixed no 549 130
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[5\] -fixed no 561 139
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_ns_0_0_i_o2_0\[4\] -fixed no 402 105
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[117\] -fixed no 458 112
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_10 -fixed no 372 111
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[57\] -fixed no 427 190
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[72\] -fixed no 477 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b27_O2yyf_fG2_MiQA1E6_r_lnxob_a/o -fixed no 481 126
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[112\] -fixed no 476 106
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[29\] -fixed no 499 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwn/b3_P_F_6_0 -fixed no 487 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[10\] -fixed no 536 172
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[136\] -fixed no 458 103
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv\[3\] -fixed no 483 142
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/i_p2s_data\[0\] -fixed no 561 118
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_m2_0_a2 -fixed no 872 174
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9_10\[25\] -fixed no 504 135
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un3_unjab_timer_17 -fixed no 132 132
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_srsts_0_a4\[1\] -fixed no 576 126
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[17\] -fixed no 366 118
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[7\] -fixed no 438 139
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register11\[8\] -fixed no 501 166
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_8 -fixed no 519 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[0\] -fixed no 596 148
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKEQ0/b3_P_F_6_0 -fixed no 438 114
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeJ/b3_P_F_6_0 -fixed no 424 117
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKeV/b3_P_F_6_2 -fixed no 434 111
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_lm_0\[19\] -fixed no 144 135
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[5\] -fixed no 600 126
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s\[9\] -fixed no 418 142
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA_1_0_o4\[7\] -fixed no 861 150
set_location ident_coreinst/IICE_INST/mdiclink_reg\[41\] -fixed no 599 172
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_STATE_srsts\[3\] -fixed no 398 105
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_lm_0\[14\] -fixed no 382 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr\[7\] -fixed no 395 103
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/prbs_gen_hold\[3\] -fixed no 412 115
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_md_transfer_cnt_reset_1_sqmuxa_3_0_x2 -fixed no 528 174
set_location ident_coreinst/comm_block_INST/b9_ORb_xNywD/b3_ORb\[28\] -fixed no 531 127
set_location ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9\[11\] -fixed no 530 139
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[190\] -fixed no 485 127
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/reg_data_in\[5\] -fixed no 532 166
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.un3_rx_s2p_0_a2_0_a2_RNI71661 -fixed no 409 126
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/FIFO_Read_SM_del_6\[1\] -fixed no 584 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register15\[11\] -fixed no 560 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r\[4\] -fixed no 592 148
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/JABBER_SM.un2_jabber_cntr -fixed no 375 120
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[22\] -fixed no 592 172
set_location ident_coreinst/IICE_INST/b3_SoW/b6_SoWyQD/genblk2.b5_oRB_C\[31\] -fixed no 476 121
set_location CommsFPGA_top_0/q\[15\] -fixed no 651 166
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_srsts\[3\] -fixed no 564 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/RX_SM.RX_byte_valid_6_0_0_0_a2_1 -fixed no 396 111
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN_5\[23\] -fixed no 396 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register13\[1\] -fixed no 540 157
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_a1\[2\] -fixed no 868 174
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[1\] -fixed no 445 136
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_gray_1\[3\] -fixed no 587 129
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[44\] -fixed no 561 190
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un1_slave_state_25_0 -fixed no 516 177
set_location m2s010_som_sb_0/CORECONFIGP_0/control_reg_1\[0\] -fixed no 867 172
set_location ident_coreinst/IICE_INST/b5_nUTGT/b10_nYhI3_umjB_0_sqmuxa_8 -fixed no 414 141
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKIS/b3_P_F_6_0 -fixed no 491 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/md_put_reg_data_in_RNIIL932_2 -fixed no 527 159
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[169\] -fixed no 473 130
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKwQ0/b3_P_F_6_2 -fixed no 469 129
set_location ident_coreinst/IICE_INST/mdiclink_reg\[51\] -fixed no 497 124
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1 -fixed no 665 177
set_location ident_coreinst/IICE_INST/b5_nUTGT/b15_uRrc2XfY_rbN_gs\[13\] -fixed no 444 139
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b7_nYJ_BFM\[77\] -fixed no 540 142
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[17\] -fixed no 425 130
set_location m2s010_som_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0\[15\] -fixed no 874 178
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register8\[2\] -fixed no 522 163
set_location m2s010_som_sb_0/CORECONFIGP_0/prdata_0_iv_RNO\[10\] -fixed no 868 180
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b8_ubTt3_YG_0_a2 -fixed no 548 123
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_TX_Disable -fixed no 387 118
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out\[15\] -fixed no 538 166
set_location CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/APB3_RDATA\[7\] -fixed no 864 154
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[61\] -fixed no 425 135
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG_RNO\[65\] -fixed no 552 135
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b7_1LbcgKF/b3_P_F_6_0_RNIR6UG2 -fixed no 464 120
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr\[6\] -fixed no 382 112
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoU/b3_P_F_6_2 -fixed no 608 174
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGV/b3_P_F_6_4_1_1 -fixed no 481 138
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr\[1\] -fixed no 351 118
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKGI/b3_P_F_6_2 -fixed no 426 123
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG\[49\] -fixed no 424 190
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b6_2ZGFQ9/b14_CZS0wfY_d_FH9m\[0\] -fixed no 463 124
set_location ident_coreinst/IICE_INST/b5_nUTGT/b3_nUT\[5\] -fixed no 399 142
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/clkdiv_4_i_o2_0\[0\] -fixed no 381 117
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/mii_tx_d_d1_r\[1\] -fixed no 559 117
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register16\[14\] -fixed no 513 169
set_location ident_coreinst/IICE_INST/b5_nUTGT/b12_uRrc2XfY_rbN\[28\] -fixed no 410 136
set_location ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF\[89\] -fixed no 448 127
set_location ident_coreinst/IICE_INST/b4_PfFz/b7_PbTtl9G/b8_1LbcgKoS/b3_P_F_6_0_RNI3HD23 -fixed no 467 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/Register10\[6\] -fixed no 517 163
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/Wr_corefifo_doubleSync/sync_int\[5\] -fixed no 606 127
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/IDLE_LINE_DETECT_PROC.un5_manches_in_dly_9_RNILE291 -fixed no 394 111
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr\[2\] -fixed no 428 106
set_location ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw -fixed no 876 8
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_35 -fixed no 708 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_39 -fixed no 444 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_38 -fixed no 180 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_32 -fixed no 552 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_23 -fixed no 516 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_37 -fixed no 264 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_10 -fixed no 552 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_26 -fixed no 300 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_1 -fixed no 228 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_11 -fixed no 516 11
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/RW1_UI_ram_wrapper_1/U2_asyncnonpipe/CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_USRAM_top_R0C0 -fixed no 552 146
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_14 -fixed no 516 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_40 -fixed no 372 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_33 -fixed no 588 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_4 -fixed no 180 134
set_location m2s010_som_sb_0/CCC_0/CCC_INST -fixed no 18 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_15 -fixed no 480 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_19 -fixed no 588 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_36 -fixed no 144 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_9 -fixed no 624 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_18 -fixed no 672 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_20 -fixed no 744 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_2 -fixed no 444 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_12 -fixed no 780 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_17 -fixed no 780 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_21 -fixed no 624 194
set_location CommsFPGA_CCC_0/CCC_INST -fixed no 0 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_24 -fixed no 480 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_8 -fixed no 336 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_30 -fixed no 264 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_25 -fixed no 336 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_29 -fixed no 228 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_3 -fixed no 300 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_28 -fixed no 372 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_13 -fixed no 444 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_6 -fixed no 408 11
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_31 -fixed no 672 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_22 -fixed no 708 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_16 -fixed no 552 194
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST -fixed no 780 206
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_34 -fixed no 744 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_0 -fixed no 372 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_27 -fixed no 408 194
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_5 -fixed no 408 134
set_location ident_coreinst/IICE_INST/b3_SoW/b3_SoW/b3_SoW_b3_SoW_0_7 -fixed no 480 11
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_9_i_m4_0_0_wmux -fixed no 516 165
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv_s_423 -fixed no 480 141
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wptr_cry_cy\[0\] -fixed no 600 129
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer_cry_cy\[0\] -fixed no 399 99
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[2\] -fixed no 552 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rdiff_bus_cry_0 -fixed no 588 129
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\] -fixed no 351 111
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count_s_429 -fixed no 579 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[7\] -fixed no 546 165
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_s_430 -fixed no 831 183
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_cry\[0\] -fixed no 408 138
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[6\] -fixed no 516 162
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_RNIUHLR2\[3\] -fixed no 348 114
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_5_i_m2_0_0_wmux -fixed no 540 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[12\] -fixed no 495 165
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_8_i_m4_0_0_wmux -fixed no 504 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr_s_426 -fixed no 426 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[9\] -fixed no 498 162
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[5\] -fixed no 552 165
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_434 -fixed no 372 60
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[10\] -fixed no 498 168
set_location CommsFPGA_top_0/un4_long_reset_cntr_s_1_438 -fixed no 636 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[15\] -fixed no 552 168
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_436 -fixed no 372 159
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[0\] -fixed no 540 165
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[13\] -fixed no 492 162
set_location CommsFPGA_top_0/q_s_425 -fixed no 636 165
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[8\] -fixed no 492 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memraddr_r_cry_cy\[0\] -fixed no 576 147
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNI8N0J1\[0\] -fixed no 540 114
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[5\] -fixed no 525 159
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[14\] -fixed no 495 168
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un7_md_transfer_cnt_1_s_1_437 -fixed no 540 177
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[2\] -fixed no 522 162
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[14\] -fixed no 546 171
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/memwaddr_r_s_427 -fixed no 588 147
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[7\] -fixed no 495 162
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_4_1_wmux\[0\] -fixed no 504 162
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[10\] -fixed no 534 168
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[6\] -fixed no 540 171
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[11\] -fixed no 498 165
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[11\] -fixed no 558 165
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI1PGJ1\[3\] -fixed no 408 114
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr_cry_cy\[0\] -fixed no 387 102
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[3\] -fixed no 540 159
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_s_432 -fixed no 348 120
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_435 -fixed no 363 54
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[3\] -fixed no 519 162
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/rptr_s_428 -fixed no 576 129
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[1\] -fixed no 540 162
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_s_431 -fixed no 564 105
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_10_i_m4_0_0_wmux -fixed no 534 159
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[15\] -fixed no 501 168
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[8\] -fixed no 546 162
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[9\] -fixed no 546 159
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[13\] -fixed no 528 168
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\] -fixed no 375 111
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9.b9_v_mzCDYXs_s_424 -fixed no 504 138
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d_RNIKTDM\[2\] -fixed no 411 126
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[1\] -fixed no 507 159
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[4\] -fixed no 555 159
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32.U_corefifo_async/wdiff_bus_cry_0 -fixed no 603 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[4\] -fixed no 516 159
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[12\] -fixed no 558 168
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_s_433 -fixed no 120 135
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[0\] -fixed no 504 159
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB0 -fixed no 663 192
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB1 -fixed no 665 174
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB10 -fixed no 663 138
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB11 -fixed no 663 135
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB12 -fixed no 220 132
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB13 -fixed no 663 132
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB14 -fixed no 219 129
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB15 -fixed no 663 129
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB16 -fixed no 219 126
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB17 -fixed no 664 126
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB18 -fixed no 219 123
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB19 -fixed no 663 123
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB2 -fixed no 665 171
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB20 -fixed no 220 120
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB21 -fixed no 664 120
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB22 -fixed no 220 117
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB23 -fixed no 665 117
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB24 -fixed no 219 114
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB25 -fixed no 665 114
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB26 -fixed no 219 111
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB27 -fixed no 665 111
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB28 -fixed no 218 105
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB29 -fixed no 664 105
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB3 -fixed no 665 168
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB30 -fixed no 218 102
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB31 -fixed no 663 102
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB32 -fixed no 218 99
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB33 -fixed no 219 9
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB34 -fixed no 663 9
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB4 -fixed no 665 165
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB5 -fixed no 663 147
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB6 -fixed no 662 144
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB7 -fixed no 219 141
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB8 -fixed no 663 141
set_location CommsFPGA_CCC_0/GL0_INST/U0_RGB1_RGB9 -fixed no 219 138
set_location CommsFPGA_CCC_0/GL1_INST/U0_RGB1_RGB0 -fixed no 662 114
set_location CommsFPGA_CCC_0/GL1_INST/U0_RGB1_RGB1 -fixed no 662 111
set_location CommsFPGA_CCC_0/GL1_INST/U0_RGB1_RGB2 -fixed no 662 105
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB0 -fixed no 663 165
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB1 -fixed no 218 162
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB10 -fixed no 664 117
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB11 -fixed no 664 114
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB12 -fixed no 664 111
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB13 -fixed no 218 60
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB14 -fixed no 218 54
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB2 -fixed no 218 159
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB3 -fixed no 662 150
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB4 -fixed no 662 147
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB5 -fixed no 219 135
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB6 -fixed no 219 132
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB7 -fixed no 219 120
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB8 -fixed no 663 120
set_location CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1_RGB9 -fixed no 219 117
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB0 -fixed no 664 150
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB1 -fixed no 665 147
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB2 -fixed no 663 144
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB3 -fixed no 664 129
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB4 -fixed no 665 126
set_location CommsFPGA_top_0/ClkDivider_inferred_clock_RNIFOL7\[1\]/U0_RGB1_RGB5 -fixed no 664 123
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB0 -fixed no 667 174
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB1 -fixed no 666 171
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB2 -fixed no 666 168
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB3 -fixed no 667 165
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB4 -fixed no 663 162
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB5 -fixed no 663 159
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_rst_reg_RNIH1H9/U0_RGB1_RGB6 -fixed no 663 156
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB0 -fixed no 662 192
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB1 -fixed no 218 189
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB10 -fixed no 218 138
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB11 -fixed no 662 138
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB12 -fixed no 218 135
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB13 -fixed no 662 135
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB14 -fixed no 218 132
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB15 -fixed no 662 132
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB16 -fixed no 218 129
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB17 -fixed no 662 129
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB18 -fixed no 218 126
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB19 -fixed no 662 126
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB2 -fixed no 662 189
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB20 -fixed no 218 123
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB21 -fixed no 662 123
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB22 -fixed no 218 120
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB23 -fixed no 662 120
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB24 -fixed no 218 117
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB25 -fixed no 663 117
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB26 -fixed no 218 114
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB27 -fixed no 663 114
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB28 -fixed no 218 111
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB29 -fixed no 663 111
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB3 -fixed no 218 186
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB30 -fixed no 663 105
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB31 -fixed no 662 102
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB32 -fixed no 218 9
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB33 -fixed no 662 9
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB4 -fixed no 662 174
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB5 -fixed no 662 171
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB6 -fixed no 662 168
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB7 -fixed no 662 165
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB8 -fixed no 218 141
set_location ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB9 -fixed no 662 141
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0 -fixed no 663 183
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1 -fixed no 663 180
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2 -fixed no 664 177
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3 -fixed no 666 165
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4 -fixed no 662 153
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5 -fixed no 663 150
set_location m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6 -fixed no 664 147
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB0 -fixed no 662 183
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB1 -fixed no 662 180
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB2 -fixed no 663 177
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB3 -fixed no 664 174
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1_RGB4 -fixed no 664 171
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB0 -fixed no 663 174
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB1 -fixed no 663 171
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB2 -fixed no 664 168
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB3 -fixed no 664 165
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB4 -fixed no 662 162
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB5 -fixed no 662 159
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB6 -fixed no 662 156
set_location m2s010_som_sb_0/m2s010_som_sb_MSS_0/MAC_MII_MDC_inferred_clock_RNIHLTC/U0_RGB1_RGB7 -fixed no 663 126
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count_s_429_CC_0 -fixed no 579 116
set_location CommsFPGA_top_0/COLLISION_DETECTOR_INST/clk_count_s_429_CC_1 -fixed no 588 116
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_RNIUHLR2\[3\]_CC_0 -fixed no 348 116
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/Idle_Debug_SM_RNIUHLR2\[3\]_CC_1 -fixed no 360 116
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_0 -fixed no 351 113
set_location CommsFPGA_top_0/IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_1 -fixed no 360 113
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/memraddr_r_cry_cy\[0\]_CC_0 -fixed no 576 149
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/memwaddr_r_s_427_CC_0 -fixed no 588 149
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/rdiff_bus_cry_0_CC_0 -fixed no 588 131
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/rptr_s_428_CC_0 -fixed no 576 131
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/wdiff_bus_cry_0_CC_0 -fixed no 603 137
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/CLOCK_DOMAIN_BUFFER_INST/CLOCK_DOMAIN_BUFFER_0/L32_U_corefifo_async/wptr_cry_cy\[0\]_CC_0 -fixed no 600 131
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer_cry_cy\[0\]_CC_0 -fixed no 399 101
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/LINE_BIT_IDLE_DETECTOR/bit_detect_timer_cry_cy\[0\]_CC_1 -fixed no 408 101
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI1PGJ1\[3\]_CC_0 -fixed no 408 116
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/Idle_Debug_SM_RNI1PGJ1\[3\]_CC_1 -fixed no 420 116
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_0 -fixed no 375 113
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/MANCHESTER_DECODER_ADAPTER_INST/RX_IDLE_LINE_DETECTOR/idle_line_cntr_cry_cy\[0\]_CC_1 -fixed no 384 113
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr_cry_cy\[0\]_CC_0 -fixed no 387 104
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/long_bit_cntr_cry_cy\[0\]_CC_1 -fixed no 396 104
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d_RNIKTDM\[2\]_CC_0 -fixed no 411 128
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/reset_all_pkt_cntrs_d_RNIKTDM\[2\]_CC_1 -fixed no 420 128
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr_s_426_CC_0 -fixed no 426 107
set_location CommsFPGA_top_0/MANCHESTER_DECODER2_INST/RECEIVE_STATE_MACHINE_INST/start_bit_cntr_s_426_CC_1 -fixed no 432 107
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_s_432_CC_0 -fixed no 348 122
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/Jabber_cntr_s_432_CC_1 -fixed no 360 122
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_s_433_CC_0 -fixed no 120 137
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/JABBER_DETECT_inst/UnJab_timer_s_433_CC_1 -fixed no 132 137
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/Jam_cntr_s_431_CC_0 -fixed no 564 107
set_location CommsFPGA_top_0/MANCHESTER_ENCODER_2_INST/NIBBLE_TO_SERIAL_SM_INST/TX_STATE_RNI8N0J1\[0\]_CC_0 -fixed no 540 116
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_10_i_m4_0_0_wmux_CC_0 -fixed no 534 161
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_8_i_m4_0_0_wmux_CC_0 -fixed no 504 167
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/PMAD_mdo_9_i_m4_0_0_wmux_CC_0 -fixed no 516 167
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[0\]_CC_0 -fixed no 540 167
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[10\]_CC_0 -fixed no 534 170
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[11\]_CC_0 -fixed no 558 167
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[12\]_CC_0 -fixed no 558 170
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[13\]_CC_0 -fixed no 528 170
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[14\]_CC_0 -fixed no 546 173
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[15\]_CC_0 -fixed no 552 170
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[1\]_CC_0 -fixed no 540 164
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[2\]_CC_0 -fixed no 552 164
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[3\]_CC_0 -fixed no 540 161
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[4\]_CC_0 -fixed no 555 161
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[5\]_CC_0 -fixed no 552 167
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[6\]_CC_0 -fixed no 540 173
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[7\]_CC_0 -fixed no 546 167
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[8\]_CC_0 -fixed no 546 164
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_18_4_0_wmux\[9\]_CC_0 -fixed no 546 161
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_23_4_1_wmux\[0\]_CC_0 -fixed no 504 164
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[0\]_CC_0 -fixed no 504 161
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[10\]_CC_0 -fixed no 498 170
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[11\]_CC_0 -fixed no 498 167
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[12\]_CC_0 -fixed no 495 167
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[13\]_CC_0 -fixed no 492 164
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[14\]_CC_0 -fixed no 495 170
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[15\]_CC_0 -fixed no 501 170
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[1\]_CC_0 -fixed no 507 161
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[2\]_CC_0 -fixed no 522 164
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[3\]_CC_0 -fixed no 519 164
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[4\]_CC_0 -fixed no 516 161
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[5\]_CC_0 -fixed no 525 161
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[6\]_CC_0 -fixed no 516 164
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[7\]_CC_0 -fixed no 495 164
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[8\]_CC_0 -fixed no 492 167
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/register_bus_out_20_6_0_0_wmux\[9\]_CC_0 -fixed no 498 164
set_location CommsFPGA_top_0/MDIO_SLAVE_INST/un7_md_transfer_cnt_1_s_1_437_CC_0 -fixed no 540 179
set_location CommsFPGA_top_0/q_s_425_CC_0 -fixed no 636 167
set_location CommsFPGA_top_0/q_s_425_CC_1 -fixed no 648 167
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_434_CC_0 -fixed no 372 62
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_0_INST/un3_debounce_cntr_1_s_1_434_CC_1 -fixed no 384 62
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_435_CC_0 -fixed no 363 56
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_1_INST/un3_debounce_cntr_1_s_1_435_CC_1 -fixed no 372 56
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_436_CC_0 -fixed no 372 161
set_location CommsFPGA_top_0/TRIPLE_DEBOUNCE_INST/DEBOUNCE_2_INST/un3_debounce_cntr_1_s_1_436_CC_1 -fixed no 384 161
set_location CommsFPGA_top_0/un4_long_reset_cntr_s_1_438_CC_0 -fixed no 636 149
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv_s_423_CC_0 -fixed no 480 143
set_location ident_coreinst/IICE_INST/b3_SoW/b12_2_St6KCa_jHv_s_423_CC_1 -fixed no 492 143
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9_b9_v_mzCDYXs_s_424_CC_0 -fixed no 504 140
set_location ident_coreinst/IICE_INST/b3_SoW/genblk9_b9_v_mzCDYXs_s_424_CC_1 -fixed no 516 140
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_cry\[0\]_CC_0 -fixed no 408 140
set_location ident_coreinst/IICE_INST/b5_nUTGT/b7_nYhI39s_cry\[0\]_CC_1 -fixed no 420 140
set_location ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_5_i_m2_0_0_wmux_CC_0 -fixed no 540 128
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_s_430_CC_0 -fixed no 831 185
set_location m2s010_som_sb_0/CORERESETP_0/count_ddr_s_430_CC_1 -fixed no 840 185
set_location mdr_m2s010_som_sb_0/CORERESETP_0/count_ddr\[10\]_CFG1D_TEST -fixed no 846 183
set_location mdr_m2s010_som_sb_0/CORERESETP_0/count_ddr\[10\]_CFG1A_TEST -fixed no 850 183
