##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3(routed)
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for OSC1_ADC_SAR_IntClock
		4.6::Critical Path Report for timer_clock(routed)
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_3(routed):R vs. Clock_3(routed):R)
		5.2::Critical Path Report for (Clock_3(routed):R vs. timer_clock(routed):R)
		5.3::Critical Path Report for (Clock_3(routed):R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (Clock_3(routed):R vs. Clock_1:R)
		5.5::Critical Path Report for (timer_clock(routed):R vs. Clock_3(routed):R)
		5.6::Critical Path Report for (timer_clock(routed):R vs. timer_clock(routed):R)
		5.7::Critical Path Report for (timer_clock(routed):R vs. CyBUS_CLK:R)
		5.8::Critical Path Report for (timer_clock(routed):R vs. Clock_1:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. Clock_3(routed):R)
		5.10::Critical Path Report for (CyBUS_CLK:R vs. timer_clock(routed):R)
		5.11::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.12::Critical Path Report for (CyBUS_CLK:R vs. OSC1_ADC_SAR_IntClock:R)
		5.13::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.14::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.15::Critical Path Report for (OSC1_ADC_SAR_IntClock:R vs. CyBUS_CLK:R)
		5.16::Critical Path Report for (OSC1_ADC_SAR_IntClock:R vs. OSC1_ADC_SAR_IntClock:R)
		5.17::Critical Path Report for (Clock_2:R vs. CyBUS_CLK:R)
		5.18::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.19::Critical Path Report for (Clock_1:R vs. Clock_3(routed):R)
		5.20::Critical Path Report for (Clock_1:R vs. timer_clock(routed):R)
		5.21::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 18
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                    | Target: 75.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                    | Target: 75.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                    | Target: 3.13 MHz    | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                    | Target: 3.13 MHz    | 
Clock: Clock_1                               | Frequency: 107.94 MHz  | Target: 0.13 MHz    | 
Clock: Clock_2                               | Frequency: 104.29 MHz  | Target: 0.13 MHz    | 
Clock: Clock_3                               | N/A                    | Target: 0.07 MHz    | 
Clock: Clock_3(routed)                       | Frequency: 92.96 MHz   | Target: 0.07 MHz    | 
Clock: CyBUS_CLK                             | Frequency: 37.06 MHz   | Target: 75.00 MHz   | 
Clock: CyILO                                 | N/A                    | Target: 0.10 MHz    | 
Clock: CyIMO                                 | N/A                    | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                          | N/A                    | Target: 75.00 MHz   | 
Clock: CyPLL_OUT                             | N/A                    | Target: 75.00 MHz   | 
Clock: OSC1_ADC_SAR_IntClock                 | Frequency: 23.09 MHz   | Target: 1.60 MHz    | 
Clock: OSC1_ADC_SAR_IntClock(routed)         | N/A                    | Target: 1.60 MHz    | 
Clock: \ADC_DelSig_1:DSM\/dec_clock          | N/A                    | Target: 100.00 MHz  | 
Clock: timer_clock                           | N/A                    | Target: 25.00 MHz   | 
Clock: timer_clock(routed)                   | Frequency: 92.96 MHz   | Target: 24.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1                Clock_1                8e+006           7990736     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1                Clock_3(routed)        106667           113252      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1                timer_clock(routed)    41666.7          48275       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2                Clock_2                8e+006           7992622     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2                CyBUS_CLK              13333.3          5994        N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3(routed)        Clock_1                106667           78634       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3(routed)        Clock_3(routed)        1.36533e+007     13642576    N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3(routed)        CyBUS_CLK              13333.3          -30543      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3(routed)        timer_clock(routed)    1666.67          -9068       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_1                13333.3          5191        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_2                13333.3          3745        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_3(routed)        13333.3          23680       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              CyBUS_CLK              13333.3          -13647      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              OSC1_ADC_SAR_IntClock  13333.3          5982        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              timer_clock(routed)    1666.67          12036       N/A              N/A         N/A              N/A         N/A              N/A         
OSC1_ADC_SAR_IntClock  CyBUS_CLK              13333.3          4856        N/A              N/A         N/A              N/A         N/A              N/A         
OSC1_ADC_SAR_IntClock  OSC1_ADC_SAR_IntClock  626667           583362      N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock(routed)    Clock_1                41666.7          13611       N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock(routed)    Clock_3(routed)        1666.67          -9114       N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock(routed)    CyBUS_CLK              1666.67          -42232      N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock(routed)    timer_clock(routed)    41666.7          30909       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                Setup to Clk  Clock Name:Phase       
-----------------------  ------------  ---------------------  
OSC1_Hard_Sync(0)_PAD    35190         CyBUS_CLK:R            
OSC1_Hard_Sync(0)_PAD    18359         Clock_1:R              
OSC1_Hard_Sync(0)_PAD    2019          Clock_3(routed):R      
OSC1_Hard_Sync(0)_PAD    1997          timer_clock(routed):R  
OSC1_Soft_Sync(0)_PAD    22422         CyBUS_CLK:R            
OSC2_Hard_Sync_1(0)_PAD  36900         CyBUS_CLK:R            
OSC2_Soft_Sync_1(0)_PAD  30064         CyBUS_CLK:R            


                       3.2::Clock to Out
                       -----------------

Port Name                 Clock to Out  Clock Name:Phase       
------------------------  ------------  ---------------------  
OSC1_Saw_Preset(0)_PAD    33817         Clock_1:R              
OSC1_Saw_Reset(0)_PAD     34374         Clock_1:R              
OSC1_Square_Out(0)_PAD    45841         timer_clock(routed):R  
OSC1_Square_Out(0)_PAD    45818         Clock_3(routed):R      
OSC1_Tri_Preset(0)_PAD    30071         Clock_1:R              
OSC1_Tri_Reset(0)_PAD     34176         Clock_1:R              
OSC2_Saw_Preset_1(0)_PAD  30889         Clock_2:R              
OSC2_Saw_Reset_1(0)_PAD   32624         Clock_2:R              
OSC2_Square_Out_1(0)_PAD  26963         CyBUS_CLK:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 107.94 MHz | Target: 0.13 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:out_sample\/q
Path End       : \PulseConvert_3:out_sample\/main_4
Capture Clock  : \PulseConvert_3:out_sample\/clock_0
Path slack     : 7990736p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\PulseConvert_3:out_sample\/q       macrocell110   1250   1250  7990736  RISE       1
\PulseConvert_3:out_sample\/main_4  macrocell110   4504   5754  7990736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 104.29 MHz | Target: 0.13 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2885/q
Path End       : Net_2896/main_1
Capture Clock  : Net_2896/clock_0
Path slack     : 3745p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2885/q       macrocell33   1250   1250   3745  RISE       1
Net_2896/main_1  macrocell30   4828   6078   3745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3(routed)
*********************************************
Clock: Clock_3(routed)
Frequency: 92.96 MHz | Target: 0.07 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \PulseConvert_3:in_sample\/main_0
Capture Clock  : \PulseConvert_3:in_sample\/clock_0
Path slack     : 13642576p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                14865
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   13653333
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13664688

Launch Clock Arrival Time                       0
+ Clock path delay                      16845
+ Data path delay                        5268
-------------------------------------   ----- 
End-of-path arrival time (ps)           22113
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6603   6603  RISE       1
Net_191/q                                              macrocell16      3350   9953  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      6892  16845  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\EdgeDetect_1:last\/q              macrocell23    1250  18095  13642576  RISE       1
\PulseConvert_3:in_sample\/main_0  macrocell109   4018  22113  13642576  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6603   6603  RISE       1
Net_191/q                                              macrocell16      3350   9953  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     4913  14865  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 37.06 MHz | Target: 75.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -13647p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22750
-------------------------------------   ----- 
End-of-path arrival time (ps)           22750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   5100  11020  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  16150  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  16150  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  19450  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  19450  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell7   3300  22750  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/ci         datapathcell8      0  22750  -13647  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for OSC1_ADC_SAR_IntClock
***************************************************
Clock: OSC1_ADC_SAR_IntClock
Frequency: 23.09 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 583362p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39795
-------------------------------------   ----- 
End-of-path arrival time (ps)           39795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell53  20233  39795  583362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for timer_clock(routed)
*************************************************
Clock: timer_clock(routed)
Frequency: 92.96 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \PulseConvert_3:in_sample\/main_0
Capture Clock  : \PulseConvert_3:in_sample\/clock_0
Path slack     : 30909p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14888
+ Cycle adjust (timer_clock(routed):R#1 vs. timer_clock(routed):R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         53045

Launch Clock Arrival Time                       0
+ Clock path delay                      16868
+ Data path delay                        5268
-------------------------------------   ----- 
End-of-path arrival time (ps)           22136
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      6892  16868  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q              macrocell23    1250  18118  30909  RISE       1
\PulseConvert_3:in_sample\/main_0  macrocell109   4018  22136  30909  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     4913  14888  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_3(routed):R vs. Clock_3(routed):R)
***********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \PulseConvert_3:in_sample\/main_0
Capture Clock  : \PulseConvert_3:in_sample\/clock_0
Path slack     : 13642576p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                14865
+ Cycle adjust (Clock_3(routed):R#1 vs. Clock_3(routed):R#2)   13653333
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13664688

Launch Clock Arrival Time                       0
+ Clock path delay                      16845
+ Data path delay                        5268
-------------------------------------   ----- 
End-of-path arrival time (ps)           22113
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6603   6603  RISE       1
Net_191/q                                              macrocell16      3350   9953  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      6892  16845  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\EdgeDetect_1:last\/q              macrocell23    1250  18095  13642576  RISE       1
\PulseConvert_3:in_sample\/main_0  macrocell109   4018  22113  13642576  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6603   6603  RISE       1
Net_191/q                                              macrocell16      3350   9953  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     4913  14865  RISE       1


5.2::Critical Path Report for (Clock_3(routed):R vs. timer_clock(routed):R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \PulseConvert_3:in_sample\/main_0
Capture Clock  : \PulseConvert_3:in_sample\/clock_0
Path slack     : -9068p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                      14888
+ Cycle adjust (Clock_3(routed):R#23 vs. timer_clock(routed):R#7209)   -40000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         -28622

Launch Clock Arrival Time                       0
+ Clock path delay                      16845
+ Data path delay                        5268
-------------------------------------   ----- 
End-of-path arrival time (ps)           22113
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6603   6603  RISE       1
Net_191/q                                              macrocell16      3350   9953  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      6892  16845  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q              macrocell23    1250  18095  -9068  RISE       1
\PulseConvert_3:in_sample\/main_0  macrocell109   4018  22113  -9068  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     4913  14888  RISE       1


5.3::Critical Path Report for (Clock_3(routed):R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -30543p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (Clock_3(routed):R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                             -4230
------------------------------------------------------   ----- 
End-of-path required time (ps)                            9103

Launch Clock Arrival Time                       0
+ Clock path delay                      16845
+ Data path delay                       22801
-------------------------------------   ----- 
End-of-path arrival time (ps)           39646
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6603   6603  RISE       1
Net_191/q                                              macrocell16      3350   9953  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      6892  16845  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  18095  -30543  RISE       1
Net_2795/main_0                                       macrocell4      3101  21196  -30543  RISE       1
Net_2795/q                                            macrocell4      3350  24546  -30543  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   3370  27916  -30543  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  33046  -30543  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  33046  -30543  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  36346  -30543  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  36346  -30543  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  39646  -30543  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  39646  -30543  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (Clock_3(routed):R vs. Clock_1:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4622/q
Path End       : \PulseConvert_1:out_sample\/main_0
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 78634p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Clock_3(routed):R#59 vs. Clock_1:R#100)   106667
- Setup time                                               -3510
-------------------------------------------------------   ------ 
End-of-path required time (ps)                            103157

Launch Clock Arrival Time                       0
+ Clock path delay                      17414
+ Data path delay                        7109
-------------------------------------   ----- 
End-of-path arrival time (ps)           24523
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6603   6603  RISE       1
Net_191/q                                              macrocell16      3350   9953  RISE       1
Net_4622/clock_0                                       macrocell27      7462  17414  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_4622/q                          macrocell27   1250  18664  78634  RISE       1
\PulseConvert_1:out_sample\/main_0  macrocell26   5859  24523  78634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1


5.5::Critical Path Report for (timer_clock(routed):R vs. Clock_3(routed):R)
***************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \PulseConvert_3:in_sample\/main_0
Capture Clock  : \PulseConvert_3:in_sample\/clock_0
Path slack     : -9114p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   14865
+ Cycle adjust (timer_clock(routed):R#984 vs. Clock_3(routed):R#4)    1667
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       13022

Launch Clock Arrival Time                       0
+ Clock path delay                      16868
+ Data path delay                        5268
-------------------------------------   ----- 
End-of-path arrival time (ps)           22136
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      6892  16868  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q              macrocell23    1250  18118  -9114  RISE       1
\PulseConvert_3:in_sample\/main_0  macrocell109   4018  22136  -9114  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6603   6603  RISE       1
Net_191/q                                              macrocell16      3350   9953  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     4913  14865  RISE       1


5.6::Critical Path Report for (timer_clock(routed):R vs. timer_clock(routed):R)
*******************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \PulseConvert_3:in_sample\/main_0
Capture Clock  : \PulseConvert_3:in_sample\/clock_0
Path slack     : 30909p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                     14888
+ Cycle adjust (timer_clock(routed):R#1 vs. timer_clock(routed):R#2)   41667
- Setup time                                                           -3510
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         53045

Launch Clock Arrival Time                       0
+ Clock path delay                      16868
+ Data path delay                        5268
-------------------------------------   ----- 
End-of-path arrival time (ps)           22136
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      6892  16868  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q              macrocell23    1250  18118  30909  RISE       1
\PulseConvert_3:in_sample\/main_0  macrocell109   4018  22136  30909  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     4913  14888  RISE       1


5.7::Critical Path Report for (timer_clock(routed):R vs. CyBUS_CLK:R)
*********************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -42232p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)    1667
- Setup time                                                  -4230
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -2563

Launch Clock Arrival Time                       0
+ Clock path delay                      16868
+ Data path delay                       22801
-------------------------------------   ----- 
End-of-path arrival time (ps)           39669
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      6892  16868  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  18118  -42232  RISE       1
Net_2795/main_0                                       macrocell4      3101  21219  -42232  RISE       1
Net_2795/q                                            macrocell4      3350  24569  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   3370  27939  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  33069  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  33069  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  36369  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  36369  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  39669  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  39669  -42232  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1


5.8::Critical Path Report for (timer_clock(routed):R vs. Clock_1:R)
*******************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4622/q
Path End       : \PulseConvert_1:out_sample\/main_0
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 13611p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      17437
+ Data path delay                        7109
-------------------------------------   ----- 
End-of-path arrival time (ps)           24546
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
Net_4622/clock_0                                       macrocell27      7462  17437  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_4622/q                          macrocell27   1250  18687  13611  RISE       1
\PulseConvert_1:out_sample\/main_0  macrocell26   5859  24546  13611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. Clock_3(routed):R)
*****************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : \PulseConvert_1:in_sample\/main_1
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 23680p

Capture Clock Arrival Time                                      0
+ Clock path delay                                          17414
+ Cycle adjust (CyBUS_CLK:R#1024 vs. Clock_3(routed):R#2)   13333
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              27238

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_138/q                          macrocell22   1250   1250  23680  RISE       1
\PulseConvert_1:in_sample\/main_1  macrocell25   2308   3558  23680  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6603   6603  RISE       1
Net_191/q                                              macrocell16      3350   9953  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      7462  17414  RISE       1


5.10::Critical Path Report for (CyBUS_CLK:R vs. timer_clock(routed):R)
**********************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : \PulseConvert_1:in_sample\/main_1
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 12036p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           17437
+ Cycle adjust (CyBUS_CLK:R#4 vs. timer_clock(routed):R#2)    1667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               15594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_138/q                          macrocell22   1250   1250  12036  RISE       1
\PulseConvert_1:in_sample\/main_1  macrocell25   2308   3558  12036  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      7462  17437  RISE       1


5.11::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -13647p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22750
-------------------------------------   ----- 
End-of-path arrival time (ps)           22750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   5100  11020  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  16150  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  16150  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  19450  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  19450  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell7   3300  22750  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/ci         datapathcell8      0  22750  -13647  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1


5.12::Critical Path Report for (CyBUS_CLK:R vs. OSC1_ADC_SAR_IntClock:R)
************************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4412/main_0
Capture Clock  : Net_4412/clock_0
Path slack     : 5982p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#47 vs. OSC1_ADC_SAR_IntClock:R#2)   13333
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell106   1250   1250   5982  RISE       1
Net_4412/main_0                            macrocell105   2591   3841   5982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1


5.13::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
**********************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2885/q
Path End       : Net_2896/main_1
Capture Clock  : Net_2896/clock_0
Path slack     : 3745p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2885/q       macrocell33   1250   1250   3745  RISE       1
Net_2896/main_1  macrocell30   4828   6078   3745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1


5.14::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
**********************************************************

++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : \PulseConvert_1:out_sample\/main_1
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 5191p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_1:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_138/q                           macrocell22   1250   1250   5191  RISE       1
\PulseConvert_1:out_sample\/main_1  macrocell26   3382   4632   5191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1


5.15::Critical Path Report for (OSC1_ADC_SAR_IntClock:R vs. CyBUS_CLK:R)
************************************************************************

++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4412/q
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 4856p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4412/q                                      macrocell105   1250   1250   4856  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell106   3718   4968   4856  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1


5.16::Critical Path Report for (OSC1_ADC_SAR_IntClock:R vs. OSC1_ADC_SAR_IntClock:R)
************************************************************************************

++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 583362p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39795
-------------------------------------   ----- 
End-of-path arrival time (ps)           39795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell53  20233  39795  583362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1


5.17::Critical Path Report for (Clock_2:R vs. CyBUS_CLK:R)
**********************************************************

++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_3
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 5994p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                    9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_2:out_sample\/q      macrocell32   1250   1250   5994  RISE       1
\PulseConvert_2:in_sample\/main_3  macrocell31   2580   3830   5994  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1


5.18::Critical Path Report for (Clock_2:R vs. Clock_2:R)
********************************************************

++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2896/q
Path End       : \PulseConvert_2:out_sample\/main_2
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 7992622p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
Net_2896/q                          macrocell30   1250   1250  7992622  RISE       1
\PulseConvert_2:out_sample\/main_2  macrocell32   2618   3868  7992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1


5.19::Critical Path Report for (Clock_1:R vs. Clock_3(routed):R)
****************************************************************

++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:out_sample\/q
Path End       : \PulseConvert_3:in_sample\/main_3
Capture Clock  : \PulseConvert_3:in_sample\/clock_0
Path slack     : 113252p

Capture Clock Arrival Time                                    0
+ Clock path delay                                        14865
+ Cycle adjust (Clock_1:R#30 vs. Clock_3(routed):R#18)   106667
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           118022

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\PulseConvert_3:out_sample\/q      macrocell110   1250   1250  113252  RISE       1
\PulseConvert_3:in_sample\/main_3  macrocell109   3519   4769  113252  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6603   6603  RISE       1
Net_191/q                                              macrocell16      3350   9953  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     4913  14865  RISE       1


5.20::Critical Path Report for (Clock_1:R vs. timer_clock(routed):R)
********************************************************************

++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:out_sample\/q
Path End       : \PulseConvert_3:in_sample\/main_3
Capture Clock  : \PulseConvert_3:in_sample\/clock_0
Path slack     : 48275p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         14888
+ Cycle adjust (Clock_1:R#1 vs. timer_clock(routed):R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             53045

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\PulseConvert_3:out_sample\/q      macrocell110   1250   1250  48275  RISE       1
\PulseConvert_3:in_sample\/main_3  macrocell109   3519   4769  48275  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     4913  14888  RISE       1


5.21::Critical Path Report for (Clock_1:R vs. Clock_1:R)
********************************************************

++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:out_sample\/q
Path End       : \PulseConvert_3:out_sample\/main_4
Capture Clock  : \PulseConvert_3:out_sample\/clock_0
Path slack     : 7990736p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\PulseConvert_3:out_sample\/q       macrocell110   1250   1250  7990736  RISE       1
\PulseConvert_3:out_sample\/main_4  macrocell110   4504   5754  7990736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -42232p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)    1667
- Setup time                                                  -4230
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -2563

Launch Clock Arrival Time                       0
+ Clock path delay                      16868
+ Data path delay                       22801
-------------------------------------   ----- 
End-of-path arrival time (ps)           39669
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      6892  16868  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  18118  -42232  RISE       1
Net_2795/main_0                                       macrocell4      3101  21219  -42232  RISE       1
Net_2795/q                                            macrocell4      3350  24569  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   3370  27939  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  33069  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  33069  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  36369  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  36369  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3300  39669  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  39669  -42232  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -38932p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)    1667
- Setup time                                                  -4230
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -2563

Launch Clock Arrival Time                       0
+ Clock path delay                      16868
+ Data path delay                       19501
-------------------------------------   ----- 
End-of-path arrival time (ps)           36369
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      6892  16868  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  18118  -42232  RISE       1
Net_2795/main_0                                       macrocell4      3101  21219  -42232  RISE       1
Net_2795/q                                            macrocell4      3350  24569  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   3370  27939  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  33069  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  33069  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3300  36369  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  36369  -38932  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -35632p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)    1667
- Setup time                                                  -4230
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -2563

Launch Clock Arrival Time                       0
+ Clock path delay                      16868
+ Data path delay                       16201
-------------------------------------   ----- 
End-of-path arrival time (ps)           33069
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      6892  16868  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  18118  -42232  RISE       1
Net_2795/main_0                                       macrocell4      3101  21219  -42232  RISE       1
Net_2795/q                                            macrocell4      3350  24569  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   3370  27939  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   5130  33069  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  33069  -35632  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_2
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -32764p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)    1667
- Setup time                                                  -6060
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -4393

Launch Clock Arrival Time                       0
+ Clock path delay                      16868
+ Data path delay                       11503
-------------------------------------   ----- 
End-of-path arrival time (ps)           28370
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      6892  16868  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  18118  -42232  RISE       1
Net_2795/main_0                                       macrocell4      3101  21219  -42232  RISE       1
Net_2795/q                                            macrocell4      3350  24569  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_2  datapathcell2   3801  28370  -32764  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -32332p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)    1667
- Setup time                                                  -6060
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -4393

Launch Clock Arrival Time                       0
+ Clock path delay                      16868
+ Data path delay                       11071
-------------------------------------   ----- 
End-of-path arrival time (ps)           27939
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      6892  16868  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  18118  -42232  RISE       1
Net_2795/main_0                                       macrocell4      3101  21219  -42232  RISE       1
Net_2795/q                                            macrocell4      3350  24569  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell1   3370  27939  -32332  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_2
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -31910p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)    1667
- Setup time                                                  -6060
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -4393

Launch Clock Arrival Time                       0
+ Clock path delay                      16868
+ Data path delay                       10649
-------------------------------------   ----- 
End-of-path arrival time (ps)           27516
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      6892  16868  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  18118  -42232  RISE       1
Net_2795/main_0                                       macrocell4      3101  21219  -42232  RISE       1
Net_2795/q                                            macrocell4      3350  24569  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_2  datapathcell3   2947  27516  -31910  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_2
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -31908p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)    1667
- Setup time                                                  -6060
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                -4393

Launch Clock Arrival Time                       0
+ Clock path delay                      16868
+ Data path delay                       10647
-------------------------------------   ----- 
End-of-path arrival time (ps)           27515
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      6892  16868  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                                 macrocell23     1250  18118  -42232  RISE       1
Net_2795/main_0                                       macrocell4      3101  21219  -42232  RISE       1
Net_2795/q                                            macrocell4      3350  24569  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_2  datapathcell4   2946  27515  -31908  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : -26401p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#8 vs. CyBUS_CLK:R#23)   1667
- Recovery time                                                  0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                1667

Launch Clock Arrival Time                       0
+ Clock path delay                      16868
+ Data path delay                       11201
-------------------------------------   ----- 
End-of-path arrival time (ps)           28068
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      6892  16868  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                           macrocell23    1250  18118  -42232  RISE       1
Net_2795/main_0                                 macrocell4     3101  21219  -42232  RISE       1
Net_2795/q                                      macrocell4     3350  24569  -42232  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell1   3499  28068  -26401  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock              statusicell1        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -13647p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22750
-------------------------------------   ----- 
End-of-path arrival time (ps)           22750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   5100  11020  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  16150  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  16150  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  19450  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  19450  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell7   3300  22750  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/ci         datapathcell8      0  22750  -13647  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -10347p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19450
-------------------------------------   ----- 
End-of-path arrival time (ps)           19450
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   5100  11020  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  16150  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  16150  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  19450  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  19450  -10347  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock          datapathcell7       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \PulseConvert_3:in_sample\/main_0
Capture Clock  : \PulseConvert_3:in_sample\/clock_0
Path slack     : -9114p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   14865
+ Cycle adjust (timer_clock(routed):R#984 vs. Clock_3(routed):R#4)    1667
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       13022

Launch Clock Arrival Time                       0
+ Clock path delay                      16868
+ Data path delay                        5268
-------------------------------------   ----- 
End-of-path arrival time (ps)           22136
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      6892  16868  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q              macrocell23    1250  18118  -9114  RISE       1
\PulseConvert_3:in_sample\/main_0  macrocell109   4018  22136  -9114  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6603   6603  RISE       1
Net_191/q                                              macrocell16      3350   9953  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     4913  14865  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_4622/ar_0
Capture Clock  : Net_4622/clock_0
Path slack     : -8138p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   17414
+ Cycle adjust (timer_clock(routed):R#984 vs. Clock_3(routed):R#4)    1667
- Recovery time                                                          0
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       19081

Launch Clock Arrival Time                       0
+ Clock path delay                      16868
+ Data path delay                       10351
-------------------------------------   ----- 
End-of-path arrival time (ps)           27219
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      6892  16868  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q  macrocell23   1250  18118  -9114  RISE       1
Net_2795/main_0        macrocell4    3101  21219  -8138  RISE       1
Net_2795/q             macrocell4    3350  24569  -8138  RISE       1
Net_4622/ar_0          macrocell27   2650  27219  -8138  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6603   6603  RISE       1
Net_191/q                                              macrocell16      3350   9953  RISE       1
Net_4622/clock_0                                       macrocell27      7462  17414  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4622/q
Path End       : \PulseConvert_1:in_sample\/main_0
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : -7471p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   17414
+ Cycle adjust (timer_clock(routed):R#984 vs. Clock_3(routed):R#4)    1667
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       15571

Launch Clock Arrival Time                       0
+ Clock path delay                      17437
+ Data path delay                        5605
-------------------------------------   ----- 
End-of-path arrival time (ps)           23042
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
Net_4622/clock_0                                       macrocell27      7462  17437  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_4622/q                         macrocell27   1250  18687  -7471  RISE       1
\PulseConvert_1:in_sample\/main_0  macrocell25   4355  23042  -7471  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6603   6603  RISE       1
Net_191/q                                              macrocell16      3350   9953  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      7462  17414  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:in_sample\/q
Path End       : \PulseConvert_3:in_sample\/main_2
Capture Clock  : \PulseConvert_3:in_sample\/clock_0
Path slack     : -7187p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   14865
+ Cycle adjust (timer_clock(routed):R#984 vs. Clock_3(routed):R#4)    1667
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       13022

Launch Clock Arrival Time                       0
+ Clock path delay                      14888
+ Data path delay                        5321
-------------------------------------   ----- 
End-of-path arrival time (ps)           20209
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     4913  14888  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\PulseConvert_3:in_sample\/q       macrocell109   1250  16138  -7187  RISE       1
\PulseConvert_3:in_sample\/main_2  macrocell109   4071  20209  -7187  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6603   6603  RISE       1
Net_191/q                                              macrocell16      3350   9953  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     4913  14865  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -7047p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                      9103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16150
-------------------------------------   ----- 
End-of-path arrival time (ps)           16150
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   5100  11020  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  16150  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  16150   -7047  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \PulseConvert_1:in_sample\/main_2
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : -6204p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   17414
+ Cycle adjust (timer_clock(routed):R#984 vs. Clock_3(routed):R#4)    1667
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       15571

Launch Clock Arrival Time                       0
+ Clock path delay                      16868
+ Data path delay                        4907
-------------------------------------   ----- 
End-of-path arrival time (ps)           21775
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      6892  16868  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q              macrocell23   1250  18118  -9114  RISE       1
\PulseConvert_1:in_sample\/main_2  macrocell25   3657  21775  -6204  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6603   6603  RISE       1
Net_191/q                                              macrocell16      3350   9953  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      7462  17414  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -6099p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16302
-------------------------------------   ----- 
End-of-path arrival time (ps)           16302
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6782  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell8      2960   4170  -6099  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   7520  -6099  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/f0_load             datapathcell6   8782  16302  -6099  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_4
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : -5402p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                   17414
+ Cycle adjust (timer_clock(routed):R#984 vs. Clock_3(routed):R#4)    1667
- Setup time                                                         -3510
------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       15571

Launch Clock Arrival Time                       0
+ Clock path delay                      17437
+ Data path delay                        3536
-------------------------------------   ----- 
End-of-path arrival time (ps)           20973
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      7462  17437  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q       macrocell25   1250  18687  -5402  RISE       1
\PulseConvert_1:in_sample\/main_4  macrocell25   2286  20973  -5402  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_0                                      clockblockcell      0      0  RISE       1
Net_191/main_1                                         macrocell16      6603   6603  RISE       1
Net_191/q                                              macrocell16      3350   9953  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      7462  17414  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_2
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -5183p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12456
-------------------------------------   ----- 
End-of-path arrival time (ps)           12456
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell34     1250   1250  -13246  RISE       1
Net_2878/main_1                                         macrocell10     2295   3545  -13246  RISE       1
Net_2878/q                                              macrocell10     3350   6895  -13246  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_2  datapathcell8   5562  12456   -5183  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -5100p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15303
-------------------------------------   ----- 
End-of-path arrival time (ps)           15303
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6782  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell8      2960   4170  -6099  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   7520  -6099  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/f0_load             datapathcell7   7783  15303  -5100  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock          datapathcell7       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_2
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -4954p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12227
-------------------------------------   ----- 
End-of-path arrival time (ps)           12227
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell34     1250   1250  -13246  RISE       1
Net_2878/main_1                                         macrocell10     2295   3545  -13246  RISE       1
Net_2878/q                                              macrocell10     3350   6895  -13246  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_2  datapathcell7   5333  12227   -4954  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock          datapathcell7       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -4439p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11712
-------------------------------------   ----- 
End-of-path arrival time (ps)           11712
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell3   5792  11712   -4439  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -4305p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11579
-------------------------------------   ----- 
End-of-path arrival time (ps)           11579
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell6   5659  11579   -4305  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : -3945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16779
-------------------------------------   ----- 
End-of-path arrival time (ps)           16779
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  -6782  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell8     2960   4170  -6099  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell8     3350   7520  -6099  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/status_1              statusicell2   9258  16779  -3945  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock            statusicell2        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -3747p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11020
-------------------------------------   ----- 
End-of-path arrival time (ps)           11020
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   5100  11020   -3747  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -3602p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13805
-------------------------------------   ----- 
End-of-path arrival time (ps)           13805
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6782  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell8      2960   4170  -6099  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   7520  -6099  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/f0_load             datapathcell8   6285  13805  -3602  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -3521p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10794
-------------------------------------   ----- 
End-of-path arrival time (ps)           10794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell2   4874  10794   -3521  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_2
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -3346p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10619
-------------------------------------   ----- 
End-of-path arrival time (ps)           10619
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell34     1250   1250  -13246  RISE       1
Net_2878/main_1                                         macrocell10     2295   3545  -13246  RISE       1
Net_2878/q                                              macrocell10     3350   6895  -13246  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell5   3725  10619   -3346  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -2991p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10264
-------------------------------------   ----- 
End-of-path arrival time (ps)           10264
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   4344  10264   -2991  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_2
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -2919p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10192
-------------------------------------   ----- 
End-of-path arrival time (ps)           10192
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                                   macrocell34     1250   1250  -13246  RISE       1
Net_2878/main_1                                         macrocell10     2295   3545  -13246  RISE       1
Net_2878/q                                              macrocell10     3350   6895  -13246  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_2  datapathcell6   3297  10192   -2919  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -2656p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12860
-------------------------------------   ----- 
End-of-path arrival time (ps)           12860
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -9905  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      3914   5124  -2656  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   8474  -2656  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/f0_load             datapathcell1   4386  12860  -2656  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -2078p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12281
-------------------------------------   ----- 
End-of-path arrival time (ps)           12281
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -9905  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      3914   5124  -2656  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   8474  -2656  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/f0_load             datapathcell2   3807  12281  -2078  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : -2032p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14865
-------------------------------------   ----- 
End-of-path arrival time (ps)           14865
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0       datapathcell5    760    760  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell6      0    760  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0       datapathcell6   1210   1970  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell7      0   1970  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0       datapathcell7   1210   3180  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell8      0   3180  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell8   2740   5920  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:status_tc\/main_1         macrocell9      3265   9185   -2032  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:status_tc\/q              macrocell9      3350  12535   -2032  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2330  14865   -2032  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock            statusicell2        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -1917p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9190
-------------------------------------   ---- 
End-of-path arrival time (ps)           9190
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell7   3270   9190   -1917  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock          datapathcell7       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : -1912p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14745
-------------------------------------   ----- 
End-of-path arrival time (ps)           14745
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell1    760    760  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell2      0    760  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell2   1210   1970  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell3      0   1970  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell3   1210   3180  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell4      0   3180  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell4   2740   5920  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:status_tc\/main_1         macrocell3      2600   8520   -1912  RISE       1
\OSC1_Freq_Timer:TimerUDB:status_tc\/q              macrocell3      3350  11870   -1912  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2875  14745   -1912  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock              statusicell1        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -1892p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9165
-------------------------------------   ---- 
End-of-path arrival time (ps)           9165
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell8   3245   9165   -1892  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -1244p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8517
-------------------------------------   ---- 
End-of-path arrival time (ps)           8517
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1    760    760  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0    760  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1210   1970  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   1970  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1210   3180  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   3180  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2740   5920  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell4   2597   8517   -1244  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -1226p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11429
-------------------------------------   ----- 
End-of-path arrival time (ps)           11429
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -9905  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      3914   5124  -2656  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   8474  -2656  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/f0_load             datapathcell4   2955  11429  -1226  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -1223p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11426
-------------------------------------   ----- 
End-of-path arrival time (ps)           11426
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -9905  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      3914   5124  -2656  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   8474  -2656  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/f0_load             datapathcell3   2952  11426  -1223  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : -549p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13383
-------------------------------------   ----- 
End-of-path arrival time (ps)           13383
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  -9905  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2     3914   5124  -2656  RISE       1
\OSC1_Freq_Timer:TimerUDB:capt_fifo_load\/q                    macrocell2     3350   8474  -2656  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/status_1              statusicell1   4909  13383   -549  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock              statusicell1        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -534p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7807
-------------------------------------   ---- 
End-of-path arrival time (ps)           7807
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -9905  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell2   6597   7807   -534  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : -5p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7278
-------------------------------------   ---- 
End-of-path arrival time (ps)           7278
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -9905  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell1   6068   7278     -5  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 306p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13028
-------------------------------------   ----- 
End-of-path arrival time (ps)           13028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q                             macrocell34    1250   1250  -13246  RISE       1
Net_2878/main_1                                   macrocell10    2295   3545  -13246  RISE       1
Net_2878/q                                        macrocell10    3350   6895  -13246  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/reset  statusicell2   6133  13028     306  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:rstSts:stsreg\/clock            statusicell2        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_3:last\/q
Path End       : Net_2885/ar_0
Capture Clock  : Net_2885/clock_0
Path slack     : 306p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     13333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13028
-------------------------------------   ----- 
End-of-path arrival time (ps)           13028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\EdgeDetect_3:last\/clock_0                                 macrocell34         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\EdgeDetect_3:last\/q  macrocell34   1250   1250  -13246  RISE       1
Net_2878/main_1        macrocell10   2295   3545  -13246  RISE       1
Net_2878/q             macrocell10   3350   6895  -13246  RISE       1
Net_2885/ar_0          macrocell33   6133  13028     306  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 374p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     10203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9829
-------------------------------------   ---- 
End-of-path arrival time (ps)           9829
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6782  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/main_0               macrocell8      2960   4170  -6099  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   7520  -6099  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/f0_load             datapathcell5   2309   9829    374  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_2884/main_1
Capture Clock  : Net_2884/clock_0
Path slack     : 639p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9185
-------------------------------------   ---- 
End-of-path arrival time (ps)           9185
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/z0       datapathcell5    760    760  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell6      0    760  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/z0       datapathcell6   1210   1970  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell7      0   1970  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/z0       datapathcell7   1210   3180  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell8      0   3180  -13647  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell8   2740   5920  -13647  RISE       1
Net_2884/main_1                                       macrocell29     3265   9185     639  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_138/main_1
Capture Clock  : Net_138/clock_0
Path slack     : 1303p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8520
-------------------------------------   ---- 
End-of-path arrival time (ps)           8520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell1    760    760  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell2      0    760  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell2   1210   1970  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell3      0   1970  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell3   1210   3180  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell4      0   3180  -12891  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell4   2740   5920  -12891  RISE       1
Net_138/main_1                                      macrocell22     2600   8520    1303  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 1851p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6782  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell7   4212   5422   1851  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u2\/clock          datapathcell7       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 1855p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6782  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell8   4209   5419   1855  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u3\/clock          datapathcell8       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 2442p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -9905  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell4   3621   4831   2442  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 2447p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4826
-------------------------------------   ---- 
End-of-path arrival time (ps)           4826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  -9905  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell3   3616   4826   2447  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 3115p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6782  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell6   2949   4159   3115  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u1\/clock          datapathcell6       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 3118p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                      7273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  -6782  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell5   2945   4155   3118  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sT32:timerdp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2885/q
Path End       : \PulseConvert_2:in_sample\/main_1
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 3192p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6631
-------------------------------------   ---- 
End-of-path arrival time (ps)           6631
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2885/q                         macrocell33   1250   1250   3192  RISE       1
\PulseConvert_2:in_sample\/main_1  macrocell31   5381   6631   3192  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2885/q
Path End       : Net_2896/main_1
Capture Clock  : Net_2896/clock_0
Path slack     : 3745p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2885/q       macrocell33   1250   1250   3745  RISE       1
Net_2896/main_1  macrocell30   4828   6078   3745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2885/q
Path End       : \PulseConvert_2:out_sample\/main_1
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 3745p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_2885/q                          macrocell33   1250   1250   3745  RISE       1
\PulseConvert_2:out_sample\/main_1  macrocell32   4828   6078   3745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2884/q
Path End       : \PulseConvert_2:in_sample\/main_0
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 3875p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5949
-------------------------------------   ---- 
End-of-path arrival time (ps)           5949
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_2884/q                         macrocell29   1250   1250   3875  RISE       1
\PulseConvert_2:in_sample\/main_0  macrocell31   4699   5949   3875  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_2884/main_0
Capture Clock  : Net_2884/clock_0
Path slack     : 4398p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC2_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  -6782  RISE       1
Net_2884/main_0                                                  macrocell29    4215   5425   4398  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2884/q
Path End       : Net_2896/main_0
Capture Clock  : Net_2896/clock_0
Path slack     : 4428p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2884/q       macrocell29   1250   1250   4428  RISE       1
Net_2896/main_0  macrocell30   4145   5395   4428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2884/q
Path End       : \PulseConvert_2:out_sample\/main_0
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 4428p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_2884/q                          macrocell29   1250   1250   4428  RISE       1
\PulseConvert_2:out_sample\/main_0  macrocell32   4145   5395   4428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_138/main_0
Capture Clock  : Net_138/clock_0
Path slack     : 4699p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  -9905  RISE       1
Net_138/main_0                                                 macrocell22    3914   5124   4699  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4412/q
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 4856p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4412/q                                      macrocell105   1250   1250   4856  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell106   3718   4968   4856  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 5174p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6059
-------------------------------------   ---- 
End-of-path arrival time (ps)           6059
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_191__SYNC/out                                  synccell        1020   1020   5174  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clk_en  datapathcell2   5039   6059   5174  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell2       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : \PulseConvert_1:out_sample\/main_1
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 5191p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_1:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_138/q                           macrocell22   1250   1250   5191  RISE       1
\PulseConvert_1:out_sample\/main_1  macrocell26   3382   4632   5191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : Net_2805/main_1
Capture Clock  : Net_2805/clock_0
Path slack     : 5208p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_1:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4616
-------------------------------------   ---- 
End-of-path arrival time (ps)           4616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_138/q        macrocell22   1250   1250   5191  RISE       1
Net_2805/main_1  macrocell24   3366   4616   5208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 5720p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5513
-------------------------------------   ---- 
End-of-path arrival time (ps)           5513
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_191__SYNC/out                                synccell       1020   1020   5174  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clk_en  statusicell1   4493   5513   5720  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\/clock              statusicell1        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 5720p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5513
-------------------------------------   ---- 
End-of-path arrival time (ps)           5513
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_191__SYNC/out                                  synccell        1020   1020   5174  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clk_en  datapathcell1   4493   5513   5720  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_2
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 5796p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_2:in_sample\/q       macrocell31   1250   1250   5796  RISE       1
\PulseConvert_2:in_sample\/main_2  macrocell31   2777   4027   5796  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : Net_2896/main_2
Capture Clock  : Net_2896/clock_0
Path slack     : 5812p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4011
-------------------------------------   ---- 
End-of-path arrival time (ps)           4011
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_2:in_sample\/q  macrocell31   1250   1250   5812  RISE       1
Net_2896/main_2               macrocell30   2761   4011   5812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:in_sample\/q
Path End       : \PulseConvert_2:out_sample\/main_3
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 5812p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#600 vs. Clock_2:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4011
-------------------------------------   ---- 
End-of-path arrival time (ps)           4011
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_2:in_sample\/q        macrocell31   1250   1250   5812  RISE       1
\PulseConvert_2:out_sample\/main_3  macrocell32   2761   4011   5812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4412/main_0
Capture Clock  : Net_4412/clock_0
Path slack     : 5982p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#47 vs. OSC1_ADC_SAR_IntClock:R#2)   13333
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell106   1250   1250   5982  RISE       1
Net_4412/main_0                            macrocell105   2591   3841   5982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 5982p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#47 vs. OSC1_ADC_SAR_IntClock:R#2)   13333
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell106   1250   1250   5982  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/main_0     macrocell107   2591   3841   5982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 5985p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell106   1250   1250   5985  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell106   2588   3838   5985  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : \PulseConvert_2:in_sample\/main_3
Capture Clock  : \PulseConvert_2:in_sample\/clock_0
Path slack     : 5994p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                    9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_2:out_sample\/q      macrocell32   1250   1250   5994  RISE       1
\PulseConvert_2:in_sample\/main_3  macrocell31   2580   3830   5994  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:in_sample\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2884/q
Path End       : Net_2885/main_0
Capture Clock  : Net_2885/clock_0
Path slack     : 6265p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2884/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2884/q       macrocell29   1250   1250   3875  RISE       1
Net_2885/main_0  macrocell33   2308   3558   6265  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_2885/clock_0                                            macrocell33         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:Sync:genblk1[0]:INST\/out
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 6486p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3337
-------------------------------------   ---- 
End-of-path arrival time (ps)           3337
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:Sync:genblk1[0]:INST\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\OSC1_ADC_SAR:Sync:genblk1[0]:INST\/out         synccell       1020   1020   6486  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell106   2317   3337   6486  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell106        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 7415p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3819
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_191__SYNC/out                                  synccell        1020   1020   5174  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clk_en  datapathcell4   2799   3819   7415  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell4       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : \OSC1_Freq_Timer:TimerUDB:capture_last\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:capture_last\/clock_0
Path slack     : 7415p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3819
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_191__SYNC/out                               synccell      1020   1020   5174  RISE       1
\OSC1_Freq_Timer:TimerUDB:capture_last\/clk_en  macrocell21   2799   3819   7415  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:capture_last\/clock_0             macrocell21         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : Net_138/clk_en
Capture Clock  : Net_138/clock_0
Path slack     : 7415p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3819
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_191__SYNC/out  synccell      1020   1020   5174  RISE       1
Net_138/clk_en     macrocell22   2799   3819   7415  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC/out
Path End       : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 7439p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_191__SYNC/out                                  synccell        1020   1020   5174  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clk_en  datapathcell3   2774   3794   7439  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell3       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_191__SYNC_1/out
Path End       : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en
Capture Clock  : \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock
Path slack     : 7897p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   13333
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     11233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3336
-------------------------------------   ---- 
End-of-path arrival time (ps)           3336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_191__SYNC_1/clock                                       synccell            0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_191__SYNC_1/out                                         synccell       1020   1020   7897  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en  controlcell1   2316   3336   7897  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell1        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : \PulseConvert_1:in_sample\/main_1
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 12036p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           17437
+ Cycle adjust (CyBUS_CLK:R#4 vs. timer_clock(routed):R#2)    1667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               15594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Net_138/q                          macrocell22   1250   1250  12036  RISE       1
\PulseConvert_1:in_sample\/main_1  macrocell25   2308   3558  12036  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      7462  17437  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_138/q
Path End       : Net_4622/main_0
Capture Clock  : Net_4622/clock_0
Path slack     : 12036p

Capture Clock Arrival Time                                       0
+ Clock path delay                                           17437
+ Cycle adjust (CyBUS_CLK:R#4 vs. timer_clock(routed):R#2)    1667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               15594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_138/q        macrocell22   1250   1250  12036  RISE       1
Net_4622/main_0  macrocell27   2308   3558  12036  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
Net_4622/clock_0                                       macrocell27      7462  17437  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4622/q
Path End       : \PulseConvert_1:out_sample\/main_0
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 13611p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      17437
+ Data path delay                        7109
-------------------------------------   ----- 
End-of-path arrival time (ps)           24546
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
Net_4622/clock_0                                       macrocell27      7462  17437  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_4622/q                          macrocell27   1250  18687  13611  RISE       1
\PulseConvert_1:out_sample\/main_0  macrocell26   5859  24546  13611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4622/q
Path End       : Net_2805/main_0
Capture Clock  : Net_2805/clock_0
Path slack     : 13629p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      17437
+ Data path delay                        7091
-------------------------------------   ----- 
End-of-path arrival time (ps)           24528
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
Net_4622/clock_0                                       macrocell27      7462  17437  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_4622/q       macrocell27   1250  18687  13611  RISE       1
Net_2805/main_0  macrocell24   5841  24528  13629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \PulseConvert_1:out_sample\/main_2
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 14876p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      16868
+ Data path delay                        6413
-------------------------------------   ----- 
End-of-path arrival time (ps)           23281
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      6892  16868  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q               macrocell23   1250  18118  14876  RISE       1
\PulseConvert_1:out_sample\/main_2  macrocell26   5163  23281  14876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \PulseConvert_3:out_sample\/main_0
Capture Clock  : \PulseConvert_3:out_sample\/clock_0
Path slack     : 14876p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      16868
+ Data path delay                        6413
-------------------------------------   ----- 
End-of-path arrival time (ps)           23281
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      6892  16868  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q               macrocell23    1250  18118  14876  RISE       1
\PulseConvert_3:out_sample\/main_0  macrocell110   5163  23281  14876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_2805/main_2
Capture Clock  : Net_2805/clock_0
Path slack     : 14896p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      16868
+ Data path delay                        6393
-------------------------------------   ----- 
End-of-path arrival time (ps)           23261
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      6892  16868  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q  macrocell23   1250  18118  14876  RISE       1
Net_2805/main_2        macrocell24   5143  23261  14896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : Net_4614/main_0
Capture Clock  : Net_4614/clock_0
Path slack     : 14896p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      16868
+ Data path delay                        6393
-------------------------------------   ----- 
End-of-path arrival time (ps)           23261
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\EdgeDetect_1:last\/clock_0                            macrocell23      6892  16868  RISE       1

Data path
pin name               model name    delay     AT  slack  edge  Fanout
---------------------  ------------  -----  -----  -----  ----  ------
\EdgeDetect_1:last\/q  macrocell23    1250  18118  14876  RISE       1
Net_4614/main_0        macrocell108   5143  23261  14896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4614/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_5
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 16105p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      17437
+ Data path delay                        4614
-------------------------------------   ----- 
End-of-path arrival time (ps)           22052
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      7462  17437  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q        macrocell25   1250  18687  16105  RISE       1
\PulseConvert_1:out_sample\/main_5  macrocell26   3364  22052  16105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : Net_2805/main_4
Capture Clock  : Net_2805/clock_0
Path slack     : 16129p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      17437
+ Data path delay                        4591
-------------------------------------   ----- 
End-of-path arrival time (ps)           22028
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      7462  17437  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:in_sample\/q  macrocell25   1250  18687  16105  RISE       1
Net_2805/main_4               macrocell24   3341  22028  16129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:in_sample\/q
Path End       : \PulseConvert_3:out_sample\/main_3
Capture Clock  : \PulseConvert_3:out_sample\/clock_0
Path slack     : 17385p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      14888
+ Data path delay                        5884
-------------------------------------   ----- 
End-of-path arrival time (ps)           20772
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     4913  14888  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\PulseConvert_3:in_sample\/q        macrocell109   1250  16138  17385  RISE       1
\PulseConvert_3:out_sample\/main_3  macrocell110   4634  20772  17385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:in_sample\/q
Path End       : Net_4614/main_2
Capture Clock  : Net_4614/clock_0
Path slack     : 18754p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock(routed):R#192 vs. Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                      14888
+ Data path delay                        4515
-------------------------------------   ----- 
End-of-path arrival time (ps)           19403
 
Launch Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     4913  14888  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
\PulseConvert_3:in_sample\/q  macrocell109   1250  16138  17385  RISE       1
Net_4614/main_2               macrocell108   3265  19403  18754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4614/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:out_sample\/q
Path End       : \PulseConvert_3:in_sample\/main_3
Capture Clock  : \PulseConvert_3:in_sample\/clock_0
Path slack     : 48275p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         14888
+ Cycle adjust (Clock_1:R#1 vs. timer_clock(routed):R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             53045

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\PulseConvert_3:out_sample\/q      macrocell110   1250   1250  48275  RISE       1
\PulseConvert_3:in_sample\/main_3  macrocell109   3519   4769  48275  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\PulseConvert_3:in_sample\/clock_0                     macrocell109     4913  14888  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_5
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 50625p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         17437
+ Cycle adjust (Clock_1:R#1 vs. timer_clock(routed):R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             55594

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PulseConvert_1:out_sample\/q      macrocell26   1250   1250  50625  RISE       1
\PulseConvert_1:in_sample\/main_5  macrocell25   3718   4968  50625  RISE       1

Capture Clock Path
pin name                                               model name      delay     AT  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0  RISE       1
Net_191/main_2                                         macrocell16      6625   6625  RISE       1
Net_191/q                                              macrocell16      3350   9975  RISE       1
\PulseConvert_1:in_sample\/clock_0                     macrocell25      7462  17437  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 583362p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39795
-------------------------------------   ----- 
End-of-path arrival time (ps)           39795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell53  20233  39795  583362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 583362p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39795
-------------------------------------   ----- 
End-of-path arrival time (ps)           39795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell58  20233  39795  583362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 583362p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39795
-------------------------------------   ----- 
End-of-path arrival time (ps)           39795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell93  20233  39795  583362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 584076p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39081
-------------------------------------   ----- 
End-of-path arrival time (ps)           39081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell72  19519  39081  584076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 584930p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38226
-------------------------------------   ----- 
End-of-path arrival time (ps)           38226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell63  18665  38226  584930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 584930p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38226
-------------------------------------   ----- 
End-of-path arrival time (ps)           38226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell68  18665  38226  584930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 584942p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38214
-------------------------------------   ----- 
End-of-path arrival time (ps)           38214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell56  18652  38214  584942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 584942p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38214
-------------------------------------   ----- 
End-of-path arrival time (ps)           38214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell79  18652  38214  584942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 584942p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38214
-------------------------------------   ----- 
End-of-path arrival time (ps)           38214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell83  18652  38214  584942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 584943p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38214
-------------------------------------   ----- 
End-of-path arrival time (ps)           38214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell52  18652  38214  584943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 584943p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38214
-------------------------------------   ----- 
End-of-path arrival time (ps)           38214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell59  18652  38214  584943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 584943p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38214
-------------------------------------   ----- 
End-of-path arrival time (ps)           38214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell76  18652  38214  584943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 584955p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38201
-------------------------------------   ----- 
End-of-path arrival time (ps)           38201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell45  18639  38201  584955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 584955p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38201
-------------------------------------   ----- 
End-of-path arrival time (ps)           38201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell62  18639  38201  584955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 584955p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38201
-------------------------------------   ----- 
End-of-path arrival time (ps)           38201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell78  18639  38201  584955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 584955p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38201
-------------------------------------   ----- 
End-of-path arrival time (ps)           38201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35    1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14    2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14    3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell102  18639  38201  584955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 587242p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35915
-------------------------------------   ----- 
End-of-path arrival time (ps)           35915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell57  16353  35915  587242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 587242p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35915
-------------------------------------   ----- 
End-of-path arrival time (ps)           35915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell64  16353  35915  587242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 587242p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35915
-------------------------------------   ----- 
End-of-path arrival time (ps)           35915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell75  16353  35915  587242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 587242p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35915
-------------------------------------   ----- 
End-of-path arrival time (ps)           35915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell87  16353  35915  587242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 587252p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35905
-------------------------------------   ----- 
End-of-path arrival time (ps)           35905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell85  16343  35905  587252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 587252p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35905
-------------------------------------   ----- 
End-of-path arrival time (ps)           35905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell92  16343  35905  587252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 587252p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35905
-------------------------------------   ----- 
End-of-path arrival time (ps)           35905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35    1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14    2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14    3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell104  16343  35905  587252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 587907p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35250
-------------------------------------   ----- 
End-of-path arrival time (ps)           35250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell48  15688  35250  587907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 588469p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34688
-------------------------------------   ----- 
End-of-path arrival time (ps)           34688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell54  15126  34688  588469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 590984p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32172
-------------------------------------   ----- 
End-of-path arrival time (ps)           32172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell82  12610  32172  590984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 590984p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32172
-------------------------------------   ----- 
End-of-path arrival time (ps)           32172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell88  12610  32172  590984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 590993p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32164
-------------------------------------   ----- 
End-of-path arrival time (ps)           32164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell42  12602  32164  590993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 590993p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32164
-------------------------------------   ----- 
End-of-path arrival time (ps)           32164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell44  12602  32164  590993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 590993p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32164
-------------------------------------   ----- 
End-of-path arrival time (ps)           32164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell46  12602  32164  590993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 590993p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32164
-------------------------------------   ----- 
End-of-path arrival time (ps)           32164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell71  12602  32164  590993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 592492p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30665
-------------------------------------   ----- 
End-of-path arrival time (ps)           30665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell89  11103  30665  592492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 592492p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30665
-------------------------------------   ----- 
End-of-path arrival time (ps)           30665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell97  11103  30665  592492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 593093p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30064
-------------------------------------   ----- 
End-of-path arrival time (ps)           30064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell49  10502  30064  593093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 593093p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30064
-------------------------------------   ----- 
End-of-path arrival time (ps)           30064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell98  10502  30064  593093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 593321p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29835
-------------------------------------   ----- 
End-of-path arrival time (ps)           29835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell80  10273  29835  593321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 593321p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29835
-------------------------------------   ----- 
End-of-path arrival time (ps)           29835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35    1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14    2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14    3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell100  10273  29835  593321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 593610p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29546
-------------------------------------   ----- 
End-of-path arrival time (ps)           29546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell60   9984  29546  593610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 593610p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29546
-------------------------------------   ----- 
End-of-path arrival time (ps)           29546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell65   9984  29546  593610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 593610p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29546
-------------------------------------   ----- 
End-of-path arrival time (ps)           29546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell69   9984  29546  593610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 593645p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29512
-------------------------------------   ----- 
End-of-path arrival time (ps)           29512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell61   9950  29512  593645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 593816p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29341
-------------------------------------   ----- 
End-of-path arrival time (ps)           29341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell55   9779  29341  593816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 593816p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29341
-------------------------------------   ----- 
End-of-path arrival time (ps)           29341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell73   9779  29341  593816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 593816p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29341
-------------------------------------   ----- 
End-of-path arrival time (ps)           29341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell96   9779  29341  593816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 593879p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29277
-------------------------------------   ----- 
End-of-path arrival time (ps)           29277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell47   9715  29277  593879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 593879p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29277
-------------------------------------   ----- 
End-of-path arrival time (ps)           29277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell81   9715  29277  593879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 594397p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28759
-------------------------------------   ----- 
End-of-path arrival time (ps)           28759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell91   9198  28759  594397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 594397p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28759
-------------------------------------   ----- 
End-of-path arrival time (ps)           28759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell95   9198  28759  594397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 594397p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28759
-------------------------------------   ----- 
End-of-path arrival time (ps)           28759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35    1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14    2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14    3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell103   9198  28759  594397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 595819p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27338
-------------------------------------   ----- 
End-of-path arrival time (ps)           27338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell50   7776  27338  595819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 595851p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27306
-------------------------------------   ----- 
End-of-path arrival time (ps)           27306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell66   7744  27306  595851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 595851p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27306
-------------------------------------   ----- 
End-of-path arrival time (ps)           27306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell84   7744  27306  595851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 595851p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27306
-------------------------------------   ----- 
End-of-path arrival time (ps)           27306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell86   7744  27306  595851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 596378p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26779
-------------------------------------   ----- 
End-of-path arrival time (ps)           26779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell41   7217  26779  596378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 596406p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26750
-------------------------------------   ----- 
End-of-path arrival time (ps)           26750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell77   7188  26750  596406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 596406p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26750
-------------------------------------   ----- 
End-of-path arrival time (ps)           26750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35    1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1     9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14    2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14    3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell101   7188  26750  596406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 597683p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25473
-------------------------------------   ----- 
End-of-path arrival time (ps)           25473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell74   5911  25473  597683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 597695p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25461
-------------------------------------   ----- 
End-of-path arrival time (ps)           25461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell43   5899  25461  597695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 597695p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25461
-------------------------------------   ----- 
End-of-path arrival time (ps)           25461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell51   5899  25461  597695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 597695p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25461
-------------------------------------   ----- 
End-of-path arrival time (ps)           25461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell99   5899  25461  597695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 598390p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24767
-------------------------------------   ----- 
End-of-path arrival time (ps)           24767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell67   5205  24767  598390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 598390p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24767
-------------------------------------   ----- 
End-of-path arrival time (ps)           24767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell70   5205  24767  598390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 598390p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24767
-------------------------------------   ----- 
End-of-path arrival time (ps)           24767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell90   5205  24767  598390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 598390p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24767
-------------------------------------   ----- 
End-of-path arrival time (ps)           24767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q              macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    9321  10571  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13921  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/main_8        macrocell14   2291  16212  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_is_active\/q             macrocell14   3350  19562  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell94   5205  24767  598390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 601457p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21700
-------------------------------------   ----- 
End-of-path arrival time (ps)           21700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell42  20450  21700  601457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 601457p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21700
-------------------------------------   ----- 
End-of-path arrival time (ps)           21700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell44  20450  21700  601457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 601457p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21700
-------------------------------------   ----- 
End-of-path arrival time (ps)           21700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell46  20450  21700  601457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 601457p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21700
-------------------------------------   ----- 
End-of-path arrival time (ps)           21700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell71  20450  21700  601457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 601476p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21680
-------------------------------------   ----- 
End-of-path arrival time (ps)           21680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell82  20430  21680  601476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 601476p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21680
-------------------------------------   ----- 
End-of-path arrival time (ps)           21680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell88  20430  21680  601476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 602256p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20901
-------------------------------------   ----- 
End-of-path arrival time (ps)           20901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell85  19651  20901  602256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 602256p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20901
-------------------------------------   ----- 
End-of-path arrival time (ps)           20901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell92  19651  20901  602256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 602256p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20901
-------------------------------------   ----- 
End-of-path arrival time (ps)           20901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40    1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell104  19651  20901  602256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 602262p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20894
-------------------------------------   ----- 
End-of-path arrival time (ps)           20894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell48  19644  20894  602262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 602450p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20707
-------------------------------------   ----- 
End-of-path arrival time (ps)           20707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell57  19457  20707  602450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 602450p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20707
-------------------------------------   ----- 
End-of-path arrival time (ps)           20707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell64  19457  20707  602450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 602450p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20707
-------------------------------------   ----- 
End-of-path arrival time (ps)           20707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell75  19457  20707  602450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 602450p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20707
-------------------------------------   ----- 
End-of-path arrival time (ps)           20707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell87  19457  20707  602450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 602495p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20662
-------------------------------------   ----- 
End-of-path arrival time (ps)           20662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell54  19412  20662  602495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 603853p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19304
-------------------------------------   ----- 
End-of-path arrival time (ps)           19304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell45  18054  19304  603853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 603853p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19304
-------------------------------------   ----- 
End-of-path arrival time (ps)           19304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell62  18054  19304  603853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 603853p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19304
-------------------------------------   ----- 
End-of-path arrival time (ps)           19304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell78  18054  19304  603853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 603853p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19304
-------------------------------------   ----- 
End-of-path arrival time (ps)           19304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36    1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell102  18054  19304  603853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 604280p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18877
-------------------------------------   ----- 
End-of-path arrival time (ps)           18877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell72  17627  18877  604280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 604384p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18772
-------------------------------------   ----- 
End-of-path arrival time (ps)           18772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell52  17522  18772  604384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 604384p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18772
-------------------------------------   ----- 
End-of-path arrival time (ps)           18772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell59  17522  18772  604384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 604384p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18772
-------------------------------------   ----- 
End-of-path arrival time (ps)           18772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell76  17522  18772  604384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 604486p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18671
-------------------------------------   ----- 
End-of-path arrival time (ps)           18671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell42  17421  18671  604486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 604486p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18671
-------------------------------------   ----- 
End-of-path arrival time (ps)           18671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell44  17421  18671  604486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 604486p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18671
-------------------------------------   ----- 
End-of-path arrival time (ps)           18671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell46  17421  18671  604486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 604486p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18671
-------------------------------------   ----- 
End-of-path arrival time (ps)           18671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell71  17421  18671  604486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 604506p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18651
-------------------------------------   ----- 
End-of-path arrival time (ps)           18651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell82  17401  18651  604506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 604506p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18651
-------------------------------------   ----- 
End-of-path arrival time (ps)           18651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell88  17401  18651  604506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 604772p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18385
-------------------------------------   ----- 
End-of-path arrival time (ps)           18385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell63  17135  18385  604772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 604772p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18385
-------------------------------------   ----- 
End-of-path arrival time (ps)           18385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell68  17135  18385  604772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 604815p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18341
-------------------------------------   ----- 
End-of-path arrival time (ps)           18341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell56  17091  18341  604815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 604815p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18341
-------------------------------------   ----- 
End-of-path arrival time (ps)           18341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell79  17091  18341  604815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 604815p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18341
-------------------------------------   ----- 
End-of-path arrival time (ps)           18341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell83  17091  18341  604815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 605193p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17963
-------------------------------------   ----- 
End-of-path arrival time (ps)           17963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell56  16713  17963  605193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 605193p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17963
-------------------------------------   ----- 
End-of-path arrival time (ps)           17963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell79  16713  17963  605193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 605193p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17963
-------------------------------------   ----- 
End-of-path arrival time (ps)           17963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell83  16713  17963  605193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 605240p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17916
-------------------------------------   ----- 
End-of-path arrival time (ps)           17916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell72  16666  17916  605240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 605487p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17669
-------------------------------------   ----- 
End-of-path arrival time (ps)           17669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell48  16419  17669  605487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 605490p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17667
-------------------------------------   ----- 
End-of-path arrival time (ps)           17667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell85  16417  17667  605490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 605490p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17667
-------------------------------------   ----- 
End-of-path arrival time (ps)           17667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell92  16417  17667  605490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 605490p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17667
-------------------------------------   ----- 
End-of-path arrival time (ps)           17667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37    1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell104  16417  17667  605490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 605498p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17658
-------------------------------------   ----- 
End-of-path arrival time (ps)           17658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell54  16408  17658  605498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 605501p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17656
-------------------------------------   ----- 
End-of-path arrival time (ps)           17656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell57  16406  17656  605501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 605501p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17656
-------------------------------------   ----- 
End-of-path arrival time (ps)           17656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell64  16406  17656  605501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 605501p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17656
-------------------------------------   ----- 
End-of-path arrival time (ps)           17656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell75  16406  17656  605501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 605501p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17656
-------------------------------------   ----- 
End-of-path arrival time (ps)           17656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell87  16406  17656  605501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 605711p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17446
-------------------------------------   ----- 
End-of-path arrival time (ps)           17446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell45  16196  17446  605711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 605711p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17446
-------------------------------------   ----- 
End-of-path arrival time (ps)           17446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell62  16196  17446  605711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 605711p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17446
-------------------------------------   ----- 
End-of-path arrival time (ps)           17446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell78  16196  17446  605711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 605711p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17446
-------------------------------------   ----- 
End-of-path arrival time (ps)           17446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40    1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell102  16196  17446  605711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 605766p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17391
-------------------------------------   ----- 
End-of-path arrival time (ps)           17391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell53  16141  17391  605766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 605766p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17391
-------------------------------------   ----- 
End-of-path arrival time (ps)           17391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell58  16141  17391  605766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 605766p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17391
-------------------------------------   ----- 
End-of-path arrival time (ps)           17391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell93  16141  17391  605766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 606054p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17103
-------------------------------------   ----- 
End-of-path arrival time (ps)           17103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell53  15853  17103  606054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 606054p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17103
-------------------------------------   ----- 
End-of-path arrival time (ps)           17103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell58  15853  17103  606054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 606054p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17103
-------------------------------------   ----- 
End-of-path arrival time (ps)           17103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell93  15853  17103  606054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 606067p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17089
-------------------------------------   ----- 
End-of-path arrival time (ps)           17089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell63  15839  17089  606067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 606067p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17089
-------------------------------------   ----- 
End-of-path arrival time (ps)           17089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell68  15839  17089  606067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 606079p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17078
-------------------------------------   ----- 
End-of-path arrival time (ps)           17078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell45  15828  17078  606079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 606079p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17078
-------------------------------------   ----- 
End-of-path arrival time (ps)           17078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell62  15828  17078  606079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 606079p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17078
-------------------------------------   ----- 
End-of-path arrival time (ps)           17078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell78  15828  17078  606079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 606079p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17078
-------------------------------------   ----- 
End-of-path arrival time (ps)           17078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35    1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell102  15828  17078  606079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 606080p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17077
-------------------------------------   ----- 
End-of-path arrival time (ps)           17077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell63  15827  17077  606080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 606080p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17077
-------------------------------------   ----- 
End-of-path arrival time (ps)           17077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell68  15827  17077  606080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 606081p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17076
-------------------------------------   ----- 
End-of-path arrival time (ps)           17076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell56  15826  17076  606081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 606081p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17076
-------------------------------------   ----- 
End-of-path arrival time (ps)           17076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell79  15826  17076  606081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 606081p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17076
-------------------------------------   ----- 
End-of-path arrival time (ps)           17076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell83  15826  17076  606081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 606085p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17072
-------------------------------------   ----- 
End-of-path arrival time (ps)           17072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell52  15822  17072  606085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 606085p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17072
-------------------------------------   ----- 
End-of-path arrival time (ps)           17072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell59  15822  17072  606085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 606085p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17072
-------------------------------------   ----- 
End-of-path arrival time (ps)           17072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell76  15822  17072  606085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 606411p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16746
-------------------------------------   ----- 
End-of-path arrival time (ps)           16746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell52  15496  16746  606411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 606411p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16746
-------------------------------------   ----- 
End-of-path arrival time (ps)           16746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell59  15496  16746  606411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 606411p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16746
-------------------------------------   ----- 
End-of-path arrival time (ps)           16746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell76  15496  16746  606411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 606526p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16631
-------------------------------------   ----- 
End-of-path arrival time (ps)           16631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell72  15381  16631  606526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 606670p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16487
-------------------------------------   ----- 
End-of-path arrival time (ps)           16487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell72  15237  16487  606670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 606825p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16332
-------------------------------------   ----- 
End-of-path arrival time (ps)           16332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell72  15082  16332  606825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 607509p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15647
-------------------------------------   ----- 
End-of-path arrival time (ps)           15647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell52  14397  15647  607509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 607509p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15647
-------------------------------------   ----- 
End-of-path arrival time (ps)           15647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell59  14397  15647  607509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 607509p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15647
-------------------------------------   ----- 
End-of-path arrival time (ps)           15647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell76  14397  15647  607509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 607515p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15642
-------------------------------------   ----- 
End-of-path arrival time (ps)           15642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell56  14392  15642  607515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 607515p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15642
-------------------------------------   ----- 
End-of-path arrival time (ps)           15642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell79  14392  15642  607515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 607515p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15642
-------------------------------------   ----- 
End-of-path arrival time (ps)           15642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell83  14392  15642  607515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 607520p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15637
-------------------------------------   ----- 
End-of-path arrival time (ps)           15637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell45  14387  15637  607520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 607520p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15637
-------------------------------------   ----- 
End-of-path arrival time (ps)           15637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell62  14387  15637  607520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 607520p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15637
-------------------------------------   ----- 
End-of-path arrival time (ps)           15637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell78  14387  15637  607520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 607520p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15637
-------------------------------------   ----- 
End-of-path arrival time (ps)           15637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38    1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell102  14387  15637  607520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 607741p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15416
-------------------------------------   ----- 
End-of-path arrival time (ps)           15416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell56  14166  15416  607741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 607741p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15416
-------------------------------------   ----- 
End-of-path arrival time (ps)           15416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell79  14166  15416  607741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 607741p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15416
-------------------------------------   ----- 
End-of-path arrival time (ps)           15416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell83  14166  15416  607741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 607745p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15411
-------------------------------------   ----- 
End-of-path arrival time (ps)           15411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell45  14161  15411  607745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 607745p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15411
-------------------------------------   ----- 
End-of-path arrival time (ps)           15411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell62  14161  15411  607745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 607745p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15411
-------------------------------------   ----- 
End-of-path arrival time (ps)           15411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell78  14161  15411  607745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 607745p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15411
-------------------------------------   ----- 
End-of-path arrival time (ps)           15411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37    1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell102  14161  15411  607745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 607757p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15400
-------------------------------------   ----- 
End-of-path arrival time (ps)           15400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell61  14150  15400  607757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 607843p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15313
-------------------------------------   ----- 
End-of-path arrival time (ps)           15313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell63  14063  15313  607843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 607843p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15313
-------------------------------------   ----- 
End-of-path arrival time (ps)           15313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell68  14063  15313  607843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 608318p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14838
-------------------------------------   ----- 
End-of-path arrival time (ps)           14838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell49  13588  14838  608318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 608318p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14838
-------------------------------------   ----- 
End-of-path arrival time (ps)           14838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell98  13588  14838  608318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 608432p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14725
-------------------------------------   ----- 
End-of-path arrival time (ps)           14725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell52  13475  14725  608432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 608432p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14725
-------------------------------------   ----- 
End-of-path arrival time (ps)           14725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell59  13475  14725  608432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 608432p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14725
-------------------------------------   ----- 
End-of-path arrival time (ps)           14725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell76  13475  14725  608432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 608533p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14624
-------------------------------------   ----- 
End-of-path arrival time (ps)           14624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell49  13374  14624  608533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 608533p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14624
-------------------------------------   ----- 
End-of-path arrival time (ps)           14624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell98  13374  14624  608533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 608552p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14604
-------------------------------------   ----- 
End-of-path arrival time (ps)           14604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell72  13354  14604  608552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell72         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 608960p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14197
-------------------------------------   ----- 
End-of-path arrival time (ps)           14197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell63  12947  14197  608960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 608960p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14197
-------------------------------------   ----- 
End-of-path arrival time (ps)           14197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell68  12947  14197  608960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609109p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14048
-------------------------------------   ----- 
End-of-path arrival time (ps)           14048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell61  12798  14048  609109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609118p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14038
-------------------------------------   ----- 
End-of-path arrival time (ps)           14038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell48  12788  14038  609118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609317p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13840
-------------------------------------   ----- 
End-of-path arrival time (ps)           13840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell43  12590  13840  609317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 609317p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13840
-------------------------------------   ----- 
End-of-path arrival time (ps)           13840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell51  12590  13840  609317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609317p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13840
-------------------------------------   ----- 
End-of-path arrival time (ps)           13840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell99  12590  13840  609317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609322p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13835
-------------------------------------   ----- 
End-of-path arrival time (ps)           13835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell74  12585  13835  609322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609359p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13798
-------------------------------------   ----- 
End-of-path arrival time (ps)           13798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell53  12548  13798  609359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 609359p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13798
-------------------------------------   ----- 
End-of-path arrival time (ps)           13798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell58  12548  13798  609359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609359p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13798
-------------------------------------   ----- 
End-of-path arrival time (ps)           13798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell93  12548  13798  609359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609375p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13781
-------------------------------------   ----- 
End-of-path arrival time (ps)           13781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell63  12531  13781  609375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell63         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609375p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13781
-------------------------------------   ----- 
End-of-path arrival time (ps)           13781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell68  12531  13781  609375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell68         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 609376p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13781
-------------------------------------   ----- 
End-of-path arrival time (ps)           13781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell52  12531  13781  609376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell52         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 609376p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13781
-------------------------------------   ----- 
End-of-path arrival time (ps)           13781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell59  12531  13781  609376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell59         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609376p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13781
-------------------------------------   ----- 
End-of-path arrival time (ps)           13781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell76  12531  13781  609376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell76         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 609391p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13766
-------------------------------------   ----- 
End-of-path arrival time (ps)           13766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell56  12516  13766  609391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell56         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 609391p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13766
-------------------------------------   ----- 
End-of-path arrival time (ps)           13766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell79  12516  13766  609391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell79         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609391p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13766
-------------------------------------   ----- 
End-of-path arrival time (ps)           13766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell83  12516  13766  609391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell83         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609491p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13666
-------------------------------------   ----- 
End-of-path arrival time (ps)           13666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell91  12416  13666  609491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 609491p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13666
-------------------------------------   ----- 
End-of-path arrival time (ps)           13666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell95  12416  13666  609491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609491p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13666
-------------------------------------   ----- 
End-of-path arrival time (ps)           13666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40    1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell103  12416  13666  609491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 609639p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13518
-------------------------------------   ----- 
End-of-path arrival time (ps)           13518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell85  12268  13518  609639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609639p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13518
-------------------------------------   ----- 
End-of-path arrival time (ps)           13518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell92  12268  13518  609639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 609639p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13518
-------------------------------------   ----- 
End-of-path arrival time (ps)           13518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35    1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell104  12268  13518  609639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609712p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13445
-------------------------------------   ----- 
End-of-path arrival time (ps)           13445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell45  12195  13445  609712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell45         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 609712p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13445
-------------------------------------   ----- 
End-of-path arrival time (ps)           13445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell62  12195  13445  609712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell62         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 609712p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13445
-------------------------------------   ----- 
End-of-path arrival time (ps)           13445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell78  12195  13445  609712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell78         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 609712p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13445
-------------------------------------   ----- 
End-of-path arrival time (ps)           13445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39    1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell102  12195  13445  609712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell102        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610053p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13104
-------------------------------------   ----- 
End-of-path arrival time (ps)           13104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell54  11854  13104  610053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610056p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13101
-------------------------------------   ----- 
End-of-path arrival time (ps)           13101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell91  11851  13101  610056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610056p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13101
-------------------------------------   ----- 
End-of-path arrival time (ps)           13101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell95  11851  13101  610056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610056p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13101
-------------------------------------   ----- 
End-of-path arrival time (ps)           13101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36    1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell103  11851  13101  610056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610056p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13100
-------------------------------------   ----- 
End-of-path arrival time (ps)           13100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell57  11850  13100  610056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 610056p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13100
-------------------------------------   ----- 
End-of-path arrival time (ps)           13100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell64  11850  13100  610056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610056p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13100
-------------------------------------   ----- 
End-of-path arrival time (ps)           13100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell75  11850  13100  610056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 610056p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13100
-------------------------------------   ----- 
End-of-path arrival time (ps)           13100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell87  11850  13100  610056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 610070p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13087
-------------------------------------   ----- 
End-of-path arrival time (ps)           13087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell55  11837  13087  610070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610070p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13087
-------------------------------------   ----- 
End-of-path arrival time (ps)           13087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell73  11837  13087  610070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610070p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13087
-------------------------------------   ----- 
End-of-path arrival time (ps)           13087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell96  11837  13087  610070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610729p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12427
-------------------------------------   ----- 
End-of-path arrival time (ps)           12427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell61  11177  12427  610729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 610742p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12414
-------------------------------------   ----- 
End-of-path arrival time (ps)           12414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell49  11164  12414  610742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 610742p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12414
-------------------------------------   ----- 
End-of-path arrival time (ps)           12414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell98  11164  12414  610742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610845p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12312
-------------------------------------   ----- 
End-of-path arrival time (ps)           12312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell91  11062  12312  610845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610845p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12312
-------------------------------------   ----- 
End-of-path arrival time (ps)           12312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell95  11062  12312  610845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610845p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12312
-------------------------------------   ----- 
End-of-path arrival time (ps)           12312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37    1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell103  11062  12312  610845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610903p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12254
-------------------------------------   ----- 
End-of-path arrival time (ps)           12254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell42  11004  12254  610903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610903p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12254
-------------------------------------   ----- 
End-of-path arrival time (ps)           12254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell44  11004  12254  610903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610903p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12254
-------------------------------------   ----- 
End-of-path arrival time (ps)           12254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell46  11004  12254  610903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 610903p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12254
-------------------------------------   ----- 
End-of-path arrival time (ps)           12254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell71  11004  12254  610903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 610910p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12247
-------------------------------------   ----- 
End-of-path arrival time (ps)           12247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell55  10997  12247  610910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610910p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12247
-------------------------------------   ----- 
End-of-path arrival time (ps)           12247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell73  10997  12247  610910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610910p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12247
-------------------------------------   ----- 
End-of-path arrival time (ps)           12247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell96  10997  12247  610910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610968p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12189
-------------------------------------   ----- 
End-of-path arrival time (ps)           12189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell91  10939  12189  610968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610968p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12189
-------------------------------------   ----- 
End-of-path arrival time (ps)           12189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell95  10939  12189  610968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610968p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12189
-------------------------------------   ----- 
End-of-path arrival time (ps)           12189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38    1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell103  10939  12189  610968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611148p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12008
-------------------------------------   ----- 
End-of-path arrival time (ps)           12008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell61  10758  12008  611148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611168p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11988
-------------------------------------   ----- 
End-of-path arrival time (ps)           11988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell49  10738  11988  611168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611168p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11988
-------------------------------------   ----- 
End-of-path arrival time (ps)           11988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell98  10738  11988  611168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611208p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11949
-------------------------------------   ----- 
End-of-path arrival time (ps)           11949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell85  10699  11949  611208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611208p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11949
-------------------------------------   ----- 
End-of-path arrival time (ps)           11949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell92  10699  11949  611208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611208p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11949
-------------------------------------   ----- 
End-of-path arrival time (ps)           11949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38    1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell104  10699  11949  611208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 611211p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11945
-------------------------------------   ----- 
End-of-path arrival time (ps)           11945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell48  10695  11945  611211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611224p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11933
-------------------------------------   ----- 
End-of-path arrival time (ps)           11933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell54  10683  11933  611224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611227p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11930
-------------------------------------   ----- 
End-of-path arrival time (ps)           11930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell57  10680  11930  611227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611227p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11930
-------------------------------------   ----- 
End-of-path arrival time (ps)           11930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell64  10680  11930  611227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611227p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11930
-------------------------------------   ----- 
End-of-path arrival time (ps)           11930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell75  10680  11930  611227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 611227p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11930
-------------------------------------   ----- 
End-of-path arrival time (ps)           11930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell87  10680  11930  611227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611248p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11909
-------------------------------------   ----- 
End-of-path arrival time (ps)           11909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell61  10659  11909  611248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611263p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11894
-------------------------------------   ----- 
End-of-path arrival time (ps)           11894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell49  10644  11894  611263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611263p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11894
-------------------------------------   ----- 
End-of-path arrival time (ps)           11894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell98  10644  11894  611263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611351p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11806
-------------------------------------   ----- 
End-of-path arrival time (ps)           11806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell91  10556  11806  611351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611351p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11806
-------------------------------------   ----- 
End-of-path arrival time (ps)           11806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell95  10556  11806  611351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611351p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11806
-------------------------------------   ----- 
End-of-path arrival time (ps)           11806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35    1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell103  10556  11806  611351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611397p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11759
-------------------------------------   ----- 
End-of-path arrival time (ps)           11759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell55  10509  11759  611397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611397p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11759
-------------------------------------   ----- 
End-of-path arrival time (ps)           11759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell73  10509  11759  611397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 611397p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11759
-------------------------------------   ----- 
End-of-path arrival time (ps)           11759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell96  10509  11759  611397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611552p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11605
-------------------------------------   ----- 
End-of-path arrival time (ps)           11605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell55  10355  11605  611552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611552p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11605
-------------------------------------   ----- 
End-of-path arrival time (ps)           11605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell73  10355  11605  611552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 611552p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11605
-------------------------------------   ----- 
End-of-path arrival time (ps)           11605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell96  10355  11605  611552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 611655p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11501
-------------------------------------   ----- 
End-of-path arrival time (ps)           11501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell89  10251  11501  611655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611655p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11501
-------------------------------------   ----- 
End-of-path arrival time (ps)           11501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell97  10251  11501  611655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611659p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11497
-------------------------------------   ----- 
End-of-path arrival time (ps)           11497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell80  10247  11497  611659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 611659p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11497
-------------------------------------   ----- 
End-of-path arrival time (ps)           11497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35    1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell100  10247  11497  611659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611824p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11333
-------------------------------------   ----- 
End-of-path arrival time (ps)           11333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell47  10083  11333  611824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611824p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11333
-------------------------------------   ----- 
End-of-path arrival time (ps)           11333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell81  10083  11333  611824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611918p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11239
-------------------------------------   ----- 
End-of-path arrival time (ps)           11239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell55   9989  11239  611918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611918p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11239
-------------------------------------   ----- 
End-of-path arrival time (ps)           11239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell73   9989  11239  611918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 611918p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11239
-------------------------------------   ----- 
End-of-path arrival time (ps)           11239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell96   9989  11239  611918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612181p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10975
-------------------------------------   ----- 
End-of-path arrival time (ps)           10975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell55   9725  10975  612181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell55         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 612181p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10975
-------------------------------------   ----- 
End-of-path arrival time (ps)           10975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell73   9725  10975  612181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell73         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 612181p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10975
-------------------------------------   ----- 
End-of-path arrival time (ps)           10975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell96   9725  10975  612181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell96         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 612184p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10973
-------------------------------------   ----- 
End-of-path arrival time (ps)           10973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell91   9723  10973  612184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell91         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 612184p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10973
-------------------------------------   ----- 
End-of-path arrival time (ps)           10973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell95   9723  10973  612184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell95         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 612184p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10973
-------------------------------------   ----- 
End-of-path arrival time (ps)           10973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39    1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell103   9723  10973  612184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell103        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 612247p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10910
-------------------------------------   ----- 
End-of-path arrival time (ps)           10910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell53   9660  10910  612247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 612247p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10910
-------------------------------------   ----- 
End-of-path arrival time (ps)           10910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell58   9660  10910  612247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 612247p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10910
-------------------------------------   ----- 
End-of-path arrival time (ps)           10910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell93   9660  10910  612247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 612272p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10884
-------------------------------------   ----- 
End-of-path arrival time (ps)           10884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell74   9634  10884  612272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612352p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10805
-------------------------------------   ----- 
End-of-path arrival time (ps)           10805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell60   9555  10805  612352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 612352p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10805
-------------------------------------   ----- 
End-of-path arrival time (ps)           10805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell65   9555  10805  612352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 612352p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10805
-------------------------------------   ----- 
End-of-path arrival time (ps)           10805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell69   9555  10805  612352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 612410p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10746
-------------------------------------   ----- 
End-of-path arrival time (ps)           10746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell82   9496  10746  612410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612410p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10746
-------------------------------------   ----- 
End-of-path arrival time (ps)           10746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell88   9496  10746  612410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 612605p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10552
-------------------------------------   ----- 
End-of-path arrival time (ps)           10552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell41   9302  10552  612605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 612775p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -4060
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             622607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9832
-------------------------------------   ---- 
End-of-path arrival time (ps)           9832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_1      controlcell3   1210   1210  612775  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:cnt_enable\/main_1      macrocell15    2340   3550  612775  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:cnt_enable\/q           macrocell15    3350   6900  612775  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/enable  count7cell     2931   9832  612775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 612852p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10305
-------------------------------------   ----- 
End-of-path arrival time (ps)           10305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell53   9055  10305  612852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 612852p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10305
-------------------------------------   ----- 
End-of-path arrival time (ps)           10305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell58   9055  10305  612852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 612852p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10305
-------------------------------------   ----- 
End-of-path arrival time (ps)           10305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell93   9055  10305  612852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 613177p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9980
-------------------------------------   ---- 
End-of-path arrival time (ps)           9980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell82   8730   9980  613177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 613177p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9980
-------------------------------------   ---- 
End-of-path arrival time (ps)           9980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell88   8730   9980  613177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 613190p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9966
-------------------------------------   ---- 
End-of-path arrival time (ps)           9966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell67   8716   9966  613190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 613190p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9966
-------------------------------------   ---- 
End-of-path arrival time (ps)           9966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell70   8716   9966  613190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 613190p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9966
-------------------------------------   ---- 
End-of-path arrival time (ps)           9966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell90   8716   9966  613190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 613190p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9966
-------------------------------------   ---- 
End-of-path arrival time (ps)           9966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell94   8716   9966  613190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 613191p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9966
-------------------------------------   ---- 
End-of-path arrival time (ps)           9966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell43   8716   9966  613191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 613191p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9966
-------------------------------------   ---- 
End-of-path arrival time (ps)           9966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell51   8716   9966  613191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 613191p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9966
-------------------------------------   ---- 
End-of-path arrival time (ps)           9966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell99   8716   9966  613191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 613388p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9768
-------------------------------------   ---- 
End-of-path arrival time (ps)           9768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell80   8518   9768  613388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 613388p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9768
-------------------------------------   ---- 
End-of-path arrival time (ps)           9768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37    1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell100   8518   9768  613388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 613391p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9765
-------------------------------------   ---- 
End-of-path arrival time (ps)           9765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell49   8515   9765  613391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell49         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 613391p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9765
-------------------------------------   ---- 
End-of-path arrival time (ps)           9765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell98   8515   9765  613391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell98         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 613392p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9764
-------------------------------------   ---- 
End-of-path arrival time (ps)           9764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell47   8514   9764  613392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613392p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9764
-------------------------------------   ---- 
End-of-path arrival time (ps)           9764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell81   8514   9764  613392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 613403p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9754
-------------------------------------   ---- 
End-of-path arrival time (ps)           9754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell60   8504   9754  613403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 613403p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9754
-------------------------------------   ---- 
End-of-path arrival time (ps)           9754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell65   8504   9754  613403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 613403p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9754
-------------------------------------   ---- 
End-of-path arrival time (ps)           9754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell69   8504   9754  613403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 613404p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9752
-------------------------------------   ---- 
End-of-path arrival time (ps)           9752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell61   8502   9752  613404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell61         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613420p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9737
-------------------------------------   ---- 
End-of-path arrival time (ps)           9737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell85   8487   9737  613420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 613420p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9737
-------------------------------------   ---- 
End-of-path arrival time (ps)           9737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell92   8487   9737  613420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 613420p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9737
-------------------------------------   ---- 
End-of-path arrival time (ps)           9737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39    1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell104   8487   9737  613420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613422p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9735
-------------------------------------   ---- 
End-of-path arrival time (ps)           9735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell48   8485   9735  613422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 613432p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9725
-------------------------------------   ---- 
End-of-path arrival time (ps)           9725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell42   8475   9725  613432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 613432p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9725
-------------------------------------   ---- 
End-of-path arrival time (ps)           9725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell44   8475   9725  613432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 613432p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9725
-------------------------------------   ---- 
End-of-path arrival time (ps)           9725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell46   8475   9725  613432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 613432p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9725
-------------------------------------   ---- 
End-of-path arrival time (ps)           9725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell71   8475   9725  613432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 613445p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9711
-------------------------------------   ---- 
End-of-path arrival time (ps)           9711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell89   8461   9711  613445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 613445p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9711
-------------------------------------   ---- 
End-of-path arrival time (ps)           9711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell97   8461   9711  613445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 613463p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9694
-------------------------------------   ---- 
End-of-path arrival time (ps)           9694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell80   8444   9694  613463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 613463p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9694
-------------------------------------   ---- 
End-of-path arrival time (ps)           9694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40    1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell100   8444   9694  613463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 613486p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9671
-------------------------------------   ---- 
End-of-path arrival time (ps)           9671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell47   8421   9671  613486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 613486p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9671
-------------------------------------   ---- 
End-of-path arrival time (ps)           9671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell81   8421   9671  613486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 613561p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9596
-------------------------------------   ---- 
End-of-path arrival time (ps)           9596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell53   8346   9596  613561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell53         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 613561p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9596
-------------------------------------   ---- 
End-of-path arrival time (ps)           9596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell58   8346   9596  613561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell58         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 613561p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9596
-------------------------------------   ---- 
End-of-path arrival time (ps)           9596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell93   8346   9596  613561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell93         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 613565p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9591
-------------------------------------   ---- 
End-of-path arrival time (ps)           9591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell43   8341   9591  613565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 613565p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9591
-------------------------------------   ---- 
End-of-path arrival time (ps)           9591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell51   8341   9591  613565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 613565p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9591
-------------------------------------   ---- 
End-of-path arrival time (ps)           9591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell99   8341   9591  613565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 613582p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9575
-------------------------------------   ---- 
End-of-path arrival time (ps)           9575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell74   8325   9575  613582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 613810p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9347
-------------------------------------   ---- 
End-of-path arrival time (ps)           9347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell54   8097   9347  613810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 613904p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9253
-------------------------------------   ---- 
End-of-path arrival time (ps)           9253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell54   8003   9253  613904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell54         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 613913p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9244
-------------------------------------   ---- 
End-of-path arrival time (ps)           9244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell67   7994   9244  613913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 613913p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9244
-------------------------------------   ---- 
End-of-path arrival time (ps)           9244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell70   7994   9244  613913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 613913p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9244
-------------------------------------   ---- 
End-of-path arrival time (ps)           9244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell90   7994   9244  613913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 613913p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9244
-------------------------------------   ---- 
End-of-path arrival time (ps)           9244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell94   7994   9244  613913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 614107p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9050
-------------------------------------   ---- 
End-of-path arrival time (ps)           9050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell80   7800   9050  614107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 614107p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9050
-------------------------------------   ---- 
End-of-path arrival time (ps)           9050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38    1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell100   7800   9050  614107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 614343p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8814
-------------------------------------   ---- 
End-of-path arrival time (ps)           8814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell57   7564   8814  614343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614343p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8814
-------------------------------------   ---- 
End-of-path arrival time (ps)           8814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell64   7564   8814  614343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 614343p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8814
-------------------------------------   ---- 
End-of-path arrival time (ps)           8814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell75   7564   8814  614343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 614343p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8814
-------------------------------------   ---- 
End-of-path arrival time (ps)           8814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell87   7564   8814  614343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 614376p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8780
-------------------------------------   ---- 
End-of-path arrival time (ps)           8780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell43   7530   8780  614376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 614376p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8780
-------------------------------------   ---- 
End-of-path arrival time (ps)           8780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell51   7530   8780  614376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614376p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8780
-------------------------------------   ---- 
End-of-path arrival time (ps)           8780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell99   7530   8780  614376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 614377p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8779
-------------------------------------   ---- 
End-of-path arrival time (ps)           8779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell43   7529   8779  614377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 614377p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8779
-------------------------------------   ---- 
End-of-path arrival time (ps)           8779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell51   7529   8779  614377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 614377p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8779
-------------------------------------   ---- 
End-of-path arrival time (ps)           8779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell99   7529   8779  614377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 614389p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8768
-------------------------------------   ---- 
End-of-path arrival time (ps)           8768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell74   7518   8768  614389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 614421p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8736
-------------------------------------   ---- 
End-of-path arrival time (ps)           8736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell57   7486   8736  614421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell57         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614421p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8736
-------------------------------------   ---- 
End-of-path arrival time (ps)           8736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell64   7486   8736  614421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell64         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 614421p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8736
-------------------------------------   ---- 
End-of-path arrival time (ps)           8736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell75   7486   8736  614421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell75         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 614421p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8736
-------------------------------------   ---- 
End-of-path arrival time (ps)           8736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell87   7486   8736  614421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell87         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 614660p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8496
-------------------------------------   ---- 
End-of-path arrival time (ps)           8496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell47   7246   8496  614660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 614660p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8496
-------------------------------------   ---- 
End-of-path arrival time (ps)           8496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell81   7246   8496  614660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614661p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8496
-------------------------------------   ---- 
End-of-path arrival time (ps)           8496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell66   7246   8496  614661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 614661p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8496
-------------------------------------   ---- 
End-of-path arrival time (ps)           8496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell84   7246   8496  614661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 614661p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8496
-------------------------------------   ---- 
End-of-path arrival time (ps)           8496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell86   7246   8496  614661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 614670p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8487
-------------------------------------   ---- 
End-of-path arrival time (ps)           8487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell50   7237   8487  614670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 614729p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8427
-------------------------------------   ---- 
End-of-path arrival time (ps)           8427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell67   7177   8427  614729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 614729p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8427
-------------------------------------   ---- 
End-of-path arrival time (ps)           8427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell70   7177   8427  614729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 614729p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8427
-------------------------------------   ---- 
End-of-path arrival time (ps)           8427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell90   7177   8427  614729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614729p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8427
-------------------------------------   ---- 
End-of-path arrival time (ps)           8427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell94   7177   8427  614729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 614745p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8411
-------------------------------------   ---- 
End-of-path arrival time (ps)           8411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell74   7161   8411  614745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 614756p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8401
-------------------------------------   ---- 
End-of-path arrival time (ps)           8401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell89   7151   8401  614756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 614756p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8401
-------------------------------------   ---- 
End-of-path arrival time (ps)           8401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell97   7151   8401  614756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 614787p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8369
-------------------------------------   ---- 
End-of-path arrival time (ps)           8369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell85   7119   8369  614787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell85         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614787p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8369
-------------------------------------   ---- 
End-of-path arrival time (ps)           8369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell92   7119   8369  614787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell92         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 614787p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8369
-------------------------------------   ---- 
End-of-path arrival time (ps)           8369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36    1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell104   7119   8369  614787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell104        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614789p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8368
-------------------------------------   ---- 
End-of-path arrival time (ps)           8368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell48   7118   8368  614789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell48         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 614795p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8362
-------------------------------------   ---- 
End-of-path arrival time (ps)           8362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell67   7112   8362  614795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 614795p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8362
-------------------------------------   ---- 
End-of-path arrival time (ps)           8362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell70   7112   8362  614795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 614795p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8362
-------------------------------------   ---- 
End-of-path arrival time (ps)           8362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell90   7112   8362  614795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614795p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8362
-------------------------------------   ---- 
End-of-path arrival time (ps)           8362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell94   7112   8362  614795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 615069p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8087
-------------------------------------   ---- 
End-of-path arrival time (ps)           8087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell60   6837   8087  615069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 615069p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8087
-------------------------------------   ---- 
End-of-path arrival time (ps)           8087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell65   6837   8087  615069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 615069p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8087
-------------------------------------   ---- 
End-of-path arrival time (ps)           8087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell69   6837   8087  615069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 615120p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8037
-------------------------------------   ---- 
End-of-path arrival time (ps)           8037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell82   6787   8037  615120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 615120p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8037
-------------------------------------   ---- 
End-of-path arrival time (ps)           8037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell88   6787   8037  615120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 615524p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7633
-------------------------------------   ---- 
End-of-path arrival time (ps)           7633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell42   6383   7633  615524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 615524p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7633
-------------------------------------   ---- 
End-of-path arrival time (ps)           7633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell44   6383   7633  615524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 615524p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7633
-------------------------------------   ---- 
End-of-path arrival time (ps)           7633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell46   6383   7633  615524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 615524p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7633
-------------------------------------   ---- 
End-of-path arrival time (ps)           7633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell71   6383   7633  615524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 615600p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7557
-------------------------------------   ---- 
End-of-path arrival time (ps)           7557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell66   6307   7557  615600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 615600p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7557
-------------------------------------   ---- 
End-of-path arrival time (ps)           7557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell84   6307   7557  615600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615600p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7557
-------------------------------------   ---- 
End-of-path arrival time (ps)           7557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell86   6307   7557  615600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 615606p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7550
-------------------------------------   ---- 
End-of-path arrival time (ps)           7550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell77   6300   7550  615606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 615606p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7550
-------------------------------------   ---- 
End-of-path arrival time (ps)           7550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38    1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell101   6300   7550  615606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615610p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7547
-------------------------------------   ---- 
End-of-path arrival time (ps)           7547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell50   6297   7547  615610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 615670p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7487
-------------------------------------   ---- 
End-of-path arrival time (ps)           7487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell42   6237   7487  615670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 615670p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7487
-------------------------------------   ---- 
End-of-path arrival time (ps)           7487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell44   6237   7487  615670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell44         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 615670p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7487
-------------------------------------   ---- 
End-of-path arrival time (ps)           7487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell46   6237   7487  615670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell46         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 615670p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7487
-------------------------------------   ---- 
End-of-path arrival time (ps)           7487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell71   6237   7487  615670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell71         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 615675p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7482
-------------------------------------   ---- 
End-of-path arrival time (ps)           7482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell60   6232   7482  615675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 615675p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7482
-------------------------------------   ---- 
End-of-path arrival time (ps)           7482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell65   6232   7482  615675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 615675p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7482
-------------------------------------   ---- 
End-of-path arrival time (ps)           7482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell69   6232   7482  615675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 615715p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7442
-------------------------------------   ---- 
End-of-path arrival time (ps)           7442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell67   6192   7442  615715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 615715p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7442
-------------------------------------   ---- 
End-of-path arrival time (ps)           7442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell70   6192   7442  615715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 615715p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7442
-------------------------------------   ---- 
End-of-path arrival time (ps)           7442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell90   6192   7442  615715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 615715p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7442
-------------------------------------   ---- 
End-of-path arrival time (ps)           7442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell94   6192   7442  615715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 615734p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7422
-------------------------------------   ---- 
End-of-path arrival time (ps)           7422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell89   6172   7422  615734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615734p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7422
-------------------------------------   ---- 
End-of-path arrival time (ps)           7422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell97   6172   7422  615734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 615783p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7373
-------------------------------------   ---- 
End-of-path arrival time (ps)           7373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell77   6123   7373  615783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 615783p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7373
-------------------------------------   ---- 
End-of-path arrival time (ps)           7373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36    1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell101   6123   7373  615783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 615796p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7361
-------------------------------------   ---- 
End-of-path arrival time (ps)           7361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell41   6111   7361  615796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 616113p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7043
-------------------------------------   ---- 
End-of-path arrival time (ps)           7043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell82   5793   7043  616113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell82         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 616113p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7043
-------------------------------------   ---- 
End-of-path arrival time (ps)           7043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell88   5793   7043  616113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell88         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 616120p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7036
-------------------------------------   ---- 
End-of-path arrival time (ps)           7036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell66   5786   7036  616120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 616120p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7036
-------------------------------------   ---- 
End-of-path arrival time (ps)           7036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell84   5786   7036  616120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 616120p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7036
-------------------------------------   ---- 
End-of-path arrival time (ps)           7036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell86   5786   7036  616120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 616290p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6867
-------------------------------------   ---- 
End-of-path arrival time (ps)           6867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell89   5617   6867  616290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616290p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6867
-------------------------------------   ---- 
End-of-path arrival time (ps)           6867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell97   5617   6867  616290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 616291p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6865
-------------------------------------   ---- 
End-of-path arrival time (ps)           6865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell80   5615   6865  616291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 616291p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6865
-------------------------------------   ---- 
End-of-path arrival time (ps)           6865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39    1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell100   5615   6865  616291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 616353p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6803
-------------------------------------   ---- 
End-of-path arrival time (ps)           6803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell60   5553   6803  616353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 616353p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6803
-------------------------------------   ---- 
End-of-path arrival time (ps)           6803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell65   5553   6803  616353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 616353p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6803
-------------------------------------   ---- 
End-of-path arrival time (ps)           6803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell69   5553   6803  616353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 616468p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6688
-------------------------------------   ---- 
End-of-path arrival time (ps)           6688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  588752  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell38   4748   6688  616468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 616480p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6677
-------------------------------------   ---- 
End-of-path arrival time (ps)           6677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell50   5427   6677  616480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 616497p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell66   5410   6660  616497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 616497p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell84   5410   6660  616497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 616497p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell86   5410   6660  616497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 616577p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6580
-------------------------------------   ---- 
End-of-path arrival time (ps)           6580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell41   5330   6580  616577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 616601p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6556
-------------------------------------   ---- 
End-of-path arrival time (ps)           6556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell77   5306   6556  616601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 616601p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6556
-------------------------------------   ---- 
End-of-path arrival time (ps)           6556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q         macrocell35    1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell101   5306   6556  616601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 616631p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6526
-------------------------------------   ---- 
End-of-path arrival time (ps)           6526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell77   5276   6526  616631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 616631p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6526
-------------------------------------   ---- 
End-of-path arrival time (ps)           6526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q         macrocell37    1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell101   5276   6526  616631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 616662p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6495
-------------------------------------   ---- 
End-of-path arrival time (ps)           6495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/q        macrocell37   1250   1250  585050  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell41   5245   6495  616662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 616675p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/q        macrocell35   1250   1250  583362  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell50   5231   6481  616675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 616860p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell43   5047   6297  616860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 616860p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell51   5047   6297  616860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell51         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 616860p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell99   5047   6297  616860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell99         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 616868p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -5360
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621307

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_1    controlcell3   1210   1210  612775  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/load  count7cell     3229   4439  616868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 616873p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6284
-------------------------------------   ---- 
End-of-path arrival time (ps)           6284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell74   5034   6284  616873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell74         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 617020p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  587896  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell40   4196   6136  617020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 617203p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5954
-------------------------------------   ---- 
End-of-path arrival time (ps)           5954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q        macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell41   4704   5954  617203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 617536p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5621
-------------------------------------   ---- 
End-of-path arrival time (ps)           5621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell47   4371   5621  617536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 617536p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5621
-------------------------------------   ---- 
End-of-path arrival time (ps)           5621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell81   4371   5621  617536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 617592p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5565
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell80   4315   5565  617592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell80         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 617592p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5565
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36    1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell100   4315   5565  617592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell100        0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 617833p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q        macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell47   4073   5323  617833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell47         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 617833p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell81   4073   5323  617833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell81         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 617841p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell60   4066   5316  617841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell60         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 617841p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell65   4066   5316  617841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell65         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 617841p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell69   4066   5316  617841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell69         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 617952p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  587882  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell36   3265   5205  617952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 618000p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5156
-------------------------------------   ---- 
End-of-path arrival time (ps)           5156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell89   3906   5156  618000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell89         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 618000p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5156
-------------------------------------   ---- 
End-of-path arrival time (ps)           5156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_4\/q         macrocell36   1250   1250  583603  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell97   3906   5156  618000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell97         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 618145p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell67   3762   5012  618145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell67         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 618145p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell70   3762   5012  618145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell70         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 618145p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell90   3762   5012  618145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell90         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 618145p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_2\/q         macrocell38   1250   1250  588332  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell94   3762   5012  618145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell94         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 618331p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell66   3575   4825  618331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 618331p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell84   3575   4825  618331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 618331p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell86   3575   4825  618331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 618332p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell41   3575   4825  618332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell41         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 618449p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4708
-------------------------------------   ---- 
End-of-path arrival time (ps)           4708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q        macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell50   3458   4708  618449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 618461p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4696
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39   1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell77   3446   4696  618461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 618461p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4696
-------------------------------------   ---- 
End-of-path arrival time (ps)           4696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/q         macrocell39    1250   1250  585714  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell101   3446   4696  618461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 618589p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  587701  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell35   2627   4567  618589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell35         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 618642p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell66   3265   4515  618642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell66         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 618642p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell84   3265   4515  618642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell84         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 618642p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell86   3265   4515  618642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell86         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 618643p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q        macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell50   3264   4514  618643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell50         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 618650p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40   1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell77   3256   4506  618650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell77         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 618650p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell40         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_0\/q         macrocell40    1250   1250  586213  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell101   3256   4506  618650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell101        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4412/q
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clock
Path slack     : 618870p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                 -500
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             626167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7297
-------------------------------------   ---- 
End-of-path arrival time (ps)           7297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
Net_4412/q                               macrocell105   1250   1250  618870  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/status_0  statuscell1    6047   7297  618870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clock                       statuscell1         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 618898p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  587893  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell37   2318   4258  618898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell37         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 618903p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  588825  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell39   2314   4254  618903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell39         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/q
Path End       : Net_4412/main_1
Capture Clock  : Net_4412/clock_0
Path slack     : 619616p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             623157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                    macrocell107        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/q  macrocell107   1250   1250  619616  RISE       1
Net_4412/main_1                    macrocell105   2291   3541  619616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 620103p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0      controlcell3   1210   1210  620103  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     3254   4464  620103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_4412/clk_en
Capture Clock  : Net_4412/clock_0
Path slack     : 620126p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  620103  RISE       1
Net_4412/clk_en                            macrocell105   3231   4441  620126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4412/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 620126p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  620103  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clk_en     macrocell107   3231   4441  620126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:nrq_reg\/clock_0                    macrocell107        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clock
Path slack     : 620127p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (OSC1_ADC_SAR_IntClock:R#1 vs. OSC1_ADC_SAR_IntClock:R#2)   626667
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           4440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\OSC1_ADC_SAR:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  620103  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clk_en      statuscell1    3230   4440  620127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\OSC1_ADC_SAR:bSAR_SEQ:EOCSts\/clock                       statuscell1         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:out_sample\/q
Path End       : \PulseConvert_3:out_sample\/main_4
Capture Clock  : \PulseConvert_3:out_sample\/clock_0
Path slack     : 7990736p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\PulseConvert_3:out_sample\/q       macrocell110   1250   1250  7990736  RISE       1
\PulseConvert_3:out_sample\/main_4  macrocell110   4504   5754  7990736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4614/q
Path End       : \PulseConvert_3:out_sample\/main_2
Capture Clock  : \PulseConvert_3:out_sample\/clock_0
Path slack     : 7991266p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5224
-------------------------------------   ---- 
End-of-path arrival time (ps)           5224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4614/clock_0                                           macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
Net_4614/q                          macrocell108   1250   1250  7991266  RISE       1
\PulseConvert_3:out_sample\/main_2  macrocell110   3974   5224  7991266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_3:out_sample\/q
Path End       : Net_4614/main_3
Capture Clock  : Net_4614/clock_0
Path slack     : 7991293p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5197
-------------------------------------   ---- 
End-of-path arrival time (ps)           5197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_3:out_sample\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\PulseConvert_3:out_sample\/q  macrocell110   1250   1250  7990736  RISE       1
Net_4614/main_3                macrocell108   3947   5197  7991293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_4614/clock_0                                           macrocell108        0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2805/q
Path End       : \PulseConvert_1:out_sample\/main_4
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 7991714p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           4776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
Net_2805/q                          macrocell24   1250   1250  7991714  RISE       1
\PulseConvert_1:out_sample\/main_4  macrocell26   3526   4776  7991714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : Net_2805/main_5
Capture Clock  : Net_2805/clock_0
Path slack     : 7992448p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_1:out_sample\/q  macrocell26   1250   1250  7992448  RISE       1
Net_2805/main_5                macrocell24   2792   4042  7992448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_2805/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_6
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 7992456p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_1:out_sample\/q       macrocell26   1250   1250  7992448  RISE       1
\PulseConvert_1:out_sample\/main_6  macrocell26   2784   4034  7992456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2896/q
Path End       : \PulseConvert_2:out_sample\/main_2
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 7992622p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
Net_2896/q                          macrocell30   1250   1250  7992622  RISE       1
\PulseConvert_2:out_sample\/main_2  macrocell32   2618   3868  7992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : Net_2896/main_3
Capture Clock  : Net_2896/clock_0
Path slack     : 7992659p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_2:out_sample\/q  macrocell32   1250   1250  7992659  RISE       1
Net_2896/main_3                macrocell30   2581   3831  7992659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2896/clock_0                                           macrocell30         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_2:out_sample\/q
Path End       : \PulseConvert_2:out_sample\/main_4
Capture Clock  : \PulseConvert_2:out_sample\/clock_0
Path slack     : 7992659p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   8000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 7996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\PulseConvert_2:out_sample\/q       macrocell32   1250   1250  7992659  RISE       1
\PulseConvert_2:out_sample\/main_4  macrocell32   2581   3831  7992659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PulseConvert_2:out_sample\/clock_0                        macrocell32         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

