// Seed: 2670566033
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
  logic [1  <  -1 : 1] id_3 = id_1;
  genvar id_4;
  assign module_1.id_7 = 0;
  wire id_5;
  assign id_3 = id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd98,
    parameter id_7 = 32'd90
) (
    input  uwire id_0,
    input  tri0  _id_1,
    input  wire  id_2,
    input  tri1  id_3,
    input  tri1  id_4,
    output logic id_5,
    input  tri   id_6,
    input  tri1  _id_7,
    input  tri   id_8
);
  always id_5 = id_1;
  wire id_10;
  always id_5 = -1 < id_1;
  logic [id_7 : id_1] id_11;
  ;
  wire id_12;
  wire id_13;
  wire id_14 = id_10;
  wire id_15;
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
