

================================================================
== Vivado HLS Report for 'quantize_activation'
================================================================
* Date:           Wed Nov 27 14:05:54 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.533 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12333|    12333| 0.123 ms | 0.123 ms |  12333|  12333|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- QUANTIZE_ACTIVATION_LOOP_2  |     4608|     4608|         3|          -|          -|  1536|    no    |
        |- QUANTIZE_ACTIVATION_LOOP_3  |     7680|     7680|         5|          -|          -|  1536|    no    |
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 52
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 48 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str1832)" [./layer.h:125]   --->   Operation 53 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:129]   --->   Operation 54 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_0_0 = phi i40 [ 0, %QUANTIZE_ACTIVATION_LOOP_1_begin ], [ %select_ln102, %2 ]" [./layer.h:102->./layer.h:130]   --->   Operation 55 'phi' 'p_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%j_0_0 = phi i11 [ 0, %QUANTIZE_ACTIVATION_LOOP_1_begin ], [ %add_ln129, %2 ]" [./layer.h:129]   --->   Operation 56 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.88ns)   --->   "%icmp_ln129 = icmp eq i11 %j_0_0, -512" [./layer.h:129]   --->   Operation 57 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 58 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.63ns)   --->   "%add_ln129 = add i11 %j_0_0, 1" [./layer.h:129]   --->   Operation 59 'add' 'add_ln129' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0, label %2" [./layer.h:129]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i11 %j_0_0 to i64" [./layer.h:130]   --->   Operation 61 'zext' 'zext_ln130' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%input_0_V_addr = getelementptr [1536 x i40]* %input_0_V, i64 0, i64 %zext_ln130" [./layer.h:130]   --->   Operation 62 'getelementptr' 'input_0_V_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (3.25ns)   --->   "%p_Val2_s = load i40* %input_0_V_addr, align 8" [./layer.h:130]   --->   Operation 63 'load' 'p_Val2_s' <Predicate = (!icmp_ln129)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_2 : Operation 64 [44/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 64 'udiv' 'udiv_ln1148' <Predicate = (icmp_ln129)> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.69>
ST_3 : Operation 65 [1/2] (3.25ns)   --->   "%p_Val2_s = load i40* %input_0_V_addr, align 8" [./layer.h:130]   --->   Operation 65 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_s, i32 39)" [./layer.h:60->./layer.h:130]   --->   Operation 66 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (2.87ns)   --->   "%sub_ln703 = sub i40 0, %p_Val2_s" [./layer.h:60->./layer.h:130]   --->   Operation 67 'sub' 'sub_ln703' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.56ns)   --->   "%p_Val2_8 = select i1 %tmp_76, i40 %sub_ln703, i40 %p_Val2_s" [./layer.h:60->./layer.h:130]   --->   Operation 68 'select' 'p_Val2_8' <Predicate = true> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.09>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str1833) nounwind" [./layer.h:130]   --->   Operation 69 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (2.53ns)   --->   "%icmp_ln1494 = icmp sgt i40 %p_0_0, %p_Val2_8" [./layer.h:102->./layer.h:130]   --->   Operation 70 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (1.56ns)   --->   "%select_ln102 = select i1 %icmp_ln1494, i40 %p_0_0, i40 %p_Val2_8" [./layer.h:102->./layer.h:130]   --->   Operation 71 'select' 'select_ln102' <Predicate = true> <Delay = 1.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:129]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 4.37>
ST_5 : Operation 73 [43/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 73 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 3> <Delay = 4.37>
ST_6 : Operation 74 [42/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 74 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 4> <Delay = 4.37>
ST_7 : Operation 75 [41/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 75 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 4.37>
ST_8 : Operation 76 [40/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 76 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 4.37>
ST_9 : Operation 77 [39/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 77 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 4.37>
ST_10 : Operation 78 [38/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 78 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 4.37>
ST_11 : Operation 79 [37/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 79 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 4.37>
ST_12 : Operation 80 [36/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 80 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 4.37>
ST_13 : Operation 81 [35/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 81 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 4.37>
ST_14 : Operation 82 [34/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 82 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 4.37>
ST_15 : Operation 83 [33/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 83 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 4.37>
ST_16 : Operation 84 [32/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 84 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 4.37>
ST_17 : Operation 85 [31/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 85 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 4.37>
ST_18 : Operation 86 [30/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 86 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 4.37>
ST_19 : Operation 87 [29/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 87 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 4.37>
ST_20 : Operation 88 [28/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 88 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 4.37>
ST_21 : Operation 89 [27/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 89 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 4.37>
ST_22 : Operation 90 [26/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 90 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 4.37>
ST_23 : Operation 91 [25/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 91 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 4.37>
ST_24 : Operation 92 [24/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 92 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 22> <Delay = 4.37>
ST_25 : Operation 93 [23/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 93 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 4.37>
ST_26 : Operation 94 [22/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 94 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 24> <Delay = 4.37>
ST_27 : Operation 95 [21/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 95 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 25> <Delay = 4.37>
ST_28 : Operation 96 [20/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 96 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 26> <Delay = 4.37>
ST_29 : Operation 97 [19/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 97 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 27> <Delay = 4.37>
ST_30 : Operation 98 [18/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 98 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 28> <Delay = 4.37>
ST_31 : Operation 99 [17/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 99 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 4.37>
ST_32 : Operation 100 [16/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 100 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 30> <Delay = 4.37>
ST_33 : Operation 101 [15/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 101 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 31> <Delay = 4.37>
ST_34 : Operation 102 [14/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 102 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 32> <Delay = 4.37>
ST_35 : Operation 103 [13/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 103 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 33> <Delay = 4.37>
ST_36 : Operation 104 [12/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 104 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 34> <Delay = 4.37>
ST_37 : Operation 105 [11/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 105 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 35> <Delay = 4.37>
ST_38 : Operation 106 [10/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 106 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 36> <Delay = 4.37>
ST_39 : Operation 107 [9/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 107 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 37> <Delay = 4.37>
ST_40 : Operation 108 [8/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 108 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 38> <Delay = 4.37>
ST_41 : Operation 109 [7/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 109 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 39> <Delay = 4.37>
ST_42 : Operation 110 [6/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 110 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 40> <Delay = 4.37>
ST_43 : Operation 111 [5/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 111 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 41> <Delay = 4.37>
ST_44 : Operation 112 [4/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 112 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 42> <Delay = 4.37>
ST_45 : Operation 113 [3/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 113 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 43> <Delay = 4.37>
ST_46 : Operation 114 [2/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 114 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 44> <Delay = 4.37>
ST_47 : Operation 115 [1/44] (4.37ns)   --->   "%udiv_ln1148 = udiv i40 545460846592, %p_0_0" [./layer.h:132]   --->   Operation 115 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.37> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 43> <II = 40> <Delay = 4.37> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i40 %udiv_ln1148 to i56" [./layer.h:136]   --->   Operation 116 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 117 [1/1] (1.76ns)   --->   "br label %0" [./layer.h:136]   --->   Operation 117 'br' <Predicate = true> <Delay = 1.76>

State 48 <SV = 45> <Delay = 3.25>
ST_48 : Operation 118 [1/1] (0.00ns)   --->   "%j1_0_0 = phi i11 [ 0, %_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0 ], [ %add_ln136, %_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv ]" [./layer.h:136]   --->   Operation 118 'phi' 'j1_0_0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 119 [1/1] (1.88ns)   --->   "%icmp_ln136 = icmp eq i11 %j1_0_0, -512" [./layer.h:136]   --->   Operation 119 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 120 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 120 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 121 [1/1] (1.63ns)   --->   "%add_ln136 = add i11 %j1_0_0, 1" [./layer.h:136]   --->   Operation 121 'add' 'add_ln136' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln136, label %QUANTIZE_ACTIVATION_LOOP_1_end, label %_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv" [./layer.h:136]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i11 %j1_0_0 to i64" [./layer.h:137]   --->   Operation 123 'zext' 'zext_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_48 : Operation 124 [1/1] (0.00ns)   --->   "%input_0_V_addr_5 = getelementptr [1536 x i40]* %input_0_V, i64 0, i64 %zext_ln137" [./layer.h:137]   --->   Operation 124 'getelementptr' 'input_0_V_addr_5' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_48 : Operation 125 [2/2] (3.25ns)   --->   "%input_0_V_load = load i40* %input_0_V_addr_5, align 8" [./layer.h:137]   --->   Operation 125 'load' 'input_0_V_load' <Predicate = (!icmp_ln136)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_48 : Operation 126 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str1832, i32 %tmp)" [./layer.h:141]   --->   Operation 126 'specregionend' 'empty' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_48 : Operation 127 [1/1] (0.00ns)   --->   "ret i40 %udiv_ln1148" [./layer.h:142]   --->   Operation 127 'ret' <Predicate = (icmp_ln136)> <Delay = 0.00>

State 49 <SV = 46> <Delay = 3.25>
ST_49 : Operation 128 [1/2] (3.25ns)   --->   "%input_0_V_load = load i40* %input_0_V_addr_5, align 8" [./layer.h:137]   --->   Operation 128 'load' 'input_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>

State 50 <SV = 47> <Delay = 8.51>
ST_50 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i40 %input_0_V_load to i56" [./layer.h:137]   --->   Operation 129 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 130 [1/1] (8.51ns)   --->   "%mul_ln1118 = mul i56 %zext_ln136, %sext_ln1118" [./layer.h:137]   --->   Operation 130 'mul' 'mul_ln1118' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 131 [1/1] (0.00ns)   --->   "%p_Val2_7 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %mul_ln1118, i32 16, i32 55)" [./layer.h:137]   --->   Operation 131 'partselect' 'p_Val2_7' <Predicate = true> <Delay = 0.00>

State 51 <SV = 48> <Delay = 8.53>
ST_51 : Operation 132 [1/1] (2.53ns)   --->   "%icmp_ln1494_26 = icmp sgt i40 %p_Val2_7, 0" [./layer.h:109->./layer.h:137]   --->   Operation 132 'icmp' 'icmp_ln1494_26' <Predicate = true> <Delay = 2.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln109)   --->   "%select_ln109 = select i1 %icmp_ln1494_26, i40 32768, i40 -32768" [./layer.h:109->./layer.h:137]   --->   Operation 133 'select' 'select_ln109' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 134 [1/1] (2.87ns) (out node of the LUT)   --->   "%add_ln109 = add i40 %p_Val2_7, %select_ln109" [./layer.h:109->./layer.h:137]   --->   Operation 134 'add' 'add_ln109' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_s = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %add_ln109, i32 16, i32 39)" [./layer.h:137]   --->   Operation 135 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %add_ln109, i32 39)" [./layer.h:137]   --->   Operation 136 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i40 %add_ln109 to i16" [./layer.h:137]   --->   Operation 137 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 138 [1/1] (2.42ns)   --->   "%icmp_ln851 = icmp eq i16 %trunc_ln851, 0" [./layer.h:137]   --->   Operation 138 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 139 [1/1] (2.31ns)   --->   "%add_ln700 = add i24 1, %p_Result_s" [./layer.h:137]   --->   Operation 139 'add' 'add_ln700' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i24 %p_Result_s, i24 %add_ln700" [./layer.h:137]   --->   Operation 140 'select' 'select_ln851' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 141 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %tmp_77, i24 %select_ln851, i24 %p_Result_s" [./layer.h:137]   --->   Operation 141 'select' 'select_ln850' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_78 = call i17 @_ssdm_op_PartSelect.i17.i24.i32.i32(i24 %select_ln850, i32 7, i32 23)" [./layer.h:138]   --->   Operation 142 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>

State 52 <SV = 49> <Delay = 6.95>
ST_52 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str1834) nounwind" [./layer.h:136]   --->   Operation 143 'specloopname' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 144 [1/1] (2.45ns)   --->   "%icmp_ln887 = icmp slt i24 %select_ln850, -128" [./layer.h:138]   --->   Operation 144 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 145 [1/1] (2.43ns)   --->   "%icmp_ln895 = icmp sgt i17 %tmp_78, 0" [./layer.h:138]   --->   Operation 145 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_1)   --->   "%trunc_ln138 = trunc i24 %select_ln850 to i8" [./layer.h:138]   --->   Operation 146 'trunc' 'trunc_ln138' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_1)   --->   "%select_ln887 = select i1 %icmp_ln887, i8 -128, i8 127" [./layer.h:138]   --->   Operation 147 'select' 'select_ln887' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_1)   --->   "%or_ln887 = or i1 %icmp_ln887, %icmp_ln895" [./layer.h:138]   --->   Operation 148 'or' 'or_ln887' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 149 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln887_1 = select i1 %or_ln887, i8 %select_ln887, i8 %trunc_ln138" [./layer.h:138]   --->   Operation 149 'select' 'select_ln887_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 150 [1/1] (0.00ns)   --->   "%output_states_0_V_a = getelementptr [1536 x i8]* %output_states_0_V, i64 0, i64 %zext_ln137" [./layer.h:139]   --->   Operation 150 'getelementptr' 'output_states_0_V_a' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 151 [1/1] (3.25ns)   --->   "store i8 %select_ln887_1, i8* %output_states_0_V_a, align 1" [./layer.h:139]   --->   Operation 151 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_52 : Operation 152 [1/1] (0.00ns)   --->   "br label %0" [./layer.h:136]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_states_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                 (specregionbegin  ) [ 00111111111111111111111111111111111111111111111111111]
br_ln129            (br               ) [ 01111000000000000000000000000000000000000000000000000]
p_0_0               (phi              ) [ 00111111111111111111111111111111111111111111111100000]
j_0_0               (phi              ) [ 00100000000000000000000000000000000000000000000000000]
icmp_ln129          (icmp             ) [ 00111000000000000000000000000000000000000000000000000]
empty_95            (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000]
add_ln129           (add              ) [ 01111000000000000000000000000000000000000000000000000]
br_ln129            (br               ) [ 00000000000000000000000000000000000000000000000000000]
zext_ln130          (zext             ) [ 00000000000000000000000000000000000000000000000000000]
input_0_V_addr      (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000]
p_Val2_s            (load             ) [ 00000000000000000000000000000000000000000000000000000]
tmp_76              (bitselect        ) [ 00000000000000000000000000000000000000000000000000000]
sub_ln703           (sub              ) [ 00000000000000000000000000000000000000000000000000000]
p_Val2_8            (select           ) [ 00001000000000000000000000000000000000000000000000000]
specloopname_ln130  (specloopname     ) [ 00000000000000000000000000000000000000000000000000000]
icmp_ln1494         (icmp             ) [ 00000000000000000000000000000000000000000000000000000]
select_ln102        (select           ) [ 01111000000000000000000000000000000000000000000000000]
br_ln129            (br               ) [ 01111000000000000000000000000000000000000000000000000]
udiv_ln1148         (udiv             ) [ 00000000000000000000000000000000000000000000000011111]
zext_ln136          (zext             ) [ 00000000000000000000000000000000000000000000000011111]
br_ln136            (br               ) [ 00000000000000000000000000000000000000000000000111111]
j1_0_0              (phi              ) [ 00000000000000000000000000000000000000000000000010000]
icmp_ln136          (icmp             ) [ 00000000000000000000000000000000000000000000000011111]
empty_94            (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000]
add_ln136           (add              ) [ 00000000000000000000000000000000000000000000000111111]
br_ln136            (br               ) [ 00000000000000000000000000000000000000000000000000000]
zext_ln137          (zext             ) [ 00000000000000000000000000000000000000000000000001111]
input_0_V_addr_5    (getelementptr    ) [ 00000000000000000000000000000000000000000000000001000]
empty               (specregionend    ) [ 00000000000000000000000000000000000000000000000000000]
ret_ln142           (ret              ) [ 00000000000000000000000000000000000000000000000000000]
input_0_V_load      (load             ) [ 00000000000000000000000000000000000000000000000000100]
sext_ln1118         (sext             ) [ 00000000000000000000000000000000000000000000000000000]
mul_ln1118          (mul              ) [ 00000000000000000000000000000000000000000000000000000]
p_Val2_7            (partselect       ) [ 00000000000000000000000000000000000000000000000000010]
icmp_ln1494_26      (icmp             ) [ 00000000000000000000000000000000000000000000000000000]
select_ln109        (select           ) [ 00000000000000000000000000000000000000000000000000000]
add_ln109           (add              ) [ 00000000000000000000000000000000000000000000000000000]
p_Result_s          (partselect       ) [ 00000000000000000000000000000000000000000000000000000]
tmp_77              (bitselect        ) [ 00000000000000000000000000000000000000000000000000000]
trunc_ln851         (trunc            ) [ 00000000000000000000000000000000000000000000000000000]
icmp_ln851          (icmp             ) [ 00000000000000000000000000000000000000000000000000000]
add_ln700           (add              ) [ 00000000000000000000000000000000000000000000000000000]
select_ln851        (select           ) [ 00000000000000000000000000000000000000000000000000000]
select_ln850        (select           ) [ 00000000000000000000000000000000000000000000000000001]
tmp_78              (partselect       ) [ 00000000000000000000000000000000000000000000000000001]
specloopname_ln136  (specloopname     ) [ 00000000000000000000000000000000000000000000000000000]
icmp_ln887          (icmp             ) [ 00000000000000000000000000000000000000000000000000000]
icmp_ln895          (icmp             ) [ 00000000000000000000000000000000000000000000000000000]
trunc_ln138         (trunc            ) [ 00000000000000000000000000000000000000000000000000000]
select_ln887        (select           ) [ 00000000000000000000000000000000000000000000000000000]
or_ln887            (or               ) [ 00000000000000000000000000000000000000000000000000000]
select_ln887_1      (select           ) [ 00000000000000000000000000000000000000000000000000000]
output_states_0_V_a (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000]
store_ln139         (store            ) [ 00000000000000000000000000000000000000000000000000000]
br_ln136            (br               ) [ 00000000000000000000000000000000000000000000000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_states_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_states_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1832"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1833"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1834"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="input_0_V_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="40" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="11" slack="0"/>
<pin id="70" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_V_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="11" slack="0"/>
<pin id="75" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 input_0_V_load/48 "/>
</bind>
</comp>

<comp id="79" class="1004" name="input_0_V_addr_5_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="40" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="11" slack="0"/>
<pin id="83" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_V_addr_5/48 "/>
</bind>
</comp>

<comp id="87" class="1004" name="output_states_0_V_a_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="11" slack="4"/>
<pin id="91" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_states_0_V_a/52 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln139_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="11" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/52 "/>
</bind>
</comp>

<comp id="100" class="1005" name="p_0_0_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="40" slack="1"/>
<pin id="102" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0 (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_0_0_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="40" slack="1"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="j_0_0_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="1"/>
<pin id="114" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j_0_0 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="j_0_0_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="11" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_0/2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="j1_0_0_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="1"/>
<pin id="125" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j1_0_0 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="j1_0_0_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="11" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1_0_0/48 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln129_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="11" slack="0"/>
<pin id="136" dir="0" index="1" bw="10" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln129_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln130_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="40" slack="0"/>
<pin id="153" dir="0" index="1" bw="40" slack="0"/>
<pin id="154" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln1148/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_76_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="40" slack="0"/>
<pin id="160" dir="0" index="2" bw="7" slack="0"/>
<pin id="161" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_76/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="sub_ln703_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="40" slack="0"/>
<pin id="168" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="p_Val2_8_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="40" slack="0"/>
<pin id="174" dir="0" index="2" bw="40" slack="0"/>
<pin id="175" dir="1" index="3" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_8/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln1494_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="40" slack="2"/>
<pin id="181" dir="0" index="1" bw="40" slack="1"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="select_ln102_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="40" slack="2"/>
<pin id="187" dir="0" index="2" bw="40" slack="1"/>
<pin id="188" dir="1" index="3" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln102/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln136_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="40" slack="0"/>
<pin id="193" dir="1" index="1" bw="56" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/47 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln136_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="0"/>
<pin id="197" dir="0" index="1" bw="10" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/48 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln136_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="11" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/48 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln137_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/48 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sext_ln1118_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="40" slack="1"/>
<pin id="214" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/50 "/>
</bind>
</comp>

<comp id="215" class="1004" name="mul_ln1118_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="40" slack="3"/>
<pin id="217" dir="0" index="1" bw="40" slack="0"/>
<pin id="218" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/50 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_Val2_7_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="40" slack="0"/>
<pin id="222" dir="0" index="1" bw="56" slack="0"/>
<pin id="223" dir="0" index="2" bw="6" slack="0"/>
<pin id="224" dir="0" index="3" bw="7" slack="0"/>
<pin id="225" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_7/50 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln1494_26_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="40" slack="1"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_26/51 "/>
</bind>
</comp>

<comp id="235" class="1004" name="select_ln109_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="17" slack="0"/>
<pin id="238" dir="0" index="2" bw="16" slack="0"/>
<pin id="239" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109/51 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln109_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="40" slack="1"/>
<pin id="245" dir="0" index="1" bw="17" slack="0"/>
<pin id="246" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/51 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_Result_s_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="24" slack="0"/>
<pin id="250" dir="0" index="1" bw="40" slack="0"/>
<pin id="251" dir="0" index="2" bw="6" slack="0"/>
<pin id="252" dir="0" index="3" bw="7" slack="0"/>
<pin id="253" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/51 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_77_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="40" slack="0"/>
<pin id="261" dir="0" index="2" bw="7" slack="0"/>
<pin id="262" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_77/51 "/>
</bind>
</comp>

<comp id="266" class="1004" name="trunc_ln851_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="40" slack="0"/>
<pin id="268" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln851/51 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln851_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln851/51 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln700_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="24" slack="0"/>
<pin id="279" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/51 "/>
</bind>
</comp>

<comp id="282" class="1004" name="select_ln851_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="24" slack="0"/>
<pin id="285" dir="0" index="2" bw="24" slack="0"/>
<pin id="286" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln851/51 "/>
</bind>
</comp>

<comp id="290" class="1004" name="select_ln850_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="24" slack="0"/>
<pin id="293" dir="0" index="2" bw="24" slack="0"/>
<pin id="294" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln850/51 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_78_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="17" slack="0"/>
<pin id="300" dir="0" index="1" bw="24" slack="0"/>
<pin id="301" dir="0" index="2" bw="4" slack="0"/>
<pin id="302" dir="0" index="3" bw="6" slack="0"/>
<pin id="303" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_78/51 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln887_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="24" slack="1"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/52 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln895_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="17" slack="1"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/52 "/>
</bind>
</comp>

<comp id="318" class="1004" name="trunc_ln138_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="24" slack="1"/>
<pin id="320" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln138/52 "/>
</bind>
</comp>

<comp id="321" class="1004" name="select_ln887_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="8" slack="0"/>
<pin id="324" dir="0" index="2" bw="8" slack="0"/>
<pin id="325" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln887/52 "/>
</bind>
</comp>

<comp id="329" class="1004" name="or_ln887_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln887/52 "/>
</bind>
</comp>

<comp id="335" class="1004" name="select_ln887_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="0"/>
<pin id="338" dir="0" index="2" bw="8" slack="0"/>
<pin id="339" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln887_1/52 "/>
</bind>
</comp>

<comp id="347" class="1005" name="add_ln129_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="11" slack="0"/>
<pin id="349" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln129 "/>
</bind>
</comp>

<comp id="352" class="1005" name="input_0_V_addr_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="11" slack="1"/>
<pin id="354" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_0_V_addr "/>
</bind>
</comp>

<comp id="357" class="1005" name="p_Val2_8_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="40" slack="1"/>
<pin id="359" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="363" class="1005" name="select_ln102_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="40" slack="1"/>
<pin id="365" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="select_ln102 "/>
</bind>
</comp>

<comp id="368" class="1005" name="udiv_ln1148_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="40" slack="1"/>
<pin id="370" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="udiv_ln1148 "/>
</bind>
</comp>

<comp id="372" class="1005" name="zext_ln136_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="56" slack="3"/>
<pin id="374" dir="1" index="1" bw="56" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln136 "/>
</bind>
</comp>

<comp id="380" class="1005" name="add_ln136_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="11" slack="0"/>
<pin id="382" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln136 "/>
</bind>
</comp>

<comp id="385" class="1005" name="zext_ln137_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="4"/>
<pin id="387" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln137 "/>
</bind>
</comp>

<comp id="390" class="1005" name="input_0_V_addr_5_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="11" slack="1"/>
<pin id="392" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_0_V_addr_5 "/>
</bind>
</comp>

<comp id="395" class="1005" name="input_0_V_load_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="40" slack="1"/>
<pin id="397" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="input_0_V_load "/>
</bind>
</comp>

<comp id="400" class="1005" name="p_Val2_7_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="40" slack="1"/>
<pin id="402" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="406" class="1005" name="select_ln850_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="24" slack="1"/>
<pin id="408" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln850 "/>
</bind>
</comp>

<comp id="412" class="1005" name="tmp_78_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="17" slack="1"/>
<pin id="414" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_78 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="79" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="104" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="116" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="116" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="116" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="104" pin="4"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="73" pin="3"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="73" pin="3"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="157" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="165" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="73" pin="3"/><net_sink comp="171" pin=2"/></net>

<net id="183"><net_src comp="100" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="100" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="151" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="127" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="127" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="127" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="219"><net_src comp="212" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="215" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="234"><net_src comp="8" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="40" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="44" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="243" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="36" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="26" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="263"><net_src comp="24" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="243" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="243" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="248" pin="4"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="270" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="248" pin="4"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="276" pin="2"/><net_sink comp="282" pin=2"/></net>

<net id="295"><net_src comp="258" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="282" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="248" pin="4"/><net_sink comp="290" pin=2"/></net>

<net id="304"><net_src comp="50" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="290" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="52" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="54" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="312"><net_src comp="58" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="60" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="326"><net_src comp="308" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="62" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="64" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="333"><net_src comp="308" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="313" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="321" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="318" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="343"><net_src comp="335" pin="3"/><net_sink comp="94" pin=1"/></net>

<net id="350"><net_src comp="140" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="355"><net_src comp="66" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="360"><net_src comp="171" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="366"><net_src comp="184" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="371"><net_src comp="151" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="191" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="383"><net_src comp="201" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="388"><net_src comp="207" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="393"><net_src comp="79" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="398"><net_src comp="73" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="403"><net_src comp="220" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="409"><net_src comp="290" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="415"><net_src comp="298" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="313" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_states_0_V | {52 }
 - Input state : 
	Port: quantize_activation : input_0_V | {2 3 48 49 }
  - Chain level:
	State 1
	State 2
		icmp_ln129 : 1
		add_ln129 : 1
		br_ln129 : 2
		zext_ln130 : 1
		input_0_V_addr : 2
		p_Val2_s : 3
		udiv_ln1148 : 1
	State 3
		tmp_76 : 1
		sub_ln703 : 1
		p_Val2_8 : 2
	State 4
		select_ln102 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		zext_ln136 : 1
	State 48
		icmp_ln136 : 1
		add_ln136 : 1
		br_ln136 : 2
		zext_ln137 : 1
		input_0_V_addr_5 : 2
		input_0_V_load : 3
	State 49
	State 50
		mul_ln1118 : 1
		p_Val2_7 : 2
	State 51
		select_ln109 : 1
		add_ln109 : 2
		p_Result_s : 3
		tmp_77 : 3
		trunc_ln851 : 3
		icmp_ln851 : 4
		add_ln700 : 4
		select_ln851 : 5
		select_ln850 : 6
		tmp_78 : 7
	State 52
		select_ln887 : 1
		or_ln887 : 1
		select_ln887_1 : 1
		store_ln139 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   udiv   |       grp_fu_151      |    0    |   490   |   296   |
|----------|-----------------------|---------|---------|---------|
|          |    p_Val2_8_fu_171    |    0    |    0    |    40   |
|          |  select_ln102_fu_184  |    0    |    0    |    40   |
|          |  select_ln109_fu_235  |    0    |    0    |    17   |
|  select  |  select_ln851_fu_282  |    0    |    0    |    24   |
|          |  select_ln850_fu_290  |    0    |    0    |    24   |
|          |  select_ln887_fu_321  |    0    |    0    |    8    |
|          | select_ln887_1_fu_335 |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln129_fu_134   |    0    |    0    |    13   |
|          |   icmp_ln1494_fu_179  |    0    |    0    |    21   |
|          |   icmp_ln136_fu_195   |    0    |    0    |    13   |
|   icmp   | icmp_ln1494_26_fu_230 |    0    |    0    |    21   |
|          |   icmp_ln851_fu_270   |    0    |    0    |    13   |
|          |   icmp_ln887_fu_308   |    0    |    0    |    18   |
|          |   icmp_ln895_fu_313   |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln129_fu_140   |    0    |    0    |    13   |
|    add   |    add_ln136_fu_201   |    0    |    0    |    13   |
|          |    add_ln109_fu_243   |    0    |    0    |    47   |
|          |    add_ln700_fu_276   |    0    |    0    |    31   |
|----------|-----------------------|---------|---------|---------|
|    sub   |    sub_ln703_fu_165   |    0    |    0    |    47   |
|----------|-----------------------|---------|---------|---------|
|    mul   |   mul_ln1118_fu_215   |    5    |    0    |    29   |
|----------|-----------------------|---------|---------|---------|
|    or    |    or_ln887_fu_329    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln130_fu_146   |    0    |    0    |    0    |
|   zext   |   zext_ln136_fu_191   |    0    |    0    |    0    |
|          |   zext_ln137_fu_207   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
| bitselect|     tmp_76_fu_157     |    0    |    0    |    0    |
|          |     tmp_77_fu_258     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |   sext_ln1118_fu_212  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    p_Val2_7_fu_220    |    0    |    0    |    0    |
|partselect|   p_Result_s_fu_248   |    0    |    0    |    0    |
|          |     tmp_78_fu_298     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln851_fu_266  |    0    |    0    |    0    |
|          |   trunc_ln138_fu_318  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    5    |   490   |   756   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln129_reg_347   |   11   |
|    add_ln136_reg_380   |   11   |
|input_0_V_addr_5_reg_390|   11   |
| input_0_V_addr_reg_352 |   11   |
| input_0_V_load_reg_395 |   40   |
|     j1_0_0_reg_123     |   11   |
|      j_0_0_reg_112     |   11   |
|      p_0_0_reg_100     |   40   |
|    p_Val2_7_reg_400    |   40   |
|    p_Val2_8_reg_357    |   40   |
|  select_ln102_reg_363  |   40   |
|  select_ln850_reg_406  |   24   |
|     tmp_78_reg_412     |   17   |
|   udiv_ln1148_reg_368  |   40   |
|   zext_ln136_reg_372   |   56   |
|   zext_ln137_reg_385   |   64   |
+------------------------+--------+
|          Total         |   467  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   4  |  11  |   44   ||    21   |
|   p_0_0_reg_100  |  p0  |   2  |  40  |   80   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   124  ||  3.6295 ||    30   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   490  |   756  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   30   |
|  Register |    -   |    -   |   467  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   957  |   786  |
+-----------+--------+--------+--------+--------+
