cd synth && \
mkdir -p pipeline && cd pipeline && \
SW_VCS=2017.12-SP2-1 vcs +v2k -sverilog +vc -Mupdate -line -full64 -timescale=1ns/100ps  +define+PIPELINE=1 ../../verilog/pipeline.v ../../verilog/misc/CAM.v ../../verilog/misc/encoder.v ../../verilog/misc/psel_generic.v ../../verilog/misc/psel_single.v ../../verilog/PHT_TWO_SC.v ../../verilog/phys_reg.v ../../verilog/id_stage.v ../../verilog/ex_stage.v ../../verilog/cachemem.v ../../verilog/Free_List.v ../../verilog/RS.v ../../verilog/wb_stage.v ../../verilog/pipe_mult.v ../../verilog/BP.v ../../verilog/cdb.v ../../verilog/BTB.v ../../verilog/ROB.v ../../verilog/Free_List_Check.v ../../verilog/OBQ.v ../../verilog/if_stage.v ../../verilog/RAS.v ../../verilog/Arch_Map_Table.v ../../verilog/mult_stage.v ../../verilog/SQ.v ../../verilog/GSHARE.v ../../verilog/Map_Table.v ../../verilog/icache.v ../../verilog/regfile.v ../../verilog/mem_stage.v ../../testbench/pipe_print.c ../../testbench/mem.v ../../testbench/pipeline_test.v -o simv_pipeline &&\
./simv_pipeline | tee pipeline_simv_program.out
                         Chronologic VCS (TM)
      Version N-2017.12-SP2-1_Full64 -- Wed Apr 10 18:40:18 2019
               Copyright (c) 1991-2017 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../verilog/pipeline.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/pipeline.v'.

Warning-[IPDW] Identifier previously declared
../../verilog/pipeline.v, 140
  Second declaration for identifier 'map_table_out' ignored
  Identifier 'map_table_out' previously declared as output port. 
  [../../verilog/pipeline.v, 89]


Warning-[IPDW] Identifier previously declared
../../verilog/pipeline.v, 151
  Second declaration for identifier 'ROB_enable' ignored
  Identifier 'ROB_enable' previously declared as output port. 
  [../../verilog/pipeline.v, 96]


Warning-[IPDW] Identifier previously declared
../../verilog/pipeline.v, 154
  Second declaration for identifier 'rs_table_out' ignored
  Identifier 'rs_table_out' previously declared as output port. 
  [../../verilog/pipeline.v, 86]


Warning-[IPDW] Identifier previously declared
../../verilog/pipeline.v, 223
  Second declaration for identifier 'co_ret_NPC' ignored
  Identifier 'co_ret_NPC' previously declared as output port. 
  [../../verilog/pipeline.v, 81]


Warning-[IPDW] Identifier previously declared
../../verilog/pipeline.v, 224
  Second declaration for identifier 'co_ret_IR' ignored
  Identifier 'co_ret_IR' previously declared as output port. 
  [../../verilog/pipeline.v, 82]


Warning-[IPDW] Identifier previously declared
../../verilog/pipeline.v, 225
  Second declaration for identifier 'co_ret_valid_inst' ignored
  Identifier 'co_ret_valid_inst' previously declared as output port. 
  [../../verilog/pipeline.v, 83]


Warning-[IPDW] Identifier previously declared
../../verilog/pipeline.v, 238
  Second declaration for identifier 'ROB_table_out' ignored
  Identifier 'ROB_table_out' previously declared as output port. 
  [../../verilog/pipeline.v, 88]


Warning-[IPDW] Identifier previously declared
../../verilog/pipeline.v, 249
  Second declaration for identifier 'arch_table' ignored
  Identifier 'arch_table' previously declared as output port. 
  [../../verilog/pipeline.v, 87]

Parsing design file '../../verilog/misc/CAM.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/misc/CAM.v'.
Parsing design file '../../verilog/misc/encoder.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/misc/encoder.v'.
Parsing design file '../../verilog/misc/psel_generic.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/misc/psel_generic.v'.
Parsing design file '../../verilog/misc/psel_single.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/misc/psel_single.v'.
Parsing design file '../../verilog/PHT_TWO_SC.v'
Parsing design file '../../verilog/phys_reg.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/phys_reg.v'.
Parsing design file '../../verilog/id_stage.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/id_stage.v'.
Parsing design file '../../verilog/ex_stage.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/ex_stage.v'.
Parsing design file '../../verilog/cachemem.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/cachemem.v'.
Parsing design file '../../verilog/Free_List.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/Free_List.v'.
Parsing design file '../../verilog/RS.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/RS.v'.
Parsing design file '../../verilog/wb_stage.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/wb_stage.v'.
Parsing design file '../../verilog/pipe_mult.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/pipe_mult.v'.
Parsing design file '../../verilog/BP.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/BP.v'.
Parsing design file '../../verilog/cdb.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/cdb.v'.
Parsing design file '../../verilog/BTB.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/BTB.v'.
Parsing design file '../../verilog/ROB.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/ROB.v'.
Parsing design file '../../verilog/Free_List_Check.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/Free_List_Check.v'.
Parsing design file '../../verilog/OBQ.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/OBQ.v'.
Parsing design file '../../verilog/if_stage.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/if_stage.v'.
Parsing design file '../../verilog/RAS.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/RAS.v'.
Parsing design file '../../verilog/Arch_Map_Table.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/Arch_Map_Table.v'.
Parsing design file '../../verilog/mult_stage.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/mult_stage.v'.
Parsing design file '../../verilog/SQ.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/SQ.v'.

Warning-[TMR] Text macro redefined
../../verilog/SQ.v, 3
  Text macro (index_t) is redefined. The last definition will override 
  previous ones.
  Location of previous definition: ../../verilog/OBQ.v, 4.
  Previous value: ($clog2(`OBQ_SIZE) - 1)

Parsing design file '../../verilog/GSHARE.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/GSHARE.v'.
Parsing design file '../../verilog/Map_Table.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/Map_Table.v'.
Parsing design file '../../verilog/icache.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/icache.v'.
Parsing design file '../../verilog/regfile.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/regfile.v'.
Parsing design file '../../verilog/mem_stage.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../verilog/mem_stage.v'.
Parsing design file '../../testbench/mem.v'
Parsing design file '../../testbench/pipeline_test.v'
Parsing included file '../../sys_defs.vh'.
Back to file '../../testbench/pipeline_test.v'.
Top Level Modules:
       PHT_TWO_SC
       wb_stage
       Free_List_Check
       SQ
       regfile
       mem_stage
       testbench
TimeScale is 1 ns / 100 ps

Warning-[TFIPC] Too few instance port connections
../../verilog/SQ.v, 80
"psel_generic #(.WIDTH(16), .NUM_REQS(1)) psel( .req (load_req),  .en (rd_en),  .gnt (load_gnt));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
../../verilog/SQ.v, 89
"encoder #(.WIDTH(16)) enc( .in (load_gnt),  .out (data_rd_idx));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
../../verilog/pipeline.v, 649
"Map_Table m1( .clock (clock),  .reset (reset),  .enable (id_inst_out.inst.valid_inst),  .reg_a (id_ra_idx),  .reg_b (id_rb_idx),  .reg_dest (id_rdest_idx),  .free_reg (fr_free_reg_T),  .CDB_tag_in (CDB_tag_out),  .CDB_en (CDB_enable),  .map_check_point (arch_table),  .branch_incorrect (branch_not_taken),  .map_table_out (map_table_out),  .T1 (id_inst_out.T1),  .T2 (id_inst_out.T2),  .T_old (T_old));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
../../verilog/pipeline.v, 820
"RS #(.FU_NAME_VAL(FU_NAME_VAL), .FU_BASE_IDX(FU_BASE_IDX), .NUM_OF_FU_TYPE(NUM_OF_FU_TYPE)) RS0( .clock (clock),  .reset (reset),  .enable (enable),  .CAM_en (CDB_enable),  .CDB_in (CDB_tag_out),  .dispatch_valid (RS_enable),  .inst_in (id_di_inst_in),  .branch_not_taken (branch_not_taken),  .issue_stall (issue_stall),  .di_branch_inst_idx (id_di_branch_inst.br_idx),  .rs_table_out (rs_table_out),  .issue_out (issue_next),  .free_rows_next (rs_free_rows_next_out),  .rs_full (rs_full));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[TFIPC] Too few instance port connections
../../verilog/pipeline.v, 1367
"ROB R0( .clock (clock),  .reset (reset),  .enable (enable),  .T_old_in (T_old),  .T_new_in (fr_free_reg_T),  .CDB_tag_in (CDB_tag_out),  .CAM_en (CDB_enable),  .CDB_br_valid (co_branch_valid),  .CDB_br_idx (co_branch_index),  .dispatch_en (ROB_enable),  .branch_not_taken (branch_not_taken),  .halt_in (id_inst_out.inst.halt),  .opcode (id_inst_out.inst_opcode),  .take_branch (co_take_branch_selected),  .id_branch_inst (id_branch_inst),  .wr_idx (id_rdest_idx),  .npc (id_inst_out.npc),  .co_alu_result (co_alu_result_selected),  .retire_out (rob_retire_out),  .free_rows_next (rob_free_rows_next_out),  .full (rob_full_out),  .ROB_table_out (ROB_table_out),  .tail_out (rob_tail_out),  .head_out (rob_head_out));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[DPIMI] Duplicate port in module instantiation
../../testbench/pipeline_test.v, 104
"pipeline #(.FU_NAME_VAL({FU_ALU, FU_LD, FU_MULT, FU_BR}), .FU_BASE_IDX({FU_ALU_IDX, FU_LD_IDX, FU_MULT_IDX, FU_BR_IDX}), .NUM_OF_FU_TYPE({2'b10, 2'b1, 2'b1, 2'b1})) pipeline_0( .clock (clock),  .reset (reset),  .enable (1'b1),  .mem2proc_response (mem2proc_response),  .mem2proc_data (mem2proc_data),  .mem2proc_tag (mem2proc_tag),  .proc2mem_command (proc2mem_command),  .proc2mem_addr (proc2mem_addr),  .proc2mem_data (proc2mem_data),  .pipeline_completed_insts (pipeline_completed_insts),  .pipeline_error_status (pipeline_error_status),  .pipeline_commit_wr_data (pipeline_commit_wr_data),  .pipeline_commit_wr_idx (pipeline_commit_wr_idx),  .pipeline_commit_wr_en (pipeline_commit_wr_en),  .pipeline_commit_NPC (pipeline_commit_NPC),  .pipeline_commit_phys_r ... "
  Port 'co_ret_valid_inst' is connected more than once for instance 
  'pipeline_0' of 'pipeline'.
  Extra connection will be ignored.


Warning-[TFIPC] Too few instance port connections
../../testbench/pipeline_test.v, 104
"pipeline #(.FU_NAME_VAL({FU_ALU, FU_LD, FU_MULT, FU_BR}), .FU_BASE_IDX({FU_ALU_IDX, FU_LD_IDX, FU_MULT_IDX, FU_BR_IDX}), .NUM_OF_FU_TYPE({2'b10, 2'b1, 2'b1, 2'b1})) pipeline_0( .clock (clock),  .reset (reset),  .enable (1'b1),  .mem2proc_response (mem2proc_response),  .mem2proc_data (mem2proc_data),  .mem2proc_tag (mem2proc_tag),  .proc2mem_command (proc2mem_command),  .proc2mem_addr (proc2mem_addr),  .proc2mem_data (proc2mem_data),  .pipeline_completed_insts (pipeline_completed_insts),  .pipeline_error_status (pipeline_error_status),  .pipeline_commit_wr_data (pipeline_commit_wr_data),  .pipeline_commit_wr_idx (pipeline_commit_wr_idx),  .pipeline_commit_wr_en (pipeline_commit_wr_en),  .pipeline_commit_NPC (pipeline_commit_NPC),  .pipeline_commit_phys_r ... "
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.


Warning-[CWUC] Concatenations with unsized constants
../../sys_defs.vh, 491
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/PHT_TWO_SC.v, 96
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/Free_List.v, 138
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/Free_List.v, 139
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/BP.v, 267
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/BP.v, 301
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/BP.v, 306
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/BP.v, 319
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/BP.v, 324
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/BP.v, 331
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/BP.v, 336
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/BP.v, 125
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../testbench/pipeline_test.v, 705
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[ERASM] Argument size mismatch
../../testbench/pipeline_test.v, 707
"print_reg(pipeline_commit_wr_data[63:32], pipeline_commit_wr_data[31:0], {27'b0, pipeline_commit_wr_idx}, {31'b0, pipeline_commit_wr_en});"
  External routine argument size mismatch.
  Use +lint=ERASM-L for details.


Warning-[INAV] Index into non-array variable
../../testbench/pipeline_test.v, 504
testbench, "testbench.pipeline_0.ex_take_branch_out[i]"
  Bit/Part-select specified for non array variable.
  Base object: ex_take_branch_out
  Of type: logic
  Declared at:
  "../../testbench/pipeline_test.v", 504.


Warning-[PCWM-W] Port connection width mismatch
../../testbench/pipeline_test.v, 104
"pipeline #({FU_ALU, FU_LD, FU_MULT, FU_BR}, {FU_ALU_IDX, FU_LD_IDX, FU_MULT_IDX, FU_BR_IDX}, {2'b10, 2'b1, 2'b1, 2'b1}) pipeline_0( .clock (clock),  .reset (reset),  .enable (1'b1),  .mem2proc_response (mem2proc_response),  .mem2proc_data (mem2proc_data),  .mem2proc_tag (mem2proc_tag),  .proc2mem_command (proc2mem_command),  .proc2mem_addr (proc2mem_addr),  .proc2mem_data (proc2mem_data),  .pipeline_completed_insts (pipeline_completed_insts),  .pipeline_error_status (pipeline_error_status),  .pipeline_commit_wr_data (pipeline_commit_wr_data),  .pipeline_commit_wr_idx (pipeline_commit_wr_idx),  .pipeline_commit_wr_en (pipeline_commit_wr_en),  .pipeline_commit_NPC (pipeline_commit_NPC),  .pipeline_commit_phys_reg (pipeline_commit_phys_reg),  .if_NPC_out ( ... "
  The following 6-bit expression is connected to 5-bit port 
  "pipeline_commit_wr_idx" of module "pipeline", instance "pipeline_0".
  Expression: pipeline_commit_wr_idx
  	use +lint=PCWM for more details


Warning-[CWUC] Concatenations with unsized constants
../../verilog/pipeline.v, 571
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/pipeline.v, 602
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/pipeline.v, 759
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/pipeline.v, 798
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/pipeline.v, 1124
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/pipeline.v, 1434
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/pipeline.v, 1467
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[PCWM-W] Port connection width mismatch
../../verilog/pipeline.v, 501
"BP bp0( .clock (clock),  .reset (reset),  .enable (enable),  .if_en_branch (if_branch_inst.en),  .if_cond_branch (if_branch_inst.cond),  .if_direct_branch (if_branch_inst.direct),  .if_return_branch (if_branch_inst.ret),  .if_pc_in (if_PC_reg),  .rt_en_branch (ret_branch_inst.en),  .rt_cond_branch (ret_branch_inst.cond),  .rt_direct_branch (ret_branch_inst.direct),  .rt_return_branch (ret_branch_inst.ret),  .rt_pc (ret_branch_inst.pc),  .rt_branch_taken (rob_retire_out_take_branch),  .rt_prediction_correct (ret_pred_correct),  .rt_calculated_pc (retire_reg_NPC),  .rt_branch_index (ret_branch_inst.br_idx),  .gshare_ght_out (gshare_ght_out),  .gshare_pht_out (gshare_pht_out),  .obq_out (obq_out),  .obq_head_out (obq_head_out),  .obq_tail_out (obq_tail_out ... "
  The following 64-bit expression is connected to 32-bit port "if_pc_in" of 
  module "BP", instance "bp0".
  Expression: if_PC_reg
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../verilog/pipeline.v, 501
"BP bp0( .clock (clock),  .reset (reset),  .enable (enable),  .if_en_branch (if_branch_inst.en),  .if_cond_branch (if_branch_inst.cond),  .if_direct_branch (if_branch_inst.direct),  .if_return_branch (if_branch_inst.ret),  .if_pc_in (if_PC_reg),  .rt_en_branch (ret_branch_inst.en),  .rt_cond_branch (ret_branch_inst.cond),  .rt_direct_branch (ret_branch_inst.direct),  .rt_return_branch (ret_branch_inst.ret),  .rt_pc (ret_branch_inst.pc),  .rt_branch_taken (rob_retire_out_take_branch),  .rt_prediction_correct (ret_pred_correct),  .rt_calculated_pc (retire_reg_NPC),  .rt_branch_index (ret_branch_inst.br_idx),  .gshare_ght_out (gshare_ght_out),  .gshare_pht_out (gshare_pht_out),  .obq_out (obq_out),  .obq_head_out (obq_head_out),  .obq_tail_out (obq_tail_out ... "
  The following 64-bit expression is connected to 32-bit port "rt_pc" of 
  module "BP", instance "bp0".
  Expression: ret_branch_inst.pc
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../verilog/pipeline.v, 501
"BP bp0( .clock (clock),  .reset (reset),  .enable (enable),  .if_en_branch (if_branch_inst.en),  .if_cond_branch (if_branch_inst.cond),  .if_direct_branch (if_branch_inst.direct),  .if_return_branch (if_branch_inst.ret),  .if_pc_in (if_PC_reg),  .rt_en_branch (ret_branch_inst.en),  .rt_cond_branch (ret_branch_inst.cond),  .rt_direct_branch (ret_branch_inst.direct),  .rt_return_branch (ret_branch_inst.ret),  .rt_pc (ret_branch_inst.pc),  .rt_branch_taken (rob_retire_out_take_branch),  .rt_prediction_correct (ret_pred_correct),  .rt_calculated_pc (retire_reg_NPC),  .rt_branch_index (ret_branch_inst.br_idx),  .gshare_ght_out (gshare_ght_out),  .gshare_pht_out (gshare_pht_out),  .obq_out (obq_out),  .obq_head_out (obq_head_out),  .obq_tail_out (obq_tail_out ... "
  The following 64-bit expression is connected to 32-bit port 
  "rt_calculated_pc" of module "BP", instance "bp0".
  Expression: retire_reg_NPC
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../verilog/pipeline.v, 501
"BP bp0( .clock (clock),  .reset (reset),  .enable (enable),  .if_en_branch (if_branch_inst.en),  .if_cond_branch (if_branch_inst.cond),  .if_direct_branch (if_branch_inst.direct),  .if_return_branch (if_branch_inst.ret),  .if_pc_in (if_PC_reg),  .rt_en_branch (ret_branch_inst.en),  .rt_cond_branch (ret_branch_inst.cond),  .rt_direct_branch (ret_branch_inst.direct),  .rt_return_branch (ret_branch_inst.ret),  .rt_pc (ret_branch_inst.pc),  .rt_branch_taken (rob_retire_out_take_branch),  .rt_prediction_correct (ret_pred_correct),  .rt_calculated_pc (retire_reg_NPC),  .rt_branch_index (ret_branch_inst.br_idx),  .gshare_ght_out (gshare_ght_out),  .gshare_pht_out (gshare_pht_out),  .obq_out (obq_out),  .obq_head_out (obq_head_out),  .obq_tail_out (obq_tail_out ... "
  The following 64-bit expression is connected to 32-bit port "next_pc" of 
  module "BP", instance "bp0".
  Expression: if_bp_NPC
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
../../verilog/pipeline.v, 1367
"ROB R0( .clock (clock),  .reset (reset),  .enable (enable),  .T_old_in (T_old),  .T_new_in (fr_free_reg_T),  .CDB_tag_in (CDB_tag_out),  .CAM_en (CDB_enable),  .CDB_br_valid (co_branch_valid),  .CDB_br_idx (co_branch_index),  .dispatch_en (ROB_enable),  .branch_not_taken (branch_not_taken),  .halt_in (id_inst_out.inst.halt),  .opcode (id_inst_out.inst_opcode),  .take_branch (co_take_branch_selected),  .id_branch_inst (id_branch_inst),  .wr_idx (id_rdest_idx),  .npc (id_inst_out.npc),  .co_alu_result (co_alu_result_selected),  .retire_out (rob_retire_out),  .free_rows_next (rob_free_rows_next_out),  .full (rob_full_out),  .ROB_table_out (ROB_table_out),  .tail_out (rob_tail_out),  .head_out (rob_head_out));"
  The following 64-bit expression is connected to 32-bit port "npc" of module 
  "ROB", instance "R0".
  Expression: id_inst_out.npc
  	use +lint=PCWM for more details


Warning-[CWUC] Concatenations with unsized constants
../../verilog/ROB.v, 129
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/ROB.v, 186
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
../../verilog/ROB.v, 256
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.

Starting vcs inline pass...
19 modules and 0 UDP read.
recompiling module testbench
	However, due to incremental compilation, only 1 module needs to be compiled. 
make[1]: Entering directory `/afs/umich.edu/user/h/e/heewoo/Desktop/eecs470/FINAL/group10w19/synth/pipeline/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv_pipeline.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv_pipeline ]; then chmod -x ../simv_pipeline; fi
g++  -o ../simv_pipeline    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv_pipeline.daidir/ -Wl,-rpath=./simv_pipeline.daidir/ -Wl,-rpath='$ORIGIN'/simv_pipeline.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/usr/caen/vcs-2017.12-SP2-1/linux64/lib -L/usr/caen/vcs-2017.12-SP2-1/linux64/lib -lcmsg  pipe_print.o     _5219_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so    rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /usr/caen/vcs-2017.12-SP2-1/linux64/lib/vcs_tls.o   -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive          /usr/caen/vcs-2017.12-SP2-1/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv_pipeline up to date
make[1]: Leaving directory `/afs/umich.edu/user/h/e/heewoo/Desktop/eecs470/FINAL/group10w19/synth/pipeline/csrc'
CPU time: .687 seconds to compile + .051 seconds to elab + .212 seconds to link
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-1_Full64; Runtime version N-2017.12-SP2-1_Full64;  Apr 10 18:40 2019
@@
@@
@@                     0  Asserting System reset......
@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          x-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: x if_id_NPC:                    x if_id_IR: xxxxxxxx if_id_valid_inst: x

 id_di pipeline registers---------------------------------------------
id_di_enable: x, dispatch_no_hazard: x, if_valid_inst_out : x
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
id_di_NPC:                    x, id_di_IR: xxxxxxxx, id_di_valid_inst: x

 di_issue stage---------------------------------------------------------
issue_stall: xxxxx dispatch_en: x branch_not_taken: x RS_enable: x

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: x opb_select: x dest_reg_sel: x alu_func:  x fu_name: x
		rd_mem: x wr_mem: x ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:   x T_new_in:                                                                                                      x CDB_tag_in: 127 CAM_en: x dispatch_en: x branch_not_taken: x
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  x rob_full: x tail:  x head:  x
ROB_Row =           0,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           1,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           2,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           3,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           4,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           5,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           6,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           7,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           8,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           9,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =          10,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =          11,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =          12,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =          13,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =          14,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =          15,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: x is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: x is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: x is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: x is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: x is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    x, ex_co_IR: xxxxxxxx, ex_co_dest_reg_idx:  x
ex_co_wr_mem: x, ex_co_halt: x, ex_co_illegal: x, ex_co_valid_inst: x
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    x, ex_co_IR: xxxxxxxx, ex_co_dest_reg_idx:  x
ex_co_wr_mem: x, ex_co_halt: x, ex_co_illegal: x, ex_co_valid_inst: x
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    x, ex_co_IR: xxxxxxxx, ex_co_dest_reg_idx:  x
ex_co_wr_mem: x, ex_co_halt: x, ex_co_illegal: x, ex_co_valid_inst: x
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    x, ex_co_IR: xxxxxxxx, ex_co_dest_reg_idx:  x
ex_co_wr_mem: x, ex_co_halt: x, ex_co_illegal: x, ex_co_valid_inst: x
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    x, ex_co_IR: xxxxxxxx, ex_co_dest_reg_idx:  x
ex_co_wr_mem: x, ex_co_halt: x, ex_co_illegal: x, ex_co_valid_inst: x
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: x, ex_co_taken_branch: x

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   x
          0th line :   x
          1th line :   x
          2th line :   x
          3th line :   x
          4th line :   x
          5th line :   x
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :   x
          0th line :   x
          1th line :   x
          2th line :   x
          3th line :   x
          4th line :   x
          5th line :   x
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: x, Phys Reg :  x
Reg:          1, busy: x, Phys Reg :  x
Reg:          2, busy: x, Phys Reg :  x
Reg:          3, busy: x, Phys Reg :  x
Reg:          4, busy: x, Phys Reg :  x
Reg:          5, busy: x, Phys Reg :  x
Reg:          6, busy: x, Phys Reg :  x
Reg:          7, busy: x, Phys Reg :  x
Reg:          8, busy: x, Phys Reg :  x
Reg:          9, busy: x, Phys Reg :  x
Reg:         10, busy: x, Phys Reg :  x
Reg:         11, busy: x, Phys Reg :  x
Reg:         12, busy: x, Phys Reg :  x
Reg:         13, busy: x, Phys Reg :  x
Reg:         14, busy: x, Phys Reg :  x
Reg:         15, busy: x, Phys Reg :  x
Reg:         16, busy: x, Phys Reg :  x
Reg:         17, busy: x, Phys Reg :  x
Reg:         18, busy: x, Phys Reg :  x
Reg:         19, busy: x, Phys Reg :  x
Reg:         20, busy: x, Phys Reg :  x
Reg:         21, busy: x, Phys Reg :  x
Reg:         22, busy: x, Phys Reg :  x
Reg:         23, busy: x, Phys Reg :  x
Reg:         24, busy: x, Phys Reg :  x
Reg:         25, busy: x, Phys Reg :  x
Reg:         26, busy: x, Phys Reg :  x
Reg:         27, busy: x, Phys Reg :  x
Reg:         28, busy: x, Phys Reg :  x
Reg:         29, busy: x, Phys Reg :  x
Reg:         30, busy: x, Phys Reg :  x
Reg:         31, busy: x, Phys Reg :  x
------------------------------------------



@@
@@                   200 : System STILL at reset, can't show anything
@@

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          x-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: x, if_valid_inst_out : x
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:   x T_new_in:                                                                                                      x CDB_tag_in:   0 CAM_en: x dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  x rob_full: x tail:  x head:  x
ROB_Row =           0,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           1,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           2,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           3,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           4,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           5,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           6,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           7,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           8,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =           9,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =          10,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =          11,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =          12,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =          13,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =          14,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
ROB_Row =          15,  busy = x, halt = x, branch : x, T_new = xxxxxxx T_old = xxxxxxx 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    0 is_ex_T2_value[          0]:                    0
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    0 is_ex_T2_value[          1]:                    0
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    0 is_ex_T2_value[          2]:                    0
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    0 is_ex_T2_value[          3]:                    0
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    0 is_ex_T2_value[          4]:                    0

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    x, ex_co_IR: xxxxxxxx, ex_co_dest_reg_idx:  x
ex_co_wr_mem: x, ex_co_halt: x, ex_co_illegal: x, ex_co_valid_inst: x
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    x, ex_co_IR: xxxxxxxx, ex_co_dest_reg_idx:  x
ex_co_wr_mem: x, ex_co_halt: x, ex_co_illegal: x, ex_co_valid_inst: x
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    x, ex_co_IR: xxxxxxxx, ex_co_dest_reg_idx:  x
ex_co_wr_mem: x, ex_co_halt: x, ex_co_illegal: x, ex_co_valid_inst: x
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    x, ex_co_IR: xxxxxxxx, ex_co_dest_reg_idx:  x
ex_co_wr_mem: x, ex_co_halt: x, ex_co_illegal: x, ex_co_valid_inst: x
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    x, ex_co_IR: xxxxxxxx, ex_co_dest_reg_idx:  x
ex_co_wr_mem: x, ex_co_halt: x, ex_co_illegal: x, ex_co_valid_inst: x
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: x, ex_co_taken_branch: x

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   x
          0th line :   x
          1th line :   x
          2th line :   x
          3th line :   x
          4th line :   x
          5th line :   x
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :   x
          0th line :   x
          1th line :   x
          2th line :   x
          3th line :   x
          4th line :   x
          5th line :   x
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: x, Phys Reg :  x
Reg:          1, busy: x, Phys Reg :  x
Reg:          2, busy: x, Phys Reg :  x
Reg:          3, busy: x, Phys Reg :  x
Reg:          4, busy: x, Phys Reg :  x
Reg:          5, busy: x, Phys Reg :  x
Reg:          6, busy: x, Phys Reg :  x
Reg:          7, busy: x, Phys Reg :  x
Reg:          8, busy: x, Phys Reg :  x
Reg:          9, busy: x, Phys Reg :  x
Reg:         10, busy: x, Phys Reg :  x
Reg:         11, busy: x, Phys Reg :  x
Reg:         12, busy: x, Phys Reg :  x
Reg:         13, busy: x, Phys Reg :  x
Reg:         14, busy: x, Phys Reg :  x
Reg:         15, busy: x, Phys Reg :  x
Reg:         16, busy: x, Phys Reg :  x
Reg:         17, busy: x, Phys Reg :  x
Reg:         18, busy: x, Phys Reg :  x
Reg:         19, busy: x, Phys Reg :  x
Reg:         20, busy: x, Phys Reg :  x
Reg:         21, busy: x, Phys Reg :  x
Reg:         22, busy: x, Phys Reg :  x
Reg:         23, busy: x, Phys Reg :  x
Reg:         24, busy: x, Phys Reg :  x
Reg:         25, busy: x, Phys Reg :  x
Reg:         26, busy: x, Phys Reg :  x
Reg:         27, busy: x, Phys Reg :  x
Reg:         28, busy: x, Phys Reg :  x
Reg:         29, busy: x, Phys Reg :  x
Reg:         30, busy: x, Phys Reg :  x
Reg:         31, busy: x, Phys Reg :  x
------------------------------------------



@@
@@                   400 : System STILL at reset, can't show anything
@@
@@@@@@memory1
@@@@@@memory2

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          0-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:   x T_new_in:                                                                                                      X CDB_tag_in:   0 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 16 rob_full: 0 tail: 15 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    0 is_ex_T2_value[          0]:                    0
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    0 is_ex_T2_value[          1]:                    0
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    0 is_ex_T2_value[          2]:                    0
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    0 is_ex_T2_value[          3]:                    0
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    0 is_ex_T2_value[          4]:                    0

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          1th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          2th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          3th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          4th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg :  1
Reg:          2, busy: 1, Phys Reg :  2
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@@
@@                   600 : System STILL at reset, can't show anything
@@

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          0-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:   x T_new_in:                                                                                                      X CDB_tag_in:   0 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 16 rob_full: 0 tail: 15 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    0 is_ex_T2_value[          0]:                    0
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    0 is_ex_T2_value[          1]:                    0
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    0 is_ex_T2_value[          2]:                    0
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    0 is_ex_T2_value[          3]:                    0
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    0 is_ex_T2_value[          4]:                    0

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          1th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          2th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          3th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          4th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg :  1
Reg:          2, busy: 1, Phys Reg :  2
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@@
@@                   800 : System STILL at reset, can't show anything
@@
@@                   910  Deasserting System reset......
@@
@@
@@@Start
issue_reg.inst.halt[p] = 1
issue_reg.inst.halt[p] = 1
issue_reg.inst.halt[p] = 1
issue_reg.inst.halt[p] = 1
issue_reg.inst.halt[p] = 1

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          0-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:   x T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 16 rob_full: 0 tail: 15 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    0 is_ex_T2_value[          0]:                    0
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    0 is_ex_T2_value[          1]:                    0
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    0 is_ex_T2_value[          2]:                    0
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    0 is_ex_T2_value[          3]:                    0
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    0 is_ex_T2_value[          4]:                    0

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          1th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          2th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          3th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          4th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg :  1
Reg:          2, busy: 1, Phys Reg :  2
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          0-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:   x T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 16 rob_full: 0 tail: 15 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          1th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          2th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          3th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          4th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg :  1
Reg:          2, busy: 1, Phys Reg :  2
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          1-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:   x T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 16 rob_full: 0 tail: 15 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg :  1
Reg:          2, busy: 1, Phys Reg :  2
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          2-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:   x T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 16 rob_full: 0 tail: 15 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg :  1
Reg:          2, busy: 1, Phys Reg :  2
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          3-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    4 if_id_IR: 203f000e if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  65 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 15 rob_full: 0 tail: 15 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg :  1
Reg:          2, busy: 1, Phys Reg :  2
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          4-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    8 if_id_IR: 205f0005 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 1X0100507ffX203f000e0000000000000004xx
id_di_NPC:                    4, id_di_IR: 203f000e, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 1
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  66 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail: 15 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0100000 T_old = 1000001 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  15
          0th line :  33
          1th line :  34
          2th line :  35
          3th line :  36
          4th line :  37
          5th line :  38
          6th line :  39
          7th line :  40
          8th line :  41
          9th line :  42
         10th line :  43
         11th line :  44
         12th line :  45
         13th line :  46
         14th line :  47
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg :  1
Reg:          2, busy: 1, Phys Reg :  2
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                         1361129467683753853853498429727072845824 issue_next_valid_inst=00100
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          5-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 1X010050fffX205f00050000000000000008xx
id_di_NPC:                    8, id_di_IR: 205f0005, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 2
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail: 14 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 1000010 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0100000 T_old = 1000001 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  34
          1th line :  35
          2th line :  36
          3th line :  37
          4th line :  38
          5th line :  39
          6th line :  40
          7th line :  41
          8th line :  42
          9th line :  43
         10th line :  44
         11th line :  45
         12th line :  46
         13th line :  47
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg :  1
Reg:          2, busy: 1, Phys Reg :  2
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                         2722258935367507707706996859454145691648 issue_next_valid_inst=00100
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          6-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail: 14 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 1000010 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0100000 T_old = 1000001 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    0 is_ex_T2_value[          2]:                    0
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  34
          1th line :  35
          2th line :  36
          3th line :  37
          4th line :  38
          5th line :  39
          6th line :  40
          7th line :  41
          8th line :  42
          9th line :  43
         10th line :  44
         11th line :  45
         12th line :  46
         13th line :  47
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg :  1
Reg:          2, busy: 1, Phys Reg :  2
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          7-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                   12 if_id_IR: 207f0001 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  67 T_new_in:                                                                                                      X CDB_tag_in:  32 CAM_en: 1 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  65 rob_retire.T_new:  96 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail: 14 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 1000010 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0100000 T_old = 1000001 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    0 is_ex_T2_value[          2]:                    0
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    4, ex_co_IR: 203f000e, ex_co_dest_reg_idx: 32
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   14
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  34
          1th line :  35
          2th line :  36
          3th line :  37
          4th line :  38
          5th line :  39
          6th line :  40
          7th line :  41
          8th line :  42
          9th line :  43
         10th line :  44
         11th line :  45
         12th line :  46
         13th line :  47
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  32
          1th line :  33
          2th line :  34
          3th line :  35
          4th line :  36
          5th line :  37
          6th line :  38
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  42
         11th line :  43
         12th line :  44
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg :  1
Reg:          2, busy: 1, Phys Reg :  2
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          8-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   16 if_id_IR: 209f0002 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 1X0100517ffX207f0001000000000000000cxx
id_di_NPC:                   12, id_di_IR: 207f0001, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 3
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  68 T_new_in:                                                                                                      X CDB_tag_in:  33 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  66 rob_retire.T_new:  97 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail: 13 head: 14
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0100010 T_old = 1000011 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    8, ex_co_IR: 205f0005, ex_co_dest_reg_idx: 33
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                    5
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  35
          1th line :  36
          2th line :  37
          3th line :  38
          4th line :  39
          5th line :  40
          6th line :  41
          7th line :  42
          8th line :  43
          9th line :  44
         10th line :  45
         11th line :  46
         12th line :  47
         13th line :   1
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  33
          1th line :  34
          2th line :  35
          3th line :  36
          4th line :  37
          5th line :  38
          6th line :  39
          7th line :  40
          8th line :  41
          9th line :  42
         10th line :  43
         11th line :  44
         12th line :  45
         13th line :  46
         14th line :  47
         15th line :   1
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg :  2
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                         4083388403051261561560495289181218537472 issue_next_valid_inst=00100
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:          9-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 1X010051fffX209f00020000000000000010xx
id_di_NPC:                   16, id_di_IR: 209f0002, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 4
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail: 12 head: 13
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 1000100 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0100010 T_old = 1000011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  36
          1th line :  37
          2th line :  38
          3th line :  39
          4th line :  40
          5th line :  41
          6th line :  42
          7th line :  43
          8th line :  44
          9th line :  45
         10th line :  46
         11th line :  47
         12th line :   1
         13th line :   2
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  34
          1th line :  35
          2th line :  36
          3th line :  37
          4th line :  38
          5th line :  39
          6th line :  40
          7th line :  41
          8th line :  42
          9th line :  43
         10th line :  44
         11th line :  45
         12th line :  46
         13th line :  47
         14th line :   1
         15th line :   2
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 33
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                         5444517870735015415413993718908291383296 issue_next_valid_inst=00100
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         10-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail: 12 head: 13
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 1000100 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0100010 T_old = 1000011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    0 is_ex_T2_value[          2]:                    0
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  36
          1th line :  37
          2th line :  38
          3th line :  39
          4th line :  40
          5th line :  41
          6th line :  42
          7th line :  43
          8th line :  44
          9th line :  45
         10th line :  46
         11th line :  47
         12th line :   1
         13th line :   2
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  34
          1th line :  35
          2th line :  36
          3th line :  37
          4th line :  38
          5th line :  39
          6th line :  40
          7th line :  41
          8th line :  42
          9th line :  43
         10th line :  44
         11th line :  45
         12th line :  46
         13th line :  47
         14th line :   1
         15th line :   2
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 33
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         11-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                   20 if_id_IR: 20df0002 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  70 T_new_in:                                                                                                      X CDB_tag_in:  34 CAM_en: 1 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  67 rob_retire.T_new:  98 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail: 12 head: 13
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 1000100 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0100010 T_old = 1000011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    0 is_ex_T2_value[          2]:                    0
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                   12, ex_co_IR: 207f0001, ex_co_dest_reg_idx: 34
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                    1
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  36
          1th line :  37
          2th line :  38
          3th line :  39
          4th line :  40
          5th line :  41
          6th line :  42
          7th line :  43
          8th line :  44
          9th line :  45
         10th line :  46
         11th line :  47
         12th line :   1
         13th line :   2
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  34
          1th line :  35
          2th line :  36
          3th line :  37
          4th line :  38
          5th line :  39
          6th line :  40
          7th line :  41
          8th line :  42
          9th line :  43
         10th line :  44
         11th line :  45
         12th line :  46
         13th line :  47
         14th line :   1
         15th line :   2
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 33
Reg:          3, busy: 1, Phys Reg :  3
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         12-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   24 if_id_IR: 40430522 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 1X0100527ffX20df00020000000000000014xx
id_di_NPC:                   20, id_di_IR: 20df0002, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 5
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  97 T_new_in:                                                                                                      X CDB_tag_in:  35 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  68 rob_retire.T_new:  99 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail: 11 head: 12
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100100 T_old = 1000110 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 1000100 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 1000011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                   16, ex_co_IR: 209f0002, ex_co_dest_reg_idx: 35
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                    2
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  37
          1th line :  38
          2th line :  39
          3th line :  40
          4th line :  41
          5th line :  42
          6th line :  43
          7th line :  44
          8th line :  45
          9th line :  46
         10th line :  47
         11th line :   1
         12th line :   2
         13th line :   3
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  35
          1th line :  36
          2th line :  37
          3th line :  38
          4th line :  39
          5th line :  40
          6th line :  41
          7th line :  42
          8th line :  43
          9th line :  44
         10th line :  45
         11th line :  46
         12th line :  47
         13th line :   1
         14th line :   2
         15th line :   3
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 33
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  4
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                         6805647338418769269267492148635364229120 issue_next_valid_inst=00100
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         13-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X080052e1cX404305220000000000000018xx
id_di_NPC:                   24, id_di_IR: 40430522, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 6
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail: 10 head: 11
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1100001 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100100 T_old = 1000110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 1000011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  38
          1th line :  39
          2th line :  40
          3th line :  41
          4th line :  42
          5th line :  43
          6th line :  44
          7th line :  45
          8th line :  46
          9th line :  47
         10th line :   1
         11th line :   2
         12th line :   3
         13th line :   4
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  36
          1th line :  37
          2th line :  38
          3th line :  39
          4th line :  40
          5th line :  41
          6th line :  42
          7th line :  43
          8th line :  44
          9th line :  45
         10th line :  46
         11th line :  47
         12th line :   1
         13th line :   2
         14th line :   3
         15th line :   4
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 33
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 35
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46305504854540288000 issue_next_npc=                                                                            442721857769029238784 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         14-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail: 10 head: 11
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1100001 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100100 T_old = 1000110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 1000011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    0 is_ex_T2_value[          2]:                    0
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  38
          1th line :  39
          2th line :  40
          3th line :  41
          4th line :  42
          5th line :  43
          6th line :  44
          7th line :  45
          8th line :  46
          9th line :  47
         10th line :   1
         11th line :   2
         12th line :   3
         13th line :   4
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  36
          1th line :  37
          2th line :  38
          3th line :  39
          4th line :  40
          5th line :  41
          6th line :  42
          7th line :  43
          8th line :  44
          9th line :  45
         10th line :  46
         11th line :  47
         12th line :   1
         13th line :   2
         14th line :   3
         15th line :   4
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 33
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 35
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         15-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                   28 if_id_IR: 215f0064 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  74 T_new_in:                                                                                                      X CDB_tag_in:  36 CAM_en: 1 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  70 rob_retire.T_new: 100 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail: 10 head: 11
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1100001 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100100 T_old = 1000110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 1000011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    5 is_ex_T2_value[          1]:                    1
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                   20, ex_co_IR: 20df0002, ex_co_dest_reg_idx: 36
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                    2
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  38
          1th line :  39
          2th line :  40
          3th line :  41
          4th line :  42
          5th line :  43
          6th line :  44
          7th line :  45
          8th line :  46
          9th line :  47
         10th line :   1
         11th line :   2
         12th line :   3
         13th line :   4
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  36
          1th line :  37
          2th line :  38
          3th line :  39
          4th line :  40
          5th line :  41
          6th line :  42
          7th line :  43
          8th line :  44
          9th line :  45
         10th line :  46
         11th line :  47
         12th line :   1
         13th line :   2
         14th line :   3
         15th line :   4
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 33
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 35
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg :  6
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         16-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   32 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 1X0100537ffX215f0064000000000000001cxx
id_di_NPC:                   28, id_di_IR: 215f0064, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 7
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  99 T_new_in:                                                                                                      X CDB_tag_in:  37 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  97 rob_retire.T_new: 101 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail:  9 head: 10
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 1001010 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1100001 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1000110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 1000011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                   24, ex_co_IR: 40430522, ex_co_dest_reg_idx: 37
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                    4
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  39
          1th line :  40
          2th line :  41
          3th line :  42
          4th line :  43
          5th line :  44
          6th line :  45
          7th line :  46
          8th line :  47
          9th line :   1
         10th line :   2
         11th line :   3
         12th line :   4
         13th line :   6
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  37
          1th line :  38
          2th line :  39
          3th line :  40
          4th line :  41
          5th line :  42
          6th line :  43
          7th line :  44
          8th line :  45
          9th line :  46
         10th line :  47
         11th line :   1
         12th line :   2
         13th line :   3
         14th line :   4
         15th line :   6
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 33
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 35
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                         9527906273786276976974489008089509920768 issue_next_valid_inst=00100
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         17-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X000053e3cX408604040000000000000020xx
id_di_NPC:                   32, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail:  8 head:  9
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 1100011 
ROB_Row =           9,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 1001010 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100001 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1000110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 1000011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  40
          1th line :  41
          2th line :  42
          3th line :  43
          4th line :  44
          5th line :  45
          6th line :  46
          7th line :  47
          8th line :   1
          9th line :   2
         10th line :   3
         11th line :   4
         12th line :   6
         13th line :  33
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  38
          1th line :  39
          2th line :  40
          3th line :  41
          4th line :  42
          5th line :  43
          6th line :  44
          7th line :  45
          8th line :  46
          9th line :  47
         10th line :   1
         11th line :   2
         12th line :   3
         13th line :   4
         14th line :   6
         15th line :  33
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 37
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 35
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46494080805329960960 issue_next_npc=                                                                            590295810358705651712 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         18-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail:  8 head:  9
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 1100011 
ROB_Row =           9,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 1001010 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100001 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1000110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 1000011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    0 is_ex_T2_value[          2]:                    0
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  40
          1th line :  41
          2th line :  42
          3th line :  43
          4th line :  44
          5th line :  45
          6th line :  46
          7th line :  47
          8th line :   1
          9th line :   2
         10th line :   3
         11th line :   4
         12th line :   6
         13th line :  33
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  38
          1th line :  39
          2th line :  40
          3th line :  41
          4th line :  42
          5th line :  43
          6th line :  44
          7th line :  45
          8th line :  46
          9th line :  47
         10th line :   1
         11th line :   2
         12th line :   3
         13th line :   4
         14th line :   6
         15th line :  33
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 37
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 35
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         19-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                   36 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  39 T_new_in:                                                                                                      X CDB_tag_in:  38 CAM_en: 1 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  74 rob_retire.T_new: 102 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail:  8 head:  9
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 1100011 
ROB_Row =           9,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 1001010 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100001 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1000110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 1000011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    2 is_ex_T2_value[          1]:                    2
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                   28, ex_co_IR: 215f0064, ex_co_dest_reg_idx: 38
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                  100
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  40
          1th line :  41
          2th line :  42
          3th line :  43
          4th line :  44
          5th line :  45
          6th line :  46
          7th line :  47
          8th line :   1
          9th line :   2
         10th line :   3
         11th line :   4
         12th line :   6
         13th line :  33
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  38
          1th line :  39
          2th line :  40
          3th line :  41
          4th line :  42
          5th line :  43
          6th line :  44
          7th line :  45
          8th line :  46
          9th line :  47
         10th line :   1
         11th line :   2
         12th line :   3
         13th line :   4
         14th line :   6
         15th line :  33
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 37
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 35
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 10
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         20-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   40 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X00005427cX408604040000000000000024xx
id_di_NPC:                   36, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 1
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  40 T_new_in:                                                                                                      X CDB_tag_in:  39 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  99 rob_retire.T_new: 103 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail:  7 head:  8
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0100111 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 1100011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1001010 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100001 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1000110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 1000011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                   32, ex_co_IR: 40860404, ex_co_dest_reg_idx: 39
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                    4
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  41
          1th line :  42
          2th line :  43
          3th line :  44
          4th line :  45
          5th line :  46
          6th line :  47
          7th line :   1
          8th line :   2
          9th line :   3
         10th line :   4
         11th line :   6
         12th line :  33
         13th line :  10
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  39
          1th line :  40
          2th line :  41
          3th line :  42
          4th line :  43
          5th line :  44
          6th line :  45
          7th line :  46
          8th line :  47
          9th line :   1
         10th line :   2
         11th line :   3
         12th line :   4
         13th line :   6
         14th line :  33
         15th line :  10
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 37
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 35
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 38
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46494080805329960960 issue_next_npc=                                                                            664082786653543858176 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         21-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X000054a8cX408604040000000000000028xx
id_di_NPC:                   40, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 2
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail:  6 head:  7
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 0101000 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0100111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 1100011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1001010 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100001 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1000110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 1000011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  42
          1th line :  43
          2th line :  44
          3th line :  45
          4th line :  46
          5th line :  47
          6th line :   1
          7th line :   2
          8th line :   3
          9th line :   4
         10th line :   6
         11th line :  33
         12th line :  10
         13th line :  35
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  40
          1th line :  41
          2th line :  42
          3th line :  43
          4th line :  44
          5th line :  45
          6th line :  46
          7th line :  47
          8th line :   1
          9th line :   2
         10th line :   3
         11th line :   4
         12th line :   6
         13th line :  33
         14th line :  10
         15th line :  35
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 37
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 39
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 38
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         22-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail:  6 head:  7
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 0101000 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0100111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 1100011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1001010 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100001 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1000110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 1000011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    4 is_ex_T2_value[          1]:                    2
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  42
          1th line :  43
          2th line :  44
          3th line :  45
          4th line :  46
          5th line :  47
          6th line :   1
          7th line :   2
          8th line :   3
          9th line :   4
         10th line :   6
         11th line :  33
         12th line :  10
         13th line :  35
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  40
          1th line :  41
          2th line :  42
          3th line :  43
          4th line :  44
          5th line :  45
          6th line :  46
          7th line :  47
          8th line :   1
          9th line :   2
         10th line :   3
         11th line :   4
         12th line :   6
         13th line :  33
         14th line :  10
         15th line :  35
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 37
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 39
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 38
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46494080805329960960 issue_next_npc=                                                                            737869762948382064640 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         23-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                   44 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  41 T_new_in:                                                                                                      X CDB_tag_in:  40 CAM_en: 1 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  39 rob_retire.T_new: 104 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail:  6 head:  7
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 0101000 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0100111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 1100011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1001010 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100001 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1000110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 1000011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                   36, ex_co_IR: 40860404, ex_co_dest_reg_idx: 40
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                    6
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  42
          1th line :  43
          2th line :  44
          3th line :  45
          4th line :  46
          5th line :  47
          6th line :   1
          7th line :   2
          8th line :   3
          9th line :   4
         10th line :   6
         11th line :  33
         12th line :  10
         13th line :  35
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  40
          1th line :  41
          2th line :  42
          3th line :  43
          4th line :  44
          5th line :  45
          6th line :  46
          7th line :  47
          8th line :   1
          9th line :   2
         10th line :   3
         11th line :   4
         12th line :   6
         13th line :  33
         14th line :  10
         15th line :  35
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 37
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 39
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 38
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         24-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   48 if_id_IR: f45ffff9 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X00005529cX40860404000000000000002cxx
id_di_NPC:                   44, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 3
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 13 rob_full: 0 tail:  5 head:  6
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 0101001 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 0101000 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0100111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 1100011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1001010 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100001 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1000110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 1000011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    6 is_ex_T2_value[          1]:                    2
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  43
          1th line :  44
          2th line :  45
          3th line :  46
          4th line :  47
          5th line :   1
          6th line :   2
          7th line :   3
          8th line :   4
          9th line :   6
         10th line :  33
         11th line :  10
         12th line :  35
         13th line :  39
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  41
          1th line :  42
          2th line :  43
          3th line :  44
          4th line :  45
          5th line :  46
          6th line :  47
          7th line :   1
          8th line :   2
          9th line :   3
         10th line :   4
         11th line :   6
         12th line :  33
         13th line :  10
         14th line :  35
         15th line :  39
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 37
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 40
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 38
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46494080805329960960 issue_next_npc=                                                                            811656739243220271104 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         25-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 2X030855e5fXf45ffff90000000000000030xx
id_di_NPC:                   48, id_di_IR: f45ffff9, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 4
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:  41 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  40 rob_retire.T_new: 105 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail:  4 head:  6
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 1, halt = 0, branch : 1, T_new = 0101011 T_old = 1111111 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 0101001 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 0101000 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0100111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 1100011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1001010 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100001 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1000110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 1000011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                   40, ex_co_IR: 40860404, ex_co_dest_reg_idx: 41
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                    8
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  13
          0th line :  44
          1th line :  45
          2th line :  46
          3th line :  47
          4th line :   1
          5th line :   2
          6th line :   3
          7th line :   4
          8th line :   6
          9th line :  33
         10th line :  10
         11th line :  35
         12th line :  39
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  41
          1th line :  42
          2th line :  43
          3th line :  44
          4th line :  45
          5th line :  46
          6th line :  47
          7th line :   1
          8th line :   2
          9th line :   3
         10th line :   4
         11th line :   6
         12th line :  33
         13th line :  10
         14th line :  35
         15th line :  39
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 37
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 40
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 38
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                  5558020283391177380331407280417019576956959263950747073893964032379830222716928 issue_next_valid_inst=10000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         26-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail:  4 head:  5
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 1, halt = 0, branch : 1, T_new = 0101011 T_old = 1111111 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0101000 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0100111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 1100011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1001010 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100001 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1000110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 1000011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    8 is_ex_T2_value[          1]:                    2
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  44
          1th line :  45
          2th line :  46
          3th line :  47
          4th line :   1
          5th line :   2
          6th line :   3
          7th line :   4
          8th line :   6
          9th line :  33
         10th line :  10
         11th line :  35
         12th line :  39
         13th line :  40
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  42
          1th line :  43
          2th line :  44
          3th line :  45
          4th line :  46
          5th line :  47
          6th line :   1
          7th line :   2
          8th line :   3
          9th line :   4
         10th line :   6
         11th line :  33
         12th line :  10
         13th line :  35
         14th line :  39
         15th line :  40
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 37
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 41
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 38
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         27-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                   52 if_id_IR: 40410405 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  69 T_new_in:                                                                                                      X CDB_tag_in:  42 CAM_en: 1 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  41 rob_retire.T_new: 106 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail:  4 head:  5
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 1, halt = 0, branch : 1, T_new = 0101011 T_old = 1111111 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0101000 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0100111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 1100011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1001010 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100001 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1000110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 1000011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    4 is_ex_T2_value[          4]:                    0

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                   44, ex_co_IR: 40860404, ex_co_dest_reg_idx: 42
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   10
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  44
          1th line :  45
          2th line :  46
          3th line :  47
          4th line :   1
          5th line :   2
          6th line :   3
          7th line :   4
          8th line :   6
          9th line :  33
         10th line :  10
         11th line :  35
         12th line :  39
         13th line :  40
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  42
          1th line :  43
          2th line :  44
          3th line :  45
          4th line :  46
          5th line :  47
          6th line :   1
          7th line :   2
          8th line :   3
          9th line :   4
         10th line :   6
         11th line :  33
         12th line :  10
         13th line :  35
         14th line :  39
         15th line :  40
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 37
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 41
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 38
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         28-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   56 if_id_IR: 00000555 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X00005665cX404104050000000000000034xx
id_di_NPC:                   52, id_di_IR: 40410405, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 5
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:  43 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 107 rob_retire.busy: 1 rob_free_rows_next: 14 rob_full: 0 tail:  3 head:  4
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 1000101 
ROB_Row =           4,  busy = 1, halt = 0, branch : 1, T_new = 0101011 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0101000 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0100111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 1100011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1001010 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100001 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1000110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 1000011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                   48, ex_co_IR: f45ffff9, ex_co_dest_reg_idx: 43
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   20
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 1

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  45
          1th line :  46
          2th line :  47
          3th line :   1
          4th line :   2
          5th line :   3
          6th line :   4
          7th line :   6
          8th line :  33
          9th line :  10
         10th line :  35
         11th line :  39
         12th line :  40
         13th line :  41
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  43
          1th line :  44
          2th line :  45
          3th line :  46
          4th line :  47
          5th line :   1
          6th line :   2
          7th line :   3
          8th line :   4
          9th line :   6
         10th line :  33
         11th line :  10
         12th line :  35
         13th line :  39
         14th line :  40
         15th line :  41
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 37
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 42
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 38
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46299863114349281280 issue_next_npc=                                                                            959230691832896684032 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         29-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X000256c08X000005550000000000000038xx
id_di_NPC:                   56, id_di_IR: 00000555, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 1 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 6
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 1
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail:  2 head:  3
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 1, halt = 1, branch : 0, T_new = 0101101 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 1000101 
ROB_Row =           4,  busy = 0, halt = 0, branch : 1, T_new = 1101011 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101010 T_old = 0101001 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0101000 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 0100111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 1100011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 1001010 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 1100001 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100100 T_old = 1000110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000100 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1100010 T_old = 1000011 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000010 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100000 T_old = 1000001 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    0 is_ex_T2_value[          0]:                    0
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    0 is_ex_T2_value[          1]:                    0
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    0 is_ex_T2_value[          2]:                    0
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    0 is_ex_T2_value[          3]:                    0
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    0 is_ex_T2_value[          4]:                    0

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  13
          0th line :  46
          1th line :  47
          2th line :   1
          3th line :   2
          4th line :   3
          5th line :   4
          6th line :   6
          7th line :  33
          8th line :  10
          9th line :  35
         10th line :  39
         11th line :  40
         12th line :  41
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  43
          1th line :  44
          2th line :  45
          3th line :  46
          4th line :  47
          5th line :   1
          6th line :   2
          7th line :   3
          8th line :   4
          9th line :   6
         10th line :  33
         11th line :  10
         12th line :  35
         13th line :  39
         14th line :  40
         15th line :  41
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 37
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 42
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 38
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         30-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 16 rob_full: 0 tail: 15 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          1th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          2th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          3th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          4th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  16
          0th line :  43
          1th line :  44
          2th line :  45
          3th line :  46
          4th line :  47
          5th line :   1
          6th line :   2
          7th line :   3
          8th line :   4
          9th line :   6
         10th line :  33
         11th line :  10
         12th line :  35
         13th line :  39
         14th line :  40
         15th line :  41
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  43
          1th line :  44
          2th line :  45
          3th line :  46
          4th line :  47
          5th line :   1
          6th line :   2
          7th line :   3
          8th line :   4
          9th line :   6
         10th line :  33
         11th line :  10
         12th line :  35
         13th line :  39
         14th line :  40
         15th line :  41
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 37
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 42
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 38
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         31-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                   24 if_id_IR: 40430522 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 101 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 15 rob_full: 0 tail: 15 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  16
          0th line :  43
          1th line :  44
          2th line :  45
          3th line :  46
          4th line :  47
          5th line :   1
          6th line :   2
          7th line :   3
          8th line :   4
          9th line :   6
         10th line :  33
         11th line :  10
         12th line :  35
         13th line :  39
         14th line :  40
         15th line :  41
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  43
          1th line :  44
          2th line :  45
          3th line :  46
          4th line :  47
          5th line :   1
          6th line :   2
          7th line :   3
          8th line :   4
          9th line :   6
         10th line :  33
         11th line :  10
         12th line :  35
         13th line :  39
         14th line :  40
         15th line :  41
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 37
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 42
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 38
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         32-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   28 if_id_IR: 215f0064 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X080055e5cX404305220000000000000018xx
id_di_NPC:                   24, id_di_IR: 40430522, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 6
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 102 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail: 15 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0101011 T_old = 1100101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  15
          0th line :  44
          1th line :  45
          2th line :  46
          3th line :  47
          4th line :   1
          5th line :   2
          6th line :   3
          7th line :   4
          8th line :   6
          9th line :  33
         10th line :  10
         11th line :  35
         12th line :  39
         13th line :  40
         14th line :  41
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  43
          1th line :  44
          2th line :  45
          3th line :  46
          4th line :  47
          5th line :   1
          6th line :   2
          7th line :   3
          8th line :   4
          9th line :   6
         10th line :  33
         11th line :  10
         12th line :  35
         13th line :  39
         14th line :  40
         15th line :  41
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 37
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 42
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 38
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46305504854540288000 issue_next_npc=                                                                            442721857769029238784 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         33-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   32 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 1X0100567ffX215f0064000000000000001cxx
id_di_NPC:                   28, id_di_IR: 215f0064, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 7
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 106 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 13 rob_full: 0 tail: 14 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 1100110 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0101011 T_old = 1100101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  45
          1th line :  46
          2th line :  47
          3th line :   1
          4th line :   2
          5th line :   3
          6th line :   4
          7th line :   6
          8th line :  33
          9th line :  10
         10th line :  35
         11th line :  39
         12th line :  40
         13th line :  41
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  43
          1th line :  44
          2th line :  45
          3th line :  46
          4th line :  47
          5th line :   1
          6th line :   2
          7th line :   3
          8th line :   4
          9th line :   6
         10th line :  33
         11th line :  10
         12th line :  35
         13th line :  39
         14th line :  40
         15th line :  41
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 37
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 42
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 38
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                         9527906273786276976974489008089509920768 issue_next_valid_inst=00100
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         34-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   36 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X000056eacX408604040000000000000020xx
id_di_NPC:                   32, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  45 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 12 rob_full: 0 tail: 13 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0101101 T_old = 1101010 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 1100110 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0101011 T_old = 1100101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    4 is_ex_T2_value[          1]:                    1
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  13
          0th line :  46
          1th line :  47
          2th line :   1
          3th line :   2
          4th line :   3
          5th line :   4
          6th line :   6
          7th line :  33
          8th line :  10
          9th line :  35
         10th line :  39
         11th line :  40
         12th line :  41
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  43
          1th line :  44
          2th line :  45
          3th line :  46
          4th line :  47
          5th line :   1
          6th line :   2
          7th line :   3
          8th line :   4
          9th line :   6
         10th line :  33
         11th line :  10
         12th line :  35
         13th line :  39
         14th line :  40
         15th line :  41
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 37
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 42
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 38
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46494080805329960960 issue_next_npc=                                                                            590295810358705651712 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         35-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   40 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X0000572dcX408604040000000000000024xx
id_di_NPC:                   36, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 1
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  46 T_new_in:                                                                                                      X CDB_tag_in:  43 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 101 rob_retire.T_new: 107 rob_retire.busy: 1 rob_free_rows_next: 12 rob_full: 0 tail: 12 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0101101 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0101101 T_old = 1101010 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 1100110 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0101011 T_old = 1100101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    0 is_ex_T2_value[          2]:                    0
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                   24, ex_co_IR: 40430522, ex_co_dest_reg_idx: 43
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                    3
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  12
          0th line :  47
          1th line :   1
          2th line :   2
          3th line :   3
          4th line :   4
          5th line :   6
          6th line :  33
          7th line :  10
          8th line :  35
          9th line :  39
         10th line :  40
         11th line :  41
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  43
          1th line :  44
          2th line :  45
          3th line :  46
          4th line :  47
          5th line :   1
          6th line :   2
          7th line :   3
          8th line :   4
          9th line :   6
         10th line :  33
         11th line :  10
         12th line :  35
         13th line :  39
         14th line :  40
         15th line :  41
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 37
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 42
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 38
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         36-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   44 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X000057aecX408604040000000000000028xx
id_di_NPC:                   40, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 2
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  47 T_new_in:                                                                                                      X CDB_tag_in:  44 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 102 rob_retire.T_new: 108 rob_retire.busy: 1 rob_free_rows_next: 12 rob_full: 0 tail: 11 head: 14
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 0101110 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0101101 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0101101 T_old = 1101010 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 1100110 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1100101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                   10 is_ex_T2_value[          1]:                    2
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                   28, ex_co_IR: 215f0064, ex_co_dest_reg_idx: 44
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                  100
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  12
          0th line :   1
          1th line :   2
          2th line :   3
          3th line :   4
          4th line :   6
          5th line :  33
          6th line :  10
          7th line :  35
          8th line :  39
          9th line :  40
         10th line :  41
         11th line :  37
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  44
          1th line :  45
          2th line :  46
          3th line :  47
          4th line :   1
          5th line :   2
          6th line :   3
          7th line :   4
          8th line :   6
          9th line :  33
         10th line :  10
         11th line :  35
         12th line :  39
         13th line :  40
         14th line :  41
         15th line :  37
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 43
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 42
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 38
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46494080805329960960 issue_next_npc=                                                                            664082786653543858176 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         37-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   48 if_id_IR: f45ffff9 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X000040afcX40860404000000000000002cxx
id_di_NPC:                   44, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 3
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:  45 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 106 rob_retire.T_new: 109 rob_retire.busy: 1 rob_free_rows_next: 12 rob_full: 0 tail: 10 head: 13
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 0101111 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 0101110 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0101101 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0101101 T_old = 1101010 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1100110 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1100101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                   32, ex_co_IR: 40860404, ex_co_dest_reg_idx: 45
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   12
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  12
          0th line :   2
          1th line :   3
          2th line :   4
          3th line :   6
          4th line :  33
          5th line :  10
          6th line :  35
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  37
         11th line :  38
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  45
          1th line :  46
          2th line :  47
          3th line :   1
          4th line :   2
          5th line :   3
          6th line :   4
          7th line :   6
          8th line :  33
          9th line :  10
         10th line :  35
         11th line :  39
         12th line :  40
         13th line :  41
         14th line :  37
         15th line :  38
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 43
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 42
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 44
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         38-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   24 if_id_IR: 40430522 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 2X0308416bfXf45ffff90000000000000030xx
id_di_NPC:                   48, id_di_IR: f45ffff9, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 4
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 107 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 11 rob_full: 0 tail:  9 head: 12
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 1, halt = 0, branch : 1, T_new = 0000010 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 0101111 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 0101110 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0101101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 1101010 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1100110 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1100101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                   12 is_ex_T2_value[          1]:                    2
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  12
          0th line :   3
          1th line :   4
          2th line :   6
          3th line :  33
          4th line :  10
          5th line :  35
          6th line :  39
          7th line :  40
          8th line :  41
          9th line :  37
         10th line :  38
         11th line :  42
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  46
          1th line :  47
          2th line :   1
          3th line :   2
          4th line :   3
          5th line :   4
          6th line :   6
          7th line :  33
          8th line :  10
          9th line :  35
         10th line :  39
         11th line :  40
         12th line :  41
         13th line :  37
         14th line :  38
         15th line :  42
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 43
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 45
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 44
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46494080805329960960 issue_next_npc=                  5558020283391177380331407280417019576956959263950747073894701902142778604781568 issue_next_valid_inst=10010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         39-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   28 if_id_IR: 215f0064 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X080041ebcX404305220000000000000018xx
id_di_NPC:                   24, id_di_IR: 40430522, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 6
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 108 T_new_in:                                                                                                      X CDB_tag_in:  46 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  45 rob_retire.T_new: 110 rob_retire.busy: 1 rob_free_rows_next: 11 rob_full: 0 tail:  8 head: 12
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 1101011 
ROB_Row =           9,  busy = 1, halt = 0, branch : 1, T_new = 0000010 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 0101111 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 0101110 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0101101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 1101010 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1100110 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1100101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                   36, ex_co_IR: 40860404, ex_co_dest_reg_idx: 46
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   14
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  11
          0th line :   4
          1th line :   6
          2th line :  33
          3th line :  10
          4th line :  35
          5th line :  39
          6th line :  40
          7th line :  41
          8th line :  37
          9th line :  38
         10th line :  42
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  46
          1th line :  47
          2th line :   1
          3th line :   2
          4th line :   3
          5th line :   4
          6th line :   6
          7th line :  33
          8th line :  10
          9th line :  35
         10th line :  39
         11th line :  40
         12th line :  41
         13th line :  37
         14th line :  38
         15th line :  42
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 43
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 45
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 44
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46305504854540288000 issue_next_npc=                                                                            442721857769029238784 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         40-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   32 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 1X0100427ffX215f0064000000000000001cxx
id_di_NPC:                   28, id_di_IR: 215f0064, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 7
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:   1 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 10 rob_full: 0 tail:  7 head: 11
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0000100 T_old = 1101100 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 1101011 
ROB_Row =           9,  busy = 1, halt = 0, branch : 1, T_new = 0000010 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 0101111 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 0101110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 0101101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 1101010 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1100110 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1100101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                   14 is_ex_T2_value[          1]:                    2
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    3 is_ex_T2_value[          4]:                    0

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  11
          0th line :   6
          1th line :  33
          2th line :  10
          3th line :  35
          4th line :  39
          5th line :  40
          6th line :  41
          7th line :  37
          8th line :  38
          9th line :  42
         10th line :  45
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  47
          1th line :   1
          2th line :   2
          3th line :   3
          4th line :   4
          5th line :   6
          6th line :  33
          7th line :  10
          8th line :  35
          9th line :  39
         10th line :  40
         11th line :  41
         12th line :  37
         13th line :  38
         14th line :  42
         15th line :  45
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 43
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 46
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 44
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                         9527906273786276976974489008089509920768 issue_next_valid_inst=00100
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         41-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   36 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X00004301cX408604040000000000000020xx
id_di_NPC:                   32, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00010 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:   6 T_new_in:                                                                                                      X CDB_tag_in:   2 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  9 rob_full: 0 tail:  6 head: 11
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0000110 T_old = 0000001 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0000100 T_old = 1101100 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 1101011 
ROB_Row =           9,  busy = 1, halt = 0, branch : 1, T_new = 0000010 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 0101111 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 0101110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 0101101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 1101010 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1100110 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1100101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 0 is_ex_T1_value[          1]:                    3 is_ex_T2_value[          1]:                    1
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                   40, ex_co_IR: 40860404, ex_co_dest_reg_idx: 47
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   16
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                   48, ex_co_IR: f45ffff9, ex_co_dest_reg_idx:  2
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   20
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 1

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  10
          0th line :  33
          1th line :  10
          2th line :  35
          3th line :  39
          4th line :  40
          5th line :  41
          6th line :  37
          7th line :  38
          8th line :  42
          9th line :  45
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  47
          1th line :   1
          2th line :   2
          3th line :   3
          4th line :   4
          5th line :   6
          6th line :  33
          7th line :  10
          8th line :  35
          9th line :  39
         10th line :  40
         11th line :  41
         12th line :  37
         13th line :  38
         14th line :  42
         15th line :  45
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 43
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 46
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 44
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46494080805329960960 issue_next_npc=                                                                            811656739243220271104 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         42-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   40 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X00005086cX408604040000000000000024xx
id_di_NPC:                   36, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 1
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  33 T_new_in:                                                                                                      X CDB_tag_in:  47 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  46 rob_retire.T_new: 111 rob_retire.busy: 1 rob_free_rows_next:  9 rob_full: 0 tail:  5 head: 11
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 0000110 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0000110 T_old = 0000001 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0000100 T_old = 1101100 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 1101011 
ROB_Row =           9,  busy = 1, halt = 0, branch : 1, T_new = 1000010 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 0101111 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 0101110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 0101101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 1101010 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1100110 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1100101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    3 is_ex_T2_value[          1]:                    1
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    0 is_ex_T2_value[          2]:                    0
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                   40, ex_co_IR: 40860404, ex_co_dest_reg_idx: 47
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   16
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   9
          0th line :  10
          1th line :  35
          2th line :  39
          3th line :  40
          4th line :  41
          5th line :  37
          6th line :  38
          7th line :  42
          8th line :  45
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  47
          1th line :   1
          2th line :   2
          3th line :   3
          4th line :   4
          5th line :   6
          6th line :  33
          7th line :  10
          8th line :  35
          9th line :  39
         10th line :  40
         11th line :  41
         12th line :  37
         13th line :  38
         14th line :  42
         15th line :  45
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 43
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 46
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 44
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         43-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   44 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X00004521cX408604040000000000000028xx
id_di_NPC:                   40, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00010 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 2
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  10 T_new_in:                                                                                                      X CDB_tag_in:   4 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  8 rob_full: 0 tail:  4 head: 10
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0001010 T_old = 0100001 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 0000110 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0000110 T_old = 0000001 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0000100 T_old = 1101100 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 1101011 
ROB_Row =           9,  busy = 1, halt = 0, branch : 1, T_new = 1000010 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 0101111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 0101101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 1101010 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1100110 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1100101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 0 is_ex_T1_value[          1]:                   16 is_ex_T2_value[          1]:                    2
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                   24, ex_co_IR: 40430522, ex_co_dest_reg_idx:  3
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                    2
          2th registers
ex_co_NPC:                   28, ex_co_IR: 215f0064, ex_co_dest_reg_idx:  4
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                  100
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   9
          0th line :  35
          1th line :  39
          2th line :  40
          3th line :  41
          4th line :  37
          5th line :  38
          6th line :  42
          7th line :  45
          8th line :  46
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   1
          1th line :   2
          2th line :   3
          3th line :   4
          4th line :   6
          5th line :  33
          6th line :  10
          7th line :  35
          8th line :  39
          9th line :  40
         10th line :  41
         11th line :  37
         12th line :  38
         13th line :  42
         14th line :  45
         15th line :  46
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 43
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 47
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 44
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         44-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   48 if_id_IR: f45ffff9 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X0000518acX40860404000000000000002cxx
id_di_NPC:                   44, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 3
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:   3 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  7 rob_full: 0 tail:  3 head: 10
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 0001010 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0001010 T_old = 0100001 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 0000110 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0000110 T_old = 0000001 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 1000100 T_old = 1101100 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 1101011 
ROB_Row =           9,  busy = 1, halt = 0, branch : 1, T_new = 1000010 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 0101111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 0101101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 1101010 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1100110 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1100101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                   16 is_ex_T2_value[          1]:                    2
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                   24, ex_co_IR: 40430522, ex_co_dest_reg_idx:  3
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                    2
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   8
          0th line :  39
          1th line :  40
          2th line :  41
          3th line :  37
          4th line :  38
          5th line :  42
          6th line :  45
          7th line :  46
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   1
          1th line :   2
          2th line :   3
          3th line :   4
          4th line :   6
          5th line :  33
          6th line :  10
          7th line :  35
          8th line :  39
          9th line :  40
         10th line :  41
         11th line :  37
         12th line :  38
         13th line :  42
         14th line :  45
         15th line :  46
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 43
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 47
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 44
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46494080805329960960 issue_next_npc=                                                                            590295810358705651712 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         45-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   52 if_id_IR: 40410405 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 2X030853c3fXf45ffff90000000000000030xx
id_di_NPC:                   48, id_di_IR: f45ffff9, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 4
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  69 T_new_in:                                                                                                      X CDB_tag_in:   1 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  47 rob_retire.T_new:  65 rob_retire.busy: 1 rob_free_rows_next:  7 rob_full: 0 tail:  2 head: 10
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 1, halt = 0, branch : 1, T_new = 0100111 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 0001010 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0001010 T_old = 0100001 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 0000110 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0000110 T_old = 0000001 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 1000100 T_old = 1101100 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 1000011 T_old = 1101011 
ROB_Row =           9,  busy = 1, halt = 0, branch : 1, T_new = 1000010 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 0101111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 0101101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 1101010 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1100110 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1100101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                   44, ex_co_IR: 40860404, ex_co_dest_reg_idx:  1
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   18
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   7
          0th line :  40
          1th line :  41
          2th line :  37
          3th line :  38
          4th line :  42
          5th line :  45
          6th line :  46
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   1
          1th line :   2
          2th line :   3
          3th line :   4
          4th line :   6
          5th line :  33
          6th line :  10
          7th line :  35
          8th line :  39
          9th line :  40
         10th line :  41
         11th line :  37
         12th line :  38
         13th line :  42
         14th line :  45
         15th line :  46
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 43
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 47
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 44
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                  5558020283391177380331407280417019576956959263950747073893964032379830222716928 issue_next_valid_inst=10000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         46-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   56 if_id_IR: 00000555 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X00005443cX404104050000000000000034xx
id_di_NPC:                   52, id_di_IR: 40410405, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 5
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new:  66 rob_retire.busy: 1 rob_free_rows_next:  7 rob_full: 0 tail:  1 head:  9
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 1000101 
ROB_Row =           2,  busy = 1, halt = 0, branch : 1, T_new = 0100111 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 0001010 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0001010 T_old = 0100001 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 0000110 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0000110 T_old = 0000001 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 1000100 T_old = 1101100 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 1000011 T_old = 1101011 
ROB_Row =           9,  busy = 1, halt = 0, branch : 1, T_new = 1000010 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 0101111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 0101101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 1101010 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1100110 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1100101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                   18 is_ex_T2_value[          1]:                    2
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   7
          0th line :  41
          1th line :  37
          2th line :  38
          3th line :  42
          4th line :  45
          5th line :  46
          6th line :  47
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   2
          1th line :   3
          2th line :   4
          3th line :   6
          4th line :  33
          5th line :  10
          6th line :  35
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  37
         11th line :  38
         12th line :  42
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 43
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  1
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 44
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46494080816109985792 issue_next_npc=                                                                            664082786653543858228 issue_next_valid_inst=00011
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         47-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   60 if_id_IR: 00000000 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X000254c08X000005550000000000000038xx
id_di_NPC:                   56, id_di_IR: 00000555, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 6
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:   6 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 107 rob_retire.T_new:  67 rob_retire.busy: 1 rob_free_rows_next:  8 rob_full: 0 tail:  0 head:  8
ROB_Row =           0,  busy = 1, halt = 1, branch : 0, T_new = 0101001 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 1000101 
ROB_Row =           2,  busy = 1, halt = 0, branch : 1, T_new = 0100111 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 0001010 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0001010 T_old = 0100001 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 0000110 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0000110 T_old = 0000001 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 1000100 T_old = 1101100 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 1000011 T_old = 1101011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 1, T_new = 1000010 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 0101111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 0101101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 1101010 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1100110 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1100101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    2 is_ex_T2_value[          4]:                    0

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                   32, ex_co_IR: 40860404, ex_co_dest_reg_idx:  6
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   20
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   6
          0th line :  37
          1th line :  38
          2th line :  42
          3th line :  45
          4th line :  46
          5th line :  47
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   2
          1th line :   3
          2th line :   4
          3th line :   6
          4th line :  33
          5th line :  10
          6th line :  35
          7th line :  39
          8th line :  40
          9th line :  41
         10th line :  37
         11th line :  38
         12th line :  42
         13th line :  45
         14th line :  46
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 43
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  1
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 44
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=      58626303590400 issue_next_npc=                                                                           1033017668127734890496 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         48-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   64 if_id_IR: 00000000 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X0000bfc08X00000000000000000000003cxx
id_di_NPC:                   60, id_di_IR: 00000000, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 7
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:  39 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 108 rob_retire.T_new:  68 rob_retire.busy: 1 rob_free_rows_next:  9 rob_full: 0 tail:  0 head:  7
ROB_Row =           0,  busy = 1, halt = 1, branch : 0, T_new = 0101001 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 1000101 
ROB_Row =           2,  busy = 1, halt = 0, branch : 1, T_new = 0100111 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 0001010 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0001010 T_old = 0100001 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 0000110 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 1000110 T_old = 0000001 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 1000100 T_old = 1101100 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1000011 T_old = 1101011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 1, T_new = 1000010 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 0101111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 0101101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 1101010 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1100110 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1100101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    2 is_ex_T2_value[          0]:                   14
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                   20 is_ex_T2_value[          1]:                    2
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                   48, ex_co_IR: f45ffff9, ex_co_dest_reg_idx: 39
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   20
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 1

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   7
          0th line :  37
          1th line :  38
          2th line :  42
          3th line :  45
          4th line :  46
          5th line :  47
          6th line :  43
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   3
          1th line :   4
          2th line :   6
          3th line :  33
          4th line :  10
          5th line :  35
          6th line :  39
          7th line :  40
          8th line :  41
          9th line :  37
         10th line :  38
         11th line :  42
         12th line :  45
         13th line :  46
         14th line :  47
         15th line :  43
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg :  3
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  1
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 44
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46494080805329960960 issue_next_npc=                                                                            737869762948382064640 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         49-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   24 if_id_IR: 40430522 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X0000bfc08X000000000000000000000040xx
id_di_NPC:                   64, id_di_IR: 00000000, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  2 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  67 T_new_in:                                                                                                      X CDB_tag_in:  33 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:   1 rob_retire.T_new:  70 rob_retire.busy: 1 rob_free_rows_next:  9 rob_full: 0 tail:  0 head:  6
ROB_Row =           0,  busy = 1, halt = 1, branch : 0, T_new = 0101001 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 1000101 
ROB_Row =           2,  busy = 1, halt = 0, branch : 1, T_new = 1100111 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 0001010 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0001010 T_old = 0100001 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 0000110 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 1000110 T_old = 0000001 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1000100 T_old = 1101100 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1000011 T_old = 1101011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 1, T_new = 1000010 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 0101111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 0101101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 1101010 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1100110 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 1100101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                   52, ex_co_IR: 40410405, ex_co_dest_reg_idx: 40
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   16
          1th registers
ex_co_NPC:                   36, ex_co_IR: 40860404, ex_co_dest_reg_idx: 33
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   22
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   8
          0th line :  37
          1th line :  38
          2th line :  42
          3th line :  45
          4th line :  46
          5th line :  47
          6th line :  43
          7th line :  44
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   4
          1th line :   6
          2th line :  33
          3th line :  10
          4th line :  35
          5th line :  39
          6th line :  40
          7th line :  41
          8th line :  37
          9th line :  38
         10th line :  42
         11th line :  45
         12th line :  46
         13th line :  47
         14th line :  43
         15th line :  44
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg :  3
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  1
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg :  4
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         50-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   28 if_id_IR: 215f0064 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X080052c3cX404305220000000000000018xx
id_di_NPC:                   24, id_di_IR: 40430522, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 6
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  68 T_new_in:                                                                                                      X CDB_tag_in:  41 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:   6 rob_retire.T_new:  97 rob_retire.busy: 1 rob_free_rows_next:  9 rob_full: 0 tail: 15 head:  5
ROB_Row =           0,  busy = 1, halt = 1, branch : 0, T_new = 0101001 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 1000101 
ROB_Row =           2,  busy = 1, halt = 0, branch : 1, T_new = 1100111 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 0001010 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0001010 T_old = 0100001 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 1100001 T_old = 0000110 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1000110 T_old = 0000001 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1000100 T_old = 1101100 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1000011 T_old = 1101011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 1, T_new = 1000010 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 0101111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 0101101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 1101010 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 1100110 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1000011 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                   22 is_ex_T2_value[          1]:                    2
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                   52, ex_co_IR: 40410405, ex_co_dest_reg_idx: 40
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   16
          1th registers
ex_co_NPC:                   56, ex_co_IR: 00000555, ex_co_dest_reg_idx: 41
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   8
          0th line :  38
          1th line :  42
          2th line :  45
          3th line :  46
          4th line :  47
          5th line :  43
          6th line :  44
          7th line :   1
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   6
          1th line :  33
          2th line :  10
          3th line :  35
          4th line :  39
          5th line :  40
          6th line :  41
          7th line :  37
          8th line :  38
          9th line :  42
         10th line :  45
         11th line :  46
         12th line :  47
         13th line :  43
         14th line :  44
         15th line :   1
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg :  3
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  6
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg :  4
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46305504865365532672 issue_next_npc=                                                                            442721857769029238828 issue_next_valid_inst=00011
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         51-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   32 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 1X0100537ffX215f0064000000000000001cxx
id_di_NPC:                   28, id_di_IR: 215f0064, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 7
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  35 T_new_in:                                                                                                      X CDB_tag_in:  10 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  33 rob_retire.T_new:  74 rob_retire.busy: 1 rob_free_rows_next:  9 rob_full: 0 tail: 14 head:  4
ROB_Row =           0,  busy = 1, halt = 1, branch : 0, T_new = 1101001 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 1000101 
ROB_Row =           2,  busy = 1, halt = 0, branch : 1, T_new = 1100111 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 0001010 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0001010 T_old = 0100001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 0000110 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1000110 T_old = 0000001 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1000100 T_old = 1101100 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1000011 T_old = 1101011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 1, T_new = 1000010 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 0101111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 0101101 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 1101010 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 1000100 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1000011 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                   52, ex_co_IR: 40410405, ex_co_dest_reg_idx: 40
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   16
          1th registers
ex_co_NPC:                   40, ex_co_IR: 40860404, ex_co_dest_reg_idx: 10
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   24
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   8
          0th line :  42
          1th line :  45
          2th line :  46
          3th line :  47
          4th line :  43
          5th line :  44
          6th line :   1
          7th line :   6
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  33
          1th line :  10
          2th line :  35
          3th line :  39
          4th line :  40
          5th line :  41
          6th line :  37
          7th line :  38
          8th line :  42
          9th line :  45
         10th line :  46
         11th line :  47
         12th line :  43
         13th line :  44
         14th line :   1
         15th line :   6
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg :  3
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  6
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg :  4
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                         9527906273786276976974489008089509920768 issue_next_valid_inst=00100
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         52-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   36 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X00005523cX408604040000000000000020xx
id_di_NPC:                   32, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  42 T_new_in:                                                                                                      X CDB_tag_in:  40 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  8 rob_full: 0 tail: 13 head:  3
ROB_Row =           0,  busy = 1, halt = 1, branch : 0, T_new = 1101001 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 1000101 
ROB_Row =           2,  busy = 1, halt = 0, branch : 1, T_new = 1100111 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 0001010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1001010 T_old = 0100001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 0000110 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1000110 T_old = 0000001 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1000100 T_old = 1101100 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1000011 T_old = 1101011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 1, T_new = 1000010 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 0101111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 0101101 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 0100011 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 1000100 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1000011 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                   24 is_ex_T2_value[          0]:                    2
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    2 is_ex_T2_value[          1]:                    1
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                   52, ex_co_IR: 40410405, ex_co_dest_reg_idx: 40
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   16
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   8
          0th line :  45
          1th line :  46
          2th line :  47
          3th line :  43
          4th line :  44
          5th line :   1
          6th line :   6
          7th line :  33
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  10
          1th line :  35
          2th line :  39
          3th line :  40
          4th line :  41
          5th line :  37
          6th line :  38
          7th line :  42
          8th line :  45
          9th line :  46
         10th line :  47
         11th line :  43
         12th line :  44
         13th line :   1
         14th line :   6
         15th line :  33
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg :  3
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  6
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg :  4
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         53-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   40 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X000056aacX408604040000000000000024xx
id_di_NPC:                   36, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 1
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  45 T_new_in:                                                                                                      X CDB_tag_in:  37 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  7 rob_full: 0 tail: 12 head:  3
ROB_Row =           0,  busy = 1, halt = 1, branch : 0, T_new = 1101001 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 1101000 T_old = 1000101 
ROB_Row =           2,  busy = 1, halt = 0, branch : 1, T_new = 1100111 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 0001010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1001010 T_old = 0100001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 0000110 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1000110 T_old = 0000001 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1000100 T_old = 1101100 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1000011 T_old = 1101011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 1, T_new = 1000010 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 0101111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0101110 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0101101 T_old = 0101010 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 0100011 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 1000100 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 1000011 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    0 is_ex_T2_value[          2]:                    0
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                   44, ex_co_IR: 40860404, ex_co_dest_reg_idx: 35
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   26
          1th registers
ex_co_NPC:                   24, ex_co_IR: 40430522, ex_co_dest_reg_idx: 37
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                    1
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   7
          0th line :  46
          1th line :  47
          2th line :  43
          3th line :  44
          4th line :   1
          5th line :   6
          6th line :  33
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  10
          1th line :  35
          2th line :  39
          3th line :  40
          4th line :  41
          5th line :  37
          6th line :  38
          7th line :  42
          8th line :  45
          9th line :  46
         10th line :  47
         11th line :  43
         12th line :  44
         13th line :   1
         14th line :   6
         15th line :  33
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg :  3
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  6
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg :  4
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         54-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   44 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X0000572dcX408604040000000000000028xx
id_di_NPC:                   40, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 2
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  46 T_new_in:                                                                                                      X CDB_tag_in:  38 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  6 rob_full: 0 tail: 11 head:  3
ROB_Row =           0,  busy = 1, halt = 1, branch : 0, T_new = 1101001 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 1101000 T_old = 1000101 
ROB_Row =           2,  busy = 1, halt = 0, branch : 1, T_new = 1100111 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 0001010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1001010 T_old = 0100001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 0000110 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1000110 T_old = 0000001 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1000100 T_old = 1101100 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1000011 T_old = 1101011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 1, T_new = 1000010 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 0101111 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0101101 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0101101 T_old = 0101010 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 0100011 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 1000100 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 1100101 T_old = 1000011 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                   44, ex_co_IR: 40860404, ex_co_dest_reg_idx: 35
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   26
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                   28, ex_co_IR: 215f0064, ex_co_dest_reg_idx: 38
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                  100
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   6
          0th line :  47
          1th line :  43
          2th line :  44
          3th line :   1
          4th line :   6
          5th line :  33
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  10
          1th line :  35
          2th line :  39
          3th line :  40
          4th line :  41
          5th line :  37
          6th line :  38
          7th line :  42
          8th line :  45
          9th line :  46
         10th line :  47
         11th line :  43
         12th line :  44
         13th line :   1
         14th line :   6
         15th line :  33
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg :  3
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  6
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg :  4
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46494080805329960960 issue_next_npc=                                                                            590295810358705651712 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         55-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   48 if_id_IR: f45ffff9 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X000057aecX40860404000000000000002cxx
id_di_NPC:                   44, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 3
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:  35 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  10 rob_retire.T_new:  99 rob_retire.busy: 1 rob_free_rows_next:  6 rob_full: 0 tail: 10 head:  3
ROB_Row =           0,  busy = 1, halt = 1, branch : 0, T_new = 1101001 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 1101000 T_old = 1000101 
ROB_Row =           2,  busy = 1, halt = 0, branch : 1, T_new = 1100111 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 0001010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1001010 T_old = 0100001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 0000110 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1000110 T_old = 0000001 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1000100 T_old = 1101100 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1000011 T_old = 1101011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 1, T_new = 1000010 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 0101110 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0101101 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0101101 T_old = 0101010 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 0100011 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 1100110 T_old = 1000100 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 1100101 T_old = 1000011 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                   44, ex_co_IR: 40860404, ex_co_dest_reg_idx: 35
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   26
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   5
          0th line :  43
          1th line :  44
          2th line :   1
          3th line :   6
          4th line :  33
          5th line :   x
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  10
          1th line :  35
          2th line :  39
          3th line :  40
          4th line :  41
          5th line :  37
          6th line :  38
          7th line :  42
          8th line :  45
          9th line :  46
         10th line :  47
         11th line :  43
         12th line :  44
         13th line :   1
         14th line :   6
         15th line :  33
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg :  3
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  6
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg :  4
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         56-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   52 if_id_IR: 40410405 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 2X030855e5fXf45ffff90000000000000030xx
id_di_NPC:                   48, id_di_IR: f45ffff9, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 4
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 104 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 103 rob_retire.busy: 1 rob_free_rows_next:  6 rob_full: 0 tail:  9 head:  2
ROB_Row =           0,  busy = 1, halt = 1, branch : 0, T_new = 1101001 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 1101000 T_old = 1000101 
ROB_Row =           2,  busy = 1, halt = 0, branch : 1, T_new = 1100111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 0001010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1001010 T_old = 0100001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 0000110 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1000110 T_old = 0000001 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1000100 T_old = 1101100 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1000011 T_old = 1101011 
ROB_Row =           9,  busy = 1, halt = 0, branch : 1, T_new = 0101011 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 0101110 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0101101 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0101101 T_old = 0101010 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 0100011 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 1100110 T_old = 1000100 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 1100101 T_old = 1000011 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                   26 is_ex_T2_value[          1]:                    2
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   5
          0th line :  44
          1th line :   1
          2th line :   6
          3th line :  33
          4th line :  10
          5th line :   x
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  35
          1th line :  39
          2th line :  40
          3th line :  41
          4th line :  37
          5th line :  38
          6th line :  42
          7th line :  45
          8th line :  46
          9th line :  47
         10th line :  43
         11th line :  44
         12th line :   1
         13th line :   6
         14th line :  33
         15th line :  10
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg :  3
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  6
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg :  4
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46494080805329960960 issue_next_npc=                  5558020283391177380331407280417019576956959263950747073894628115166483766575104 issue_next_valid_inst=10010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         57-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   56 if_id_IR: 00000555 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X00005665cX404104050000000000000034xx
id_di_NPC:                   52, id_di_IR: 40410405, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 1 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 5
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 104 T_new_in:                                                                                                      X CDB_tag_in:  42 CAM_en: 1 dispatch_en: 1 branch_not_taken: 1
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  5 rob_full: 0 tail:  8 head:  1
ROB_Row =           0,  busy = 1, halt = 1, branch : 0, T_new = 1101001 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 1101000 T_old = 1000101 
ROB_Row =           2,  busy = 0, halt = 0, branch : 1, T_new = 1100111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 0001010 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1001010 T_old = 0100001 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 0000110 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1000110 T_old = 0000001 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1000100 T_old = 1101100 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 1101000 
ROB_Row =           9,  busy = 1, halt = 0, branch : 1, T_new = 0101011 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 0101110 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 0101101 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0101101 T_old = 0101010 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0101010 T_old = 0100011 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 1100110 T_old = 1000100 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 1100101 T_old = 1000011 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    0 is_ex_T2_value[          0]:                    0
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    0 is_ex_T2_value[          1]:                    0
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    0 is_ex_T2_value[          2]:                    0
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    0 is_ex_T2_value[          3]:                    0
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    0 is_ex_T2_value[          4]:                    0

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                   32, ex_co_IR: 40860404, ex_co_dest_reg_idx: 42
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   28
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   4
          0th line :   1
          1th line :   6
          2th line :  33
          3th line :  10
          4th line :   x
          5th line :   x
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  35
          1th line :  39
          2th line :  40
          3th line :  41
          4th line :  37
          5th line :  38
          6th line :  42
          7th line :  45
          8th line :  46
          9th line :  47
         10th line :  43
         11th line :  44
         12th line :   1
         13th line :   6
         14th line :  33
         15th line :  10
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg :  3
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  6
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg :  4
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         58-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                    0 if_id_IR: 47ff041f if_id_valid_inst: 0

 id_di pipeline registers---------------------------------------------
id_di_enable: 0, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 16 rob_full: 0 tail: 15 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          1th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          2th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          3th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          4th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  16
          0th line :  35
          1th line :  39
          2th line :  40
          3th line :  41
          4th line :  37
          5th line :  38
          6th line :  42
          7th line :  45
          8th line :  46
          9th line :  47
         10th line :  43
         11th line :  44
         12th line :   1
         13th line :   6
         14th line :  33
         15th line :  10
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  35
          1th line :  39
          2th line :  40
          3th line :  41
          4th line :  37
          5th line :  38
          6th line :  42
          7th line :  45
          8th line :  46
          9th line :  47
         10th line :  43
         11th line :  44
         12th line :   1
         13th line :   6
         14th line :  33
         15th line :  10
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg :  3
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  6
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg :  4
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         59-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 0 if_id_NPC:                   24 if_id_IR: 40430522 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  0, id_di_regb:  0, id_di_inst_in: 00000700000000000000000000000000000000
id_di_NPC:                    0, id_di_IR: 47ff041f, id_di_valid_inst: 0

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 0 branch_not_taken: 0 RS_enable: 0

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: 0 stc_mem: 0 cond_branch: 0 uncond_branch: 0 halt: 0 cpuid: 0 illegal: 0 valid_inst: 0
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  67 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 0 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 15 rob_full: 0 tail: 15 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  16
          0th line :  35
          1th line :  39
          2th line :  40
          3th line :  41
          4th line :  37
          5th line :  38
          6th line :  42
          7th line :  45
          8th line :  46
          9th line :  47
         10th line :  43
         11th line :  44
         12th line :   1
         13th line :   6
         14th line :  33
         15th line :  10
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  35
          1th line :  39
          2th line :  40
          3th line :  41
          4th line :  37
          5th line :  38
          6th line :  42
          7th line :  45
          8th line :  46
          9th line :  47
         10th line :  43
         11th line :  44
         12th line :   1
         13th line :   6
         14th line :  33
         15th line :  10
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg :  3
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  6
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg :  4
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         60-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   28 if_id_IR: 215f0064 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X080051c3cX404305220000000000000018xx
id_di_NPC:                   24, id_di_IR: 40430522, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 6
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  68 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 14 rob_full: 0 tail: 15 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 1000011 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  15
          0th line :  39
          1th line :  40
          2th line :  41
          3th line :  37
          4th line :  38
          5th line :  42
          6th line :  45
          7th line :  46
          8th line :  47
          9th line :  43
         10th line :  44
         11th line :   1
         12th line :   6
         13th line :  33
         14th line :  10
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  35
          1th line :  39
          2th line :  40
          3th line :  41
          4th line :  37
          5th line :  38
          6th line :  42
          7th line :  45
          8th line :  46
          9th line :  47
         10th line :  43
         11th line :  44
         12th line :   1
         13th line :   6
         14th line :  33
         15th line :  10
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg :  3
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  6
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg :  4
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46305504854540288000 issue_next_npc=                                                                            442721857769029238784 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         61-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   32 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 1X010053fffX215f0064000000000000001cxx
id_di_NPC:                   28, id_di_IR: 215f0064, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 7
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  70 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 13 rob_full: 0 tail: 14 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 1000100 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 1000011 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 47ff041f, ex_co_dest_reg_idx: 31
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  14
          0th line :  40
          1th line :  41
          2th line :  37
          3th line :  38
          4th line :  42
          5th line :  45
          6th line :  46
          7th line :  47
          8th line :  43
          9th line :  44
         10th line :   1
         11th line :   6
         12th line :  33
         13th line :  10
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  35
          1th line :  39
          2th line :  40
          3th line :  41
          4th line :  37
          5th line :  38
          6th line :  42
          7th line :  45
          8th line :  46
          9th line :  47
         10th line :  43
         11th line :  44
         12th line :   1
         13th line :   6
         14th line :  33
         15th line :  10
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg :  3
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  6
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg :  4
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                         9527906273786276976974489008089509920768 issue_next_valid_inst=00100
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         62-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   36 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X00005446cX408604040000000000000020xx
id_di_NPC:                   32, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  40 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 12 rob_full: 0 tail: 13 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 1000110 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 1000100 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 1000011 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    2 is_ex_T2_value[          1]:                    1
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    0
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  13
          0th line :  41
          1th line :  37
          2th line :  38
          3th line :  42
          4th line :  45
          5th line :  46
          6th line :  47
          7th line :  43
          8th line :  44
          9th line :   1
         10th line :   6
         11th line :  33
         12th line :  10
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  35
          1th line :  39
          2th line :  40
          3th line :  41
          4th line :  37
          5th line :  38
          6th line :  42
          7th line :  45
          8th line :  46
          9th line :  47
         10th line :  43
         11th line :  44
         12th line :   1
         13th line :   6
         14th line :  33
         15th line :  10
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg :  3
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  6
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg :  4
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46494080805329960960 issue_next_npc=                                                                            590295810358705651712 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         63-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   40 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X000054a8cX408604040000000000000024xx
id_di_NPC:                   36, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 1
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  41 T_new_in:                                                                                                      X CDB_tag_in:  35 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  67 rob_retire.T_new:  99 rob_retire.busy: 1 rob_free_rows_next: 12 rob_full: 0 tail: 12 head: 15
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 0101000 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 1000110 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 1000100 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0100011 T_old = 1000011 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    0 is_ex_T2_value[          2]:                    0
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                   24, ex_co_IR: 40430522, ex_co_dest_reg_idx: 35
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                    1
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  12
          0th line :  37
          1th line :  38
          2th line :  42
          3th line :  45
          4th line :  46
          5th line :  47
          6th line :  43
          7th line :  44
          8th line :   1
          9th line :   6
         10th line :  33
         11th line :  10
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  35
          1th line :  39
          2th line :  40
          3th line :  41
          4th line :  37
          5th line :  38
          6th line :  42
          7th line :  45
          8th line :  46
          9th line :  47
         10th line :  43
         11th line :  44
         12th line :   1
         13th line :   6
         14th line :  33
         15th line :  10
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg :  3
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  6
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg :  4
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         64-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   44 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X000052a9cX408604040000000000000028xx
id_di_NPC:                   40, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 2
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  37 T_new_in:                                                                                                      X CDB_tag_in:  39 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  68 rob_retire.T_new: 103 rob_retire.busy: 1 rob_free_rows_next: 12 rob_full: 0 tail: 11 head: 14
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 0101001 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 0101000 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 1000110 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 1000100 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000011 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                   20 is_ex_T2_value[          1]:                    2
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                   28, ex_co_IR: 215f0064, ex_co_dest_reg_idx: 39
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                  100
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  12
          0th line :  38
          1th line :  42
          2th line :  45
          3th line :  46
          4th line :  47
          5th line :  43
          6th line :  44
          7th line :   1
          8th line :   6
          9th line :  33
         10th line :  10
         11th line :   3
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  39
          1th line :  40
          2th line :  41
          3th line :  37
          4th line :  38
          5th line :  42
          6th line :  45
          7th line :  46
          8th line :  47
          9th line :  43
         10th line :  44
         11th line :   1
         12th line :   6
         13th line :  33
         14th line :  10
         15th line :   3
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 35
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  6
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg :  4
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46494080805329960960 issue_next_npc=                                                                            664082786653543858176 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         65-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   48 if_id_IR: f45ffff9 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X00005325cX40860404000000000000002cxx
id_di_NPC:                   44, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 3
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:  40 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  70 rob_retire.T_new: 104 rob_retire.busy: 1 rob_free_rows_next: 12 rob_full: 0 tail: 10 head: 13
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 0100101 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 0101001 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 0101000 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 1000110 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 1000100 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000011 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                   32, ex_co_IR: 40860404, ex_co_dest_reg_idx: 40
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   22
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  12
          0th line :  42
          1th line :  45
          2th line :  46
          3th line :  47
          4th line :  43
          5th line :  44
          6th line :   1
          7th line :   6
          8th line :  33
          9th line :  10
         10th line :   3
         11th line :   4
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  40
          1th line :  41
          2th line :  37
          3th line :  38
          4th line :  42
          5th line :  45
          6th line :  46
          7th line :  47
          8th line :  43
          9th line :  44
         10th line :   1
         11th line :   6
         12th line :  33
         13th line :  10
         14th line :   3
         15th line :   4
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 35
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg :  6
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         66-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   24 if_id_IR: 40430522 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 2X03085563fXf45ffff90000000000000030xx
id_di_NPC:                   48, id_di_IR: f45ffff9, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 4
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  99 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 11 rob_full: 0 tail:  9 head: 12
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           9,  busy = 1, halt = 0, branch : 1, T_new = 0101010 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 0100101 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 0101001 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 0101000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1000110 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 1000100 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000011 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                   22 is_ex_T2_value[          1]:                    2
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  12
          0th line :  45
          1th line :  46
          2th line :  47
          3th line :  43
          4th line :  44
          5th line :   1
          6th line :   6
          7th line :  33
          8th line :  10
          9th line :   3
         10th line :   4
         11th line :   6
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  41
          1th line :  37
          2th line :  38
          3th line :  42
          4th line :  45
          5th line :  46
          6th line :  47
          7th line :  43
          8th line :  44
          9th line :   1
         10th line :   6
         11th line :  33
         12th line :  10
         13th line :   3
         14th line :   4
         15th line :   6
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 35
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 40
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46494080805329960960 issue_next_npc=                  5558020283391177380331407280417019576956959263950747073894701902142778604781568 issue_next_valid_inst=10010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         67-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   28 if_id_IR: 215f0064 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X080056e3cX404305220000000000000018xx
id_di_NPC:                   24, id_di_IR: 40430522, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 6
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 103 T_new_in:                                                                                                      X CDB_tag_in:  41 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  40 rob_retire.T_new: 105 rob_retire.busy: 1 rob_free_rows_next: 11 rob_full: 0 tail:  8 head: 12
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0101101 T_old = 1100011 
ROB_Row =           9,  busy = 1, halt = 0, branch : 1, T_new = 0101010 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 0100101 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 0101001 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 0101000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1000110 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 1000100 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000011 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                   36, ex_co_IR: 40860404, ex_co_dest_reg_idx: 41
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   24
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  11
          0th line :  46
          1th line :  47
          2th line :  43
          3th line :  44
          4th line :   1
          5th line :   6
          6th line :  33
          7th line :  10
          8th line :   3
          9th line :   4
         10th line :   6
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  41
          1th line :  37
          2th line :  38
          3th line :  42
          4th line :  45
          5th line :  46
          6th line :  47
          7th line :  43
          8th line :  44
          9th line :   1
         10th line :   6
         11th line :  33
         12th line :  10
         13th line :   3
         14th line :   4
         15th line :   6
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 35
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 40
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46305504854540288000 issue_next_npc=                                                                            442721857769029238784 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         68-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   32 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 1X0100577ffX215f0064000000000000001cxx
id_di_NPC:                   28, id_di_IR: 215f0064, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 7
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  38 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next: 10 rob_full: 0 tail:  7 head: 11
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 1100111 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0101101 T_old = 1100011 
ROB_Row =           9,  busy = 1, halt = 0, branch : 1, T_new = 0101010 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 0100101 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 0101001 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0101000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1000110 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 1000100 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000011 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                   24 is_ex_T2_value[          1]:                    2
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    1 is_ex_T2_value[          4]:                    0

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  11
          0th line :  47
          1th line :  43
          2th line :  44
          3th line :   1
          4th line :   6
          5th line :  33
          6th line :  10
          7th line :   3
          8th line :   4
          9th line :   6
         10th line :  40
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  37
          1th line :  38
          2th line :  42
          3th line :  45
          4th line :  46
          5th line :  47
          6th line :  43
          7th line :  44
          8th line :   1
          9th line :   6
         10th line :  33
         11th line :  10
         12th line :   3
         13th line :   4
         14th line :   6
         15th line :  40
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 35
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 41
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                         9527906273786276976974489008089509920768 issue_next_valid_inst=00100
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         69-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   36 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X000057a6cX408604040000000000000020xx
id_di_NPC:                   32, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00010 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  47 T_new_in:                                                                                                      X CDB_tag_in:  42 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  9 rob_full: 0 tail:  6 head: 11
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 0100110 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 1100111 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0101101 T_old = 1100011 
ROB_Row =           9,  busy = 1, halt = 0, branch : 1, T_new = 0101010 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 0100101 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 0101001 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0101000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1000110 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 1000100 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000011 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 0 is_ex_T1_value[          1]:                    1 is_ex_T2_value[          1]:                    1
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                   40, ex_co_IR: 40860404, ex_co_dest_reg_idx: 37
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   26
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                   48, ex_co_IR: f45ffff9, ex_co_dest_reg_idx: 42
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   20
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 1

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :  10
          0th line :  43
          1th line :  44
          2th line :   1
          3th line :   6
          4th line :  33
          5th line :  10
          6th line :   3
          7th line :   4
          8th line :   6
          9th line :  40
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  37
          1th line :  38
          2th line :  42
          3th line :  45
          4th line :  46
          5th line :  47
          6th line :  43
          7th line :  44
          8th line :   1
          9th line :   6
         10th line :  33
         11th line :  10
         12th line :   3
         13th line :   4
         14th line :   6
         15th line :  40
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 35
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 41
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46494080805329960960 issue_next_npc=                                                                            811656739243220271104 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         70-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   40 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X000055afcX408604040000000000000024xx
id_di_NPC:                   36, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 1
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  43 T_new_in:                                                                                                      X CDB_tag_in:  37 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  41 rob_retire.T_new: 101 rob_retire.busy: 1 rob_free_rows_next:  9 rob_full: 0 tail:  5 head: 11
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0101011 T_old = 0101111 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 0100110 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 1100111 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0101101 T_old = 1100011 
ROB_Row =           9,  busy = 1, halt = 0, branch : 1, T_new = 1101010 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 0100101 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 0101001 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0101000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1000110 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 1000100 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000011 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    1 is_ex_T2_value[          1]:                    1
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    0 is_ex_T2_value[          2]:                    0
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                   40, ex_co_IR: 40860404, ex_co_dest_reg_idx: 37
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   26
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   9
          0th line :  44
          1th line :   1
          2th line :   6
          3th line :  33
          4th line :  10
          5th line :   3
          6th line :   4
          7th line :   6
          8th line :  40
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  37
          1th line :  38
          2th line :  42
          3th line :  45
          4th line :  46
          5th line :  47
          6th line :  43
          7th line :  44
          8th line :   1
          9th line :   6
         10th line :  33
         11th line :  10
         12th line :   3
         13th line :   4
         14th line :   6
         15th line :  40
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 35
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 41
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         71-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   44 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X0000562bcX408604040000000000000028xx
id_di_NPC:                   40, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00010 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 2
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  44 T_new_in:                                                                                                      X CDB_tag_in:  46 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  8 rob_full: 0 tail:  4 head: 10
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 0101011 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0101011 T_old = 0101111 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 0100110 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 0101110 T_old = 1100111 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0101101 T_old = 1100011 
ROB_Row =           9,  busy = 1, halt = 0, branch : 1, T_new = 1101010 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 0100101 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 0101001 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0101000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1000110 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 1000100 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000011 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 0 is_ex_T1_value[          1]:                   26 is_ex_T2_value[          1]:                    2
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                   24, ex_co_IR: 40430522, ex_co_dest_reg_idx: 45
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                    0
          2th registers
ex_co_NPC:                   28, ex_co_IR: 215f0064, ex_co_dest_reg_idx: 46
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                  100
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   9
          0th line :   1
          1th line :   6
          2th line :  33
          3th line :  10
          4th line :   3
          5th line :   4
          6th line :   6
          7th line :  40
          8th line :  41
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  38
          1th line :  42
          2th line :  45
          3th line :  46
          4th line :  47
          5th line :  43
          6th line :  44
          7th line :   1
          8th line :   6
          9th line :  33
         10th line :  10
         11th line :   3
         12th line :   4
         13th line :   6
         14th line :  40
         15th line :  41
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 35
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 37
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         72-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   48 if_id_IR: f45ffff9 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X000040accX40860404000000000000002cxx
id_di_NPC:                   44, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 3
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:  45 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  7 rob_full: 0 tail:  3 head: 10
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 0101100 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 0101011 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0101011 T_old = 0101111 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 0100110 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 1101110 T_old = 1100111 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0101101 T_old = 1100011 
ROB_Row =           9,  busy = 1, halt = 0, branch : 1, T_new = 1101010 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 0100101 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 0101001 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0101000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1000110 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 1000100 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000011 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                   26 is_ex_T2_value[          1]:                    2
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                   24, ex_co_IR: 40430522, ex_co_dest_reg_idx: 45
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                    0
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   8
          0th line :   6
          1th line :  33
          2th line :  10
          3th line :   3
          4th line :   4
          5th line :   6
          6th line :  40
          7th line :  41
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  38
          1th line :  42
          2th line :  45
          3th line :  46
          4th line :  47
          5th line :  43
          6th line :  44
          7th line :   1
          8th line :   6
          9th line :  33
         10th line :  10
         11th line :   3
         12th line :   4
         13th line :   6
         14th line :  40
         15th line :  41
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 35
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 37
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46494080805329960960 issue_next_npc=                                                                            590295810358705651712 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         73-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   52 if_id_IR: 40410405 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 2X0308436dfXf45ffff90000000000000030xx
id_di_NPC:                   48, id_di_IR: f45ffff9, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 4
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  69 T_new_in:                                                                                                      X CDB_tag_in:  38 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  37 rob_retire.T_new: 102 rob_retire.busy: 1 rob_free_rows_next:  7 rob_full: 0 tail:  2 head: 10
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           2,  busy = 1, halt = 0, branch : 1, T_new = 0000110 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 0101100 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 0101011 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0101011 T_old = 0101111 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 0100110 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 1101110 T_old = 1100111 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 1101101 T_old = 1100011 
ROB_Row =           9,  busy = 1, halt = 0, branch : 1, T_new = 1101010 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0100110 T_old = 0100101 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 0101001 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0101000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1000110 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 1000100 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000011 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                   44, ex_co_IR: 40860404, ex_co_dest_reg_idx: 38
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   28
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   7
          0th line :  33
          1th line :  10
          2th line :   3
          3th line :   4
          4th line :   6
          5th line :  40
          6th line :  41
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  38
          1th line :  42
          2th line :  45
          3th line :  46
          4th line :  47
          5th line :  43
          6th line :  44
          7th line :   1
          8th line :   6
          9th line :  33
         10th line :  10
         11th line :   3
         12th line :   4
         13th line :   6
         14th line :  40
         15th line :  41
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 35
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 37
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                  5558020283391177380331407280417019576956959263950747073893964032379830222716928 issue_next_valid_inst=10000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         74-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   56 if_id_IR: 00000555 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X000050edcX404104050000000000000034xx
id_di_NPC:                   52, id_di_IR: 40410405, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 5
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 106 rob_retire.busy: 1 rob_free_rows_next:  7 rob_full: 0 tail:  1 head:  9
ROB_Row =           0,  busy = 0, halt = 0, branch : 0, T_new = 1111111 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 1000101 
ROB_Row =           2,  busy = 1, halt = 0, branch : 1, T_new = 0000110 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 0101100 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 0101011 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0101011 T_old = 0101111 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 0100110 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 1101110 T_old = 1100111 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 1101101 T_old = 1100011 
ROB_Row =           9,  busy = 1, halt = 0, branch : 1, T_new = 1101010 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 0100101 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 0101001 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0101000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1000110 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 1000100 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000011 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                   28 is_ex_T2_value[          1]:                    2
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   7
          0th line :  10
          1th line :   3
          2th line :   4
          3th line :   6
          4th line :  40
          5th line :  41
          6th line :  37
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  42
          1th line :  45
          2th line :  46
          3th line :  47
          4th line :  43
          5th line :  44
          6th line :   1
          7th line :   6
          8th line :  33
          9th line :  10
         10th line :   3
         11th line :   4
         12th line :   6
         13th line :  40
         14th line :  41
         15th line :  37
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 35
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 38
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46494080816109985792 issue_next_npc=                                                                            664082786653543858228 issue_next_valid_inst=00011
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         75-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   60 if_id_IR: 00000000 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X000245408X000005550000000000000038xx
id_di_NPC:                   56, id_di_IR: 00000555, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 6
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:  47 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  99 rob_retire.T_new: 109 rob_retire.busy: 1 rob_free_rows_next:  8 rob_full: 0 tail:  0 head:  8
ROB_Row =           0,  busy = 1, halt = 1, branch : 0, T_new = 0001010 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 1000101 
ROB_Row =           2,  busy = 1, halt = 0, branch : 1, T_new = 0000110 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 0101100 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 0101011 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0101011 T_old = 0101111 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 0101111 T_old = 0100110 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 1101110 T_old = 1100111 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 1101101 T_old = 1100011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 1, T_new = 1101010 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 0100101 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 0101001 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0101000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1000110 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 1000100 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000011 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    0 is_ex_T2_value[          4]:                    0

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                   32, ex_co_IR: 40860404, ex_co_dest_reg_idx: 47
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   30
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   6
          0th line :   3
          1th line :   4
          2th line :   6
          3th line :  40
          4th line :  41
          5th line :  37
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  42
          1th line :  45
          2th line :  46
          3th line :  47
          4th line :  43
          5th line :  44
          6th line :   1
          7th line :   6
          8th line :  33
          9th line :  10
         10th line :   3
         11th line :   4
         12th line :   6
         13th line :  40
         14th line :  41
         15th line :  37
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 35
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 38
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=      58626303590400 issue_next_npc=                                                                           1033017668127734890496 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         76-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   64 if_id_IR: 00000000 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X0000bfc08X00000000000000000000003cxx
id_di_NPC:                   60, id_di_IR: 00000000, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 7
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:   6 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 103 rob_retire.T_new: 110 rob_retire.busy: 1 rob_free_rows_next:  9 rob_full: 0 tail:  0 head:  7
ROB_Row =           0,  busy = 1, halt = 1, branch : 0, T_new = 0001010 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 1000101 
ROB_Row =           2,  busy = 1, halt = 0, branch : 1, T_new = 0000110 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 0101100 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 0101011 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0101011 T_old = 0101111 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 1101111 T_old = 0100110 
ROB_Row =           7,  busy = 1, halt = 0, branch : 0, T_new = 1101110 T_old = 1100111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 1100011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 1, T_new = 1101010 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 0100101 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 0101001 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0101000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1000110 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 1000100 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000011 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    0 is_ex_T2_value[          0]:                   14
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                   30 is_ex_T2_value[          1]:                    2
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                   48, ex_co_IR: f45ffff9, ex_co_dest_reg_idx:  6
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   20
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   7
          0th line :   3
          1th line :   4
          2th line :   6
          3th line :  40
          4th line :  41
          5th line :  37
          6th line :  35
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  45
          1th line :  46
          2th line :  47
          3th line :  43
          4th line :  44
          5th line :   1
          6th line :   6
          7th line :  33
          8th line :  10
          9th line :   3
         10th line :   4
         11th line :   6
         12th line :  40
         13th line :  41
         14th line :  37
         15th line :  35
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 38
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 39
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46494080805329960960 issue_next_npc=                                                                            737869762948382064640 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         77-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   24 if_id_IR: 40430522 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X0000bfc08X000000000000000000000040xx
id_di_NPC:                   64, id_di_IR: 00000000, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  2 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 109 T_new_in:                                                                                                      X CDB_tag_in:  43 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  38 rob_retire.T_new: 111 rob_retire.busy: 1 rob_free_rows_next:  9 rob_full: 0 tail:  0 head:  6
ROB_Row =           0,  busy = 1, halt = 1, branch : 0, T_new = 0001010 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 1000101 
ROB_Row =           2,  busy = 1, halt = 0, branch : 1, T_new = 1000110 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 0101100 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 0101011 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 0101011 T_old = 0101111 
ROB_Row =           6,  busy = 1, halt = 0, branch : 0, T_new = 1101111 T_old = 0100110 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1100111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 1100011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 1, T_new = 1101010 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 0100101 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 0101001 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0101000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1000110 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 1000100 
ROB_Row =          15,  busy = 0, halt = 0, branch : 0, T_new = 1100011 T_old = 1000011 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                   52, ex_co_IR: 40410405, ex_co_dest_reg_idx: 33
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   14
          1th registers
ex_co_NPC:                   36, ex_co_IR: 40860404, ex_co_dest_reg_idx: 43
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   32
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   8
          0th line :   3
          1th line :   4
          2th line :   6
          3th line :  40
          4th line :  41
          5th line :  37
          6th line :  35
          7th line :  39
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  46
          1th line :  47
          2th line :  43
          3th line :  44
          4th line :   1
          5th line :   6
          6th line :  33
          7th line :  10
          8th line :   3
          9th line :   4
         10th line :   6
         11th line :  40
         12th line :  41
         13th line :  37
         14th line :  35
         15th line :  39
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 38
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 46
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         78-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   28 if_id_IR: 215f0064 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X080041edcX404305220000000000000018xx
id_di_NPC:                   24, id_di_IR: 40430522, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 6
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 110 T_new_in:                                                                                                      X CDB_tag_in:  10 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  47 rob_retire.T_new: 107 rob_retire.busy: 1 rob_free_rows_next:  9 rob_full: 0 tail: 15 head:  5
ROB_Row =           0,  busy = 1, halt = 1, branch : 0, T_new = 0001010 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 1000101 
ROB_Row =           2,  busy = 1, halt = 0, branch : 1, T_new = 1000110 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 0101100 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 0101011 
ROB_Row =           5,  busy = 1, halt = 0, branch : 0, T_new = 1101011 T_old = 0101111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0100110 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1100111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 1100011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 1, T_new = 1101010 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 0100101 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 0101001 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0101000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1000110 
ROB_Row =          14,  busy = 0, halt = 0, branch : 0, T_new = 1100111 T_old = 1000100 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 1101101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                   32 is_ex_T2_value[          1]:                    2
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                   52, ex_co_IR: 40410405, ex_co_dest_reg_idx: 33
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   14
          1th registers
ex_co_NPC:                   56, ex_co_IR: 00000555, ex_co_dest_reg_idx: 10
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   8
          0th line :   4
          1th line :   6
          2th line :  40
          3th line :  41
          4th line :  37
          5th line :  35
          6th line :  39
          7th line :  38
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  47
          1th line :  43
          2th line :  44
          3th line :   1
          4th line :   6
          5th line :  33
          6th line :  10
          7th line :   3
          8th line :   4
          9th line :   6
         10th line :  40
         11th line :  41
         12th line :  37
         13th line :  35
         14th line :  39
         15th line :  38
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 47
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 46
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46305504865365532672 issue_next_npc=                                                                            442721857769029238828 issue_next_valid_inst=00011
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         79-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   32 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 1X0100427ffX215f0064000000000000001cxx
id_di_NPC:                   28, id_di_IR: 215f0064, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  0 fu_name: 7
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:   1 T_new_in:                                                                                                      X CDB_tag_in:  44 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  43 rob_retire.T_new: 108 rob_retire.busy: 1 rob_free_rows_next:  9 rob_full: 0 tail: 14 head:  4
ROB_Row =           0,  busy = 1, halt = 1, branch : 0, T_new = 1001010 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 1000101 
ROB_Row =           2,  busy = 1, halt = 0, branch : 1, T_new = 1000110 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 0101100 
ROB_Row =           4,  busy = 1, halt = 0, branch : 0, T_new = 0101100 T_old = 0101011 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 0101111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0100110 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1100111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 1100011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 1, T_new = 1101010 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 0100101 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 0101001 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0101000 
ROB_Row =          13,  busy = 0, halt = 0, branch : 0, T_new = 1101000 T_old = 1000110 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0000100 T_old = 1101110 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 1101101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                   52, ex_co_IR: 40410405, ex_co_dest_reg_idx: 33
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   14
          1th registers
ex_co_NPC:                   40, ex_co_IR: 40860404, ex_co_dest_reg_idx: 44
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   34
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   8
          0th line :   6
          1th line :  40
          2th line :  41
          3th line :  37
          4th line :  35
          5th line :  39
          6th line :  38
          7th line :  47
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  43
          1th line :  44
          2th line :   1
          3th line :   6
          4th line :  33
          5th line :  10
          6th line :   3
          7th line :   4
          8th line :   6
          9th line :  40
         10th line :  41
         11th line :  37
         12th line :  35
         13th line :  39
         14th line :  38
         15th line :  47
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 47
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 46
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                         9527906273786276976974489008089509920768 issue_next_valid_inst=00100
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         80-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   36 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X00004301cX408604040000000000000020xx
id_di_NPC:                   32, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 0
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:   6 T_new_in:                                                                                                      X CDB_tag_in:  33 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  8 rob_full: 0 tail: 13 head:  3
ROB_Row =           0,  busy = 1, halt = 1, branch : 0, T_new = 1001010 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 0100001 T_old = 1000101 
ROB_Row =           2,  busy = 1, halt = 0, branch : 1, T_new = 1000110 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 0101100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 0101011 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 0101111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0100110 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1100111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 1100011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 1, T_new = 1101010 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 0100101 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 0101001 
ROB_Row =          12,  busy = 0, halt = 0, branch : 0, T_new = 1101001 T_old = 0101000 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0000110 T_old = 0000001 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0000100 T_old = 1101110 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 1101101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                   34 is_ex_T2_value[          0]:                    2
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    0 is_ex_T2_value[          1]:                    1
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                   52, ex_co_IR: 40410405, ex_co_dest_reg_idx: 33
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   14
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   8
          0th line :  40
          1th line :  41
          2th line :  37
          3th line :  35
          4th line :  39
          5th line :  38
          6th line :  47
          7th line :  43
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  44
          1th line :   1
          2th line :   6
          3th line :  33
          4th line :  10
          5th line :   3
          6th line :   4
          7th line :   6
          8th line :  40
          9th line :  41
         10th line :  37
         11th line :  35
         12th line :  39
         13th line :  38
         14th line :  47
         15th line :  43
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 47
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 46
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         81-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   40 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X00005406cX408604040000000000000024xx
id_di_NPC:                   36, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 1
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  40 T_new_in:                                                                                                      X CDB_tag_in:   3 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  7 rob_full: 0 tail: 12 head:  3
ROB_Row =           0,  busy = 1, halt = 1, branch : 0, T_new = 1001010 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 1100001 T_old = 1000101 
ROB_Row =           2,  busy = 1, halt = 0, branch : 1, T_new = 1000110 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 0101100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 0101011 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 0101111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0100110 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1100111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 1100011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 1, T_new = 1101010 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 0100101 
ROB_Row =          11,  busy = 0, halt = 0, branch : 0, T_new = 1100101 T_old = 0101001 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0000110 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0000110 T_old = 0000001 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0000100 T_old = 1101110 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 0000011 T_old = 1101101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    0 is_ex_T2_value[          2]:                    0
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                   44, ex_co_IR: 40860404, ex_co_dest_reg_idx:  1
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   36
          1th registers
ex_co_NPC:                   24, ex_co_IR: 40430522, ex_co_dest_reg_idx:  3
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result: 18446744073709551615
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   7
          0th line :  41
          1th line :  37
          2th line :  35
          3th line :  39
          4th line :  38
          5th line :  47
          6th line :  43
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  44
          1th line :   1
          2th line :   6
          3th line :  33
          4th line :  10
          5th line :   3
          6th line :   4
          7th line :   6
          8th line :  40
          9th line :  41
         10th line :  37
         11th line :  35
         12th line :  39
         13th line :  38
         14th line :  47
         15th line :  43
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 47
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 46
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         82-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   44 if_id_IR: 40860404 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X000054a8cX408604040000000000000028xx
id_di_NPC:                   40, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 2
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  41 T_new_in:                                                                                                      X CDB_tag_in:   4 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new: 127 rob_retire.busy: 0 rob_free_rows_next:  6 rob_full: 0 tail: 11 head:  3
ROB_Row =           0,  busy = 1, halt = 1, branch : 0, T_new = 1001010 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 1100001 T_old = 1000101 
ROB_Row =           2,  busy = 1, halt = 0, branch : 1, T_new = 1000110 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 0101100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 0101011 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 0101111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0100110 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1100111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 1100011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 1, T_new = 1101010 T_old = 1111111 
ROB_Row =          10,  busy = 0, halt = 0, branch : 0, T_new = 1100110 T_old = 0100101 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 0101000 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0000110 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0000110 T_old = 0000001 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 0000100 T_old = 1101110 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 1000011 T_old = 1101101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                   44, ex_co_IR: 40860404, ex_co_dest_reg_idx:  1
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   36
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                   28, ex_co_IR: 215f0064, ex_co_dest_reg_idx:  4
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                  100
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   6
          0th line :  37
          1th line :  35
          2th line :  39
          3th line :  38
          4th line :  47
          5th line :  43
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  44
          1th line :   1
          2th line :   6
          3th line :  33
          4th line :  10
          5th line :   3
          6th line :   4
          7th line :   6
          8th line :  40
          9th line :  41
         10th line :  37
         11th line :  35
         12th line :  39
         13th line :  38
         14th line :  47
         15th line :  43
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 47
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 46
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46494080805329960960 issue_next_npc=                                                                            590295810358705651712 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         83-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   48 if_id_IR: f45ffff9 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X000052a9cX40860404000000000000002cxx
id_di_NPC:                   44, id_di_IR: 40860404, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 3
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:   1 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  44 rob_retire.T_new:  65 rob_retire.busy: 1 rob_free_rows_next:  6 rob_full: 0 tail: 10 head:  3
ROB_Row =           0,  busy = 1, halt = 1, branch : 0, T_new = 1001010 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 1100001 T_old = 1000101 
ROB_Row =           2,  busy = 1, halt = 0, branch : 1, T_new = 1000110 T_old = 1111111 
ROB_Row =           3,  busy = 1, halt = 0, branch : 0, T_new = 0000001 T_old = 0101100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 0101011 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 0101111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0100110 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1100111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 1100011 
ROB_Row =           9,  busy = 0, halt = 0, branch : 1, T_new = 1101010 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 0101001 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 0101000 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0000110 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0000110 T_old = 0000001 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 1000100 T_old = 1101110 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 1000011 T_old = 1101101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                   44, ex_co_IR: 40860404, ex_co_dest_reg_idx:  1
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   36
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   5
          0th line :  35
          1th line :  39
          2th line :  38
          3th line :  47
          4th line :  43
          5th line :   x
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :  44
          1th line :   1
          2th line :   6
          3th line :  33
          4th line :  10
          5th line :   3
          6th line :   4
          7th line :   6
          8th line :  40
          9th line :  41
         10th line :  37
         11th line :  35
         12th line :  39
         13th line :  38
         14th line :  47
         15th line :  43
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 47
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 46
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=                   0 issue_next_npc=                                                                                                0 issue_next_valid_inst=00000
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         84-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   52 if_id_IR: 40410405 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 2X030851c3fXf45ffff90000000000000030xx
id_di_NPC:                   48, id_di_IR: f45ffff9, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 4
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in:  97 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new:  70 rob_retire.busy: 1 rob_free_rows_next:  6 rob_full: 0 tail:  9 head:  2
ROB_Row =           0,  busy = 1, halt = 1, branch : 0, T_new = 1001010 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 1100001 T_old = 1000101 
ROB_Row =           2,  busy = 1, halt = 0, branch : 1, T_new = 1000110 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 0101100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 0101011 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 0101111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0100110 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1100111 
ROB_Row =           8,  busy = 0, halt = 0, branch : 0, T_new = 1101101 T_old = 1100011 
ROB_Row =           9,  busy = 1, halt = 0, branch : 1, T_new = 0100011 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 0101001 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 0101000 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0000110 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0000110 T_old = 0000001 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 1000100 T_old = 1101110 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 1000011 T_old = 1101101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                   36 is_ex_T2_value[          1]:                    2
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   5
          0th line :  39
          1th line :  38
          2th line :  47
          3th line :  43
          4th line :  44
          5th line :   x
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   1
          1th line :   6
          2th line :  33
          3th line :  10
          4th line :   3
          5th line :   4
          6th line :   6
          7th line :  40
          8th line :  41
          9th line :  37
         10th line :  35
         11th line :  39
         12th line :  38
         13th line :  47
         14th line :  43
         15th line :  44
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 47
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 46
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg : 63
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46494080805329960960 issue_next_npc=                  5558020283391177380331407280417019576956959263950747073894628115166483766575104 issue_next_valid_inst=10010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         85-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   56 if_id_IR: 00000555 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X000053c3cX404104050000000000000034xx
id_di_NPC:                   52, id_di_IR: 40410405, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 5
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:   6 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old:  69 rob_retire.T_new:  97 rob_retire.busy: 1 rob_free_rows_next:  6 rob_full: 0 tail:  8 head:  1
ROB_Row =           0,  busy = 1, halt = 1, branch : 0, T_new = 1001010 T_old = 1111111 
ROB_Row =           1,  busy = 1, halt = 0, branch : 0, T_new = 1100001 T_old = 1000101 
ROB_Row =           2,  busy = 0, halt = 0, branch : 1, T_new = 1000110 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 0101100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 0101011 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 0101111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0100110 
ROB_Row =           7,  busy = 0, halt = 0, branch : 0, T_new = 1101110 T_old = 1100111 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 1100001 
ROB_Row =           9,  busy = 1, halt = 0, branch : 1, T_new = 0100011 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 0101001 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 0101000 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0000110 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 0000110 T_old = 0000001 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 1000100 T_old = 1101110 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 1000011 T_old = 1101101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                    x is_ex_T2_value[          1]:                    x
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                   32, ex_co_IR: 40860404, ex_co_dest_reg_idx:  6
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   38
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   4
          0th line :  38
          1th line :  47
          2th line :  43
          3th line :  44
          4th line :   x
          5th line :   x
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   1
          1th line :   6
          2th line :  33
          3th line :  10
          4th line :   3
          5th line :   4
          6th line :   6
          7th line :  40
          8th line :  41
          9th line :  37
         10th line :  35
         11th line :  39
         12th line :  38
         13th line :  47
         14th line :  43
         15th line :  44
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 47
Reg:          5, busy: 1, Phys Reg :  5
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 46
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg :  6
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=46299863114349281280 issue_next_npc=                                                                            959230691832896684032 issue_next_valid_inst=00010
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50

@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         86-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   60 if_id_IR: 00000000 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 1
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X000253408X000005550000000000000038xx
id_di_NPC:                   56, id_di_IR: 00000555, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00000 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 6
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in: 127 CAM_en: 0 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 127 rob_retire.T_new:  74 rob_retire.busy: 1 rob_free_rows_next:  7 rob_full: 0 tail:  7 head:  0
ROB_Row =           0,  busy = 1, halt = 1, branch : 0, T_new = 1001010 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000101 
ROB_Row =           2,  busy = 0, halt = 0, branch : 1, T_new = 1000110 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 0101100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 0101011 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 0101111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0100110 
ROB_Row =           7,  busy = 1, halt = 1, branch : 0, T_new = 0100110 T_old = 1111111 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 1100001 
ROB_Row =           9,  busy = 1, halt = 0, branch : 1, T_new = 0100011 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 0101001 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 0101000 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0000110 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 1000110 T_old = 0000001 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 1000100 T_old = 1101110 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 1000011 T_old = 1101101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 1 is_ex_T1_value[          1]:                   38 is_ex_T2_value[          1]:                    2
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]: 18446744073709551615 is_ex_T2_value[          4]:                    0

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 0

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   4
          0th line :  47
          1th line :  43
          2th line :  44
          3th line :   5
          4th line :   x
          5th line :   x
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   6
          1th line :  33
          2th line :  10
          3th line :   3
          4th line :   4
          5th line :   6
          6th line :  40
          7th line :  41
          8th line :  37
          9th line :  35
         10th line :  39
         11th line :  38
         12th line :  47
         13th line :  43
         14th line :  44
         15th line :   5
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 47
Reg:          5, busy: 1, Phys Reg : 33
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 46
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg :  6
------------------------------------------



@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@*@
issue_next_inst_opcode=               13650 issue_next_npc=                                                                                               56 issue_next_valid_inst=00001
@@@@@@@@@@@@@@@@@@  pipe_counter=                  50
@@@ Unified Memory contents hex on left, decimal on right: 
@@@
@@@ mem[    0] = 205f0005203f000e : 2332583154017042446
@@@ mem[    8] = 209f0002207f0001 : 2350597539645816833
@@@ mem[   16] = 4043052220df0002 : 4630550486005514242
@@@ mem[   24] = 40860404215f0064 : 4649408081092870244
@@@ mem[   32] = 4086040440860404 : 4649408081615520772
@@@ mem[   40] = f45ffff940860404 : 17609074514036392964
@@@ mem[   48] = 0000055540410405 : 5863708361733
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@@
@@                 18420 : System halted
@@
@@@ System halted on HALT instruction
@@@
@@
@@  88 cycles / 42 instrs = 3.146341 CPI
@@
@@  2610.00 ns total time to execute
@@


@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
------------------------------------------------------------------------------Cycle:         87-----------------------------------------------------------------------
Pipeline Assigns

if_id pipeline registers---------------------------------------------------
if_id_enable: 1 if_id_NPC:                   64 if_id_IR: 00000000 if_id_valid_inst: 1

 id_di pipeline registers---------------------------------------------
id_di_enable: 1, dispatch_no_hazard: 1, if_valid_inst_out : 0
id_di_rega:  x, id_di_regb:  x, id_di_inst_in: 0X0000bfc08X00000000000000000000003cxx
id_di_NPC:                   60, id_di_IR: 00000000, id_di_valid_inst: 1

 di_issue stage---------------------------------------------------------
issue_stall: 00010 dispatch_en: 1 branch_not_taken: 0 RS_enable: 1

 RESERVATION STATION INPUT WIRES---------------------------------------

 INST GOING INTO RS
		opa_select: 0 opb_select: 0 dest_reg_sel: 0 alu_func:  1 fu_name: 7
		rd_mem: 0 wr_mem: 0 ldl_mem: x stc_mem: x cond_branch: x uncond_branch: x halt: x cpuid: x illegal: x valid_inst: x
**********************************************************

------------------------ROB TABLE----------------------------

INPUTS
T_old_in: 127 T_new_in:                                                                                                      X CDB_tag_in:  35 CAM_en: 1 dispatch_en: 1 branch_not_taken: 0
OUTPUTS
rob_retire.T_old: 109 rob_retire.T_new:  67 rob_retire.busy: 1 rob_free_rows_next:  8 rob_full: 0 tail:  7 head: 15
ROB_Row =           0,  busy = 0, halt = 1, branch : 0, T_new = 1001010 T_old = 1111111 
ROB_Row =           1,  busy = 0, halt = 0, branch : 0, T_new = 1100001 T_old = 1000101 
ROB_Row =           2,  busy = 0, halt = 0, branch : 1, T_new = 1000110 T_old = 1111111 
ROB_Row =           3,  busy = 0, halt = 0, branch : 0, T_new = 1000001 T_old = 0101100 
ROB_Row =           4,  busy = 0, halt = 0, branch : 0, T_new = 1101100 T_old = 0101011 
ROB_Row =           5,  busy = 0, halt = 0, branch : 0, T_new = 1101011 T_old = 0101111 
ROB_Row =           6,  busy = 0, halt = 0, branch : 0, T_new = 1101111 T_old = 0100110 
ROB_Row =           7,  busy = 1, halt = 1, branch : 0, T_new = 0100110 T_old = 1111111 
ROB_Row =           8,  busy = 1, halt = 0, branch : 0, T_new = 0100111 T_old = 1100001 
ROB_Row =           9,  busy = 1, halt = 0, branch : 1, T_new = 0100011 T_old = 1111111 
ROB_Row =          10,  busy = 1, halt = 0, branch : 0, T_new = 0100101 T_old = 0101001 
ROB_Row =          11,  busy = 1, halt = 0, branch : 0, T_new = 0101001 T_old = 0101000 
ROB_Row =          12,  busy = 1, halt = 0, branch : 0, T_new = 0101000 T_old = 0000110 
ROB_Row =          13,  busy = 1, halt = 0, branch : 0, T_new = 1000110 T_old = 0000001 
ROB_Row =          14,  busy = 1, halt = 0, branch : 0, T_new = 1000100 T_old = 1101110 
ROB_Row =          15,  busy = 1, halt = 0, branch : 0, T_new = 1000011 T_old = 1101101 
*******************************************************************


 issue execute pipeline registers-----------------------------------------
is_ex_enable[          0]: 1 is_ex_T1_value[          0]:                    x is_ex_T2_value[          0]:                    x
is_ex_enable[          1]: 0 is_ex_T1_value[          1]: 18446744073709551615 is_ex_T2_value[          1]:                   14
is_ex_enable[          2]: 1 is_ex_T1_value[          2]:                    x is_ex_T2_value[          2]:                    x
is_ex_enable[          3]: 1 is_ex_T1_value[          3]:                    x is_ex_T2_value[          3]:                    x
is_ex_enable[          4]: 1 is_ex_T1_value[          4]:                    x is_ex_T2_value[          4]:                    x

 execute/complete state registers--------------------------------------
          0th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          1th registers
ex_co_NPC:                   36, ex_co_IR: 40860404, ex_co_dest_reg_idx: 40
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   40
          2th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          3th registers
ex_co_NPC:                    0, ex_co_IR: 00000000, ex_co_dest_reg_idx:  0
ex_co_wr_mem: 0, ex_co_halt: 1, ex_co_illegal: 0, ex_co_valid_inst: 0
ex_co_alu_result:                    x
          4th registers
ex_co_NPC:                   48, ex_co_IR: f45ffff9, ex_co_dest_reg_idx: 35
ex_co_wr_mem: 0, ex_co_halt: 0, ex_co_illegal: 0, ex_co_valid_inst: 1
ex_co_alu_result:                   20
Done and branch signals, ex_co_done: 0, ex_co_taken_branch: 1

----------------------------Freelist Table----------------------------

Free_list_size :          48, Free_list_tail :   4
          0th line :  47
          1th line :  43
          2th line :  44
          3th line :   5
          4th line :   x
          5th line :   x
          6th line :   x
          7th line :   x
          8th line :   x
          9th line :   x
         10th line :   x
         11th line :   x
         12th line :   x
         13th line :   x
         14th line :   x
         15th line :   x
         16th line :   x
         17th line :   x
/n-------------------Freelist Checkpoint Table-----------/n
Check_point_size :          48, Check_point_tail :  16
          0th line :   6
          1th line :  33
          2th line :  10
          3th line :   3
          4th line :   4
          5th line :   6
          6th line :  40
          7th line :  41
          8th line :  37
          9th line :  35
         10th line :  39
         11th line :  38
         12th line :  47
         13th line :  43
         14th line :  44
         15th line :   5
         16th line :   x
         17th line :   x
-----------Archtecture Map Table-----------
Reg:          0, busy: 1, Phys Reg :  0
Reg:          1, busy: 1, Phys Reg : 32
Reg:          2, busy: 1, Phys Reg : 45
Reg:          3, busy: 1, Phys Reg : 34
Reg:          4, busy: 1, Phys Reg : 47
Reg:          5, busy: 1, Phys Reg : 33
Reg:          6, busy: 1, Phys Reg : 36
Reg:          7, busy: 1, Phys Reg :  7
Reg:          8, busy: 1, Phys Reg :  8
Reg:          9, busy: 1, Phys Reg :  9
Reg:         10, busy: 1, Phys Reg : 46
Reg:         11, busy: 1, Phys Reg : 11
Reg:         12, busy: 1, Phys Reg : 12
Reg:         13, busy: 1, Phys Reg : 13
Reg:         14, busy: 1, Phys Reg : 14
Reg:         15, busy: 1, Phys Reg : 15
Reg:         16, busy: 1, Phys Reg : 16
Reg:         17, busy: 1, Phys Reg : 17
Reg:         18, busy: 1, Phys Reg : 18
Reg:         19, busy: 1, Phys Reg : 19
Reg:         20, busy: 1, Phys Reg : 20
Reg:         21, busy: 1, Phys Reg : 21
Reg:         22, busy: 1, Phys Reg : 22
Reg:         23, busy: 1, Phys Reg : 23
Reg:         24, busy: 1, Phys Reg : 24
Reg:         25, busy: 1, Phys Reg : 25
Reg:         26, busy: 1, Phys Reg : 26
Reg:         27, busy: 1, Phys Reg : 27
Reg:         28, busy: 1, Phys Reg : 28
Reg:         29, busy: 1, Phys Reg : 29
Reg:         30, busy: 1, Phys Reg : 30
Reg:         31, busy: 1, Phys Reg :  6
------------------------------------------



$finish called from file "../../testbench/pipeline_test.v", line 787.
$finish at simulation time                18610
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1861000 ps
CPU Time:      0.280 seconds;       Data structure size:   0.3Mb
Wed Apr 10 18:40:20 2019
