Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Tue Nov 21 16:19:01 2017
| Host         : LAPTOP-BEASOA6F running 64-bit major release  (build 9200)
| Command      : report_methodology -file decoder3_8_methodology_drc_routed.rpt -pb decoder3_8_methodology_drc_routed.pb -rpx decoder3_8_methodology_drc_routed.rpx
| Design       : decoder3_8
| Device       : xc7a100tcsg324-3
| Speed File   : -3
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

