

================================================================
== Vitis HLS Report for 'C_drain_IO_L3_out_serialize'
================================================================
* Date:           Sat Oct 15 12:53:12 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65547|    65547|  0.328 ms|  0.328 ms|  65547|  65547|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                              |                                                    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                           Instance                           |                       Module                       |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11_fu_54  |C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11  |    65540|    65540|  0.328 ms|  0.328 ms|  65540|  65540|       no|
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.65>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read" [src/kernel_kernel.cpp:1192]   --->   Operation 9 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %p_read_1, i32 6, i32 63" [src/kernel_kernel.cpp:1192]   --->   Operation 10 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i58 %trunc_ln" [src/kernel_kernel.cpp:1192]   --->   Operation 11 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%gmem_C_addr = getelementptr i512 %gmem_C, i64 %sext_ln1192" [src/kernel_kernel.cpp:1192]   --->   Operation 12 'getelementptr' 'gmem_C_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.65ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_C_addr, i32 32768" [src/kernel_kernel.cpp:1192]   --->   Operation 13 'writereq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty_1247 = wait i32 @_ssdm_op_Wait"   --->   Operation 14 'wait' 'empty_1247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln1192 = call void @C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11, i512 %gmem_C, i58 %trunc_ln, i256 %fifo_C_drain_C_drain_IO_L3_out_serialize1261" [src/kernel_kernel.cpp:1192]   --->   Operation 15 'call' 'call_ln1192' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln1192 = call void @C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11, i512 %gmem_C, i58 %trunc_ln, i256 %fifo_C_drain_C_drain_IO_L3_out_serialize1261" [src/kernel_kernel.cpp:1192]   --->   Operation 16 'call' 'call_ln1192' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 17 [5/5] (3.65ns)   --->   "%empty_1248 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [src/kernel_kernel.cpp:1205]   --->   Operation 17 'writeresp' 'empty_1248' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 18 [4/5] (3.65ns)   --->   "%empty_1248 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [src/kernel_kernel.cpp:1205]   --->   Operation 18 'writeresp' 'empty_1248' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 19 [3/5] (3.65ns)   --->   "%empty_1248 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [src/kernel_kernel.cpp:1205]   --->   Operation 19 'writeresp' 'empty_1248' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 20 [2/5] (3.65ns)   --->   "%empty_1248 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [src/kernel_kernel.cpp:1205]   --->   Operation 20 'writeresp' 'empty_1248' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L3_out_serialize1261, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_C, void @empty_19, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_24, void @empty_22, void @empty_47, i32 16, i32 16, i32 16, i32 16, void @empty_47, void @empty_47"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/5] (3.65ns)   --->   "%empty_1248 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_C_addr" [src/kernel_kernel.cpp:1205]   --->   Operation 23 'writeresp' 'empty_1248' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln1205 = ret" [src/kernel_kernel.cpp:1205]   --->   Operation 24 'ret' 'ret_ln1205' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifo_C_drain_C_drain_IO_L3_out_serialize1261]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1          (read         ) [ 000000000]
trunc_ln          (partselect   ) [ 001100000]
sext_ln1192       (sext         ) [ 000000000]
gmem_C_addr       (getelementptr) [ 001111111]
empty             (writereq     ) [ 000000000]
empty_1247        (wait         ) [ 000000000]
call_ln1192       (call         ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
empty_1248        (writeresp    ) [ 000000000]
ret_ln1205        (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_C"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_C_drain_IO_L3_out_serialize1261">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L3_out_serialize1261"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="p_read_1_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="64" slack="0"/>
<pin id="42" dir="0" index="1" bw="64" slack="0"/>
<pin id="43" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_writeresp_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="512" slack="0"/>
<pin id="49" dir="0" index="2" bw="17" slack="0"/>
<pin id="50" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/1 empty_1248/4 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="512" slack="0"/>
<pin id="57" dir="0" index="2" bw="58" slack="1"/>
<pin id="58" dir="0" index="3" bw="256" slack="0"/>
<pin id="59" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1192/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="trunc_ln_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="58" slack="0"/>
<pin id="65" dir="0" index="1" bw="64" slack="0"/>
<pin id="66" dir="0" index="2" bw="4" slack="0"/>
<pin id="67" dir="0" index="3" bw="7" slack="0"/>
<pin id="68" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="sext_ln1192_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="58" slack="0"/>
<pin id="75" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="gmem_C_addr_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="512" slack="0"/>
<pin id="79" dir="0" index="1" bw="58" slack="0"/>
<pin id="80" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_C_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1005" name="trunc_ln_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="58" slack="1"/>
<pin id="86" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="89" class="1005" name="gmem_C_addr_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="512" slack="3"/>
<pin id="91" dir="1" index="1" bw="512" slack="3"/>
</pin_list>
<bind>
<opset="gmem_C_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="16" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="53"><net_src comp="22" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="60"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="62"><net_src comp="4" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="70"><net_src comp="40" pin="2"/><net_sink comp="63" pin=1"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="63" pin=2"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="63" pin=3"/></net>

<net id="76"><net_src comp="63" pin="4"/><net_sink comp="73" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="73" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="83"><net_src comp="77" pin="2"/><net_sink comp="46" pin=1"/></net>

<net id="87"><net_src comp="63" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="92"><net_src comp="77" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="46" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_C | {1 2 3 4 5 6 7 8 }
 - Input state : 
	Port: C_drain_IO_L3_out_serialize : p_read | {1 }
	Port: C_drain_IO_L3_out_serialize : fifo_C_drain_C_drain_IO_L3_out_serialize1261 | {2 3 }
  - Chain level:
	State 1
		sext_ln1192 : 1
		gmem_C_addr : 2
		empty : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|
| Operation|                        Functional Unit                       |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|
|   call   | grp_C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11_fu_54 |   1105  |    36   |
|----------|--------------------------------------------------------------|---------|---------|
|   read   |                      p_read_1_read_fu_40                     |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|
| writeresp|                      grp_writeresp_fu_46                     |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|partselect|                        trunc_ln_fu_63                        |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|   sext   |                       sext_ln1192_fu_73                      |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|   Total  |                                                              |   1105  |    36   |
|----------|--------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|gmem_C_addr_reg_89|   512  |
|  trunc_ln_reg_84 |   58   |
+------------------+--------+
|       Total      |   570  |
+------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_46 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_46 |  p1  |   2  |  512 |  1024  ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |  1026  ||  0.774  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  1105  |   36   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   570  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1675  |   45   |
+-----------+--------+--------+--------+
