
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns -233.07

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns -0.39

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack -0.39

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dbg.dmcontrol_dmactive_ff.dffs.dout$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dbg.dbg_data0_reg.genblock_dff.dout[11]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dbg.dmcontrol_dmactive_ff.dffs.dout$_DFFE_PN0P_/CK (DFFR_X2)
     3   12.82    0.02    0.14    0.14 ^ dbg.dmcontrol_dmactive_ff.dffs.dout$_DFFE_PN0P_/Q (DFFR_X2)
                                         dbg.dmcontrol_dmactive_ff.dffs.dout (net)
                  0.02    0.00    0.14 ^ _116408_/B1 (OAI21_X4)
     1   45.10    0.02    0.04    0.18 v _116408_/ZN (OAI21_X4)
                                         _032672_ (net)
                  0.02    0.00    0.18 v _116409_/A (INV_X32)
   330  793.46    0.03    0.04    0.22 ^ _116409_/ZN (INV_X32)
                                         dbg.axi_arready_ff.dffs.rst_l (net)
                  0.16    0.13    0.34 ^ dbg.dbg_data0_reg.genblock_dff.dout[11]$_DFF_PN0_/RN (DFFR_X1)
                                  0.34   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dbg.dbg_data0_reg.genblock_dff.dout[11]$_DFF_PN0_/CK (DFFR_X1)
                          0.38    0.38   library removal time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                 -0.03   slack (VIOLATED)


Startpoint: lsu.lsu_i0_valid_dc3ff.dout$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dec.tlu.lsu_error_dc4ff.dout[34]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lsu.lsu_i0_valid_dc3ff.dout$_DFF_PN0_/CK (DFFR_X1)
     1    1.25    0.01    0.06    0.06 ^ lsu.lsu_i0_valid_dc3ff.dout$_DFF_PN0_/QN (DFFR_X1)
                                         dec.lsu_error_pkt_dc3[34] (net)
                  0.01    0.00    0.06 ^ dec.tlu.lsu_error_dc4ff.dout[34]$_DFF_PN0_/D (DFFR_X1)
                                  0.06   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dec.tlu.lsu_error_dc4ff.dout[34]$_DFF_PN0_/CK (DFFR_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.06   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: scan_mode (input port clocked by core_clock)
Endpoint: ifu.aln.q0ff.genblock_dff.dout[118]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.40    0.40 ^ input external delay
     1    3.95    0.00    0.00    0.40 ^ scan_mode (in)
                                         scan_mode (net)
                  0.00    0.00    0.40 ^ input727/A (BUF_X4)
     2   44.55    0.03    0.04    0.44 ^ input727/Z (BUF_X4)
                                         net744 (net)
                  0.03    0.00    0.44 ^ _116369_/A (INV_X16)
    18  149.47    0.01    0.01    0.45 v _116369_/ZN (INV_X16)
                                         _032637_ (net)
                  0.08    0.06    0.51 v clone14/B1 (AOI21_X4)
    31   96.73    0.12    0.16    0.68 ^ clone14/ZN (AOI21_X4)
                                         net14 (net)
                  0.12    0.01    0.68 ^ max_cap2018/A (BUF_X16)
    21   92.08    0.01    0.04    0.72 ^ max_cap2018/Z (BUF_X16)
                                         net2035 (net)
                  0.06    0.05    0.77 ^ max_cap2015/A (BUF_X16)
    25   88.19    0.01    0.03    0.80 ^ max_cap2015/Z (BUF_X16)
                                         net2032 (net)
                  0.04    0.03    0.83 ^ max_cap2014/A (BUF_X16)
    42  102.76    0.01    0.03    0.86 ^ max_cap2014/Z (BUF_X16)
                                         net2031 (net)
                  0.02    0.01    0.88 ^ max_cap2013/A (BUF_X16)
    24   78.30    0.01    0.03    0.91 ^ max_cap2013/Z (BUF_X16)
                                         net2030 (net)
                  0.02    0.01    0.92 ^ wire2010/A (BUF_X16)
    36  110.40    0.02    0.03    0.95 ^ wire2010/Z (BUF_X16)
                                         net2027 (net)
                  0.02    0.01    0.96 ^ wire2008/A (BUF_X16)
    39  108.96    0.01    0.03    0.99 ^ wire2008/Z (BUF_X16)
                                         net2025 (net)
                  0.02    0.01    1.01 ^ max_cap2007/A (BUF_X16)
    40  109.96    0.01    0.03    1.03 ^ max_cap2007/Z (BUF_X16)
                                         net2024 (net)
                  0.04    0.03    1.06 ^ max_cap2006/A (BUF_X16)
    44  103.93    0.02    0.04    1.10 ^ max_cap2006/Z (BUF_X16)
                                         net2023 (net)
                  0.02    0.00    1.10 ^ max_cap2005/A (BUF_X16)
    49  104.05    0.02    0.03    1.13 ^ max_cap2005/Z (BUF_X16)
                                         net2022 (net)
                  0.02    0.01    1.14 ^ ifu.aln.q0ff.genblock_dff.dout[118]$_DFF_PN0_/RN (DFFR_X1)
                                  1.14   data arrival time

                  0.00    2.00    2.00   clock core_clock (rise edge)
                          0.00    2.00   clock network delay (ideal)
                          0.00    2.00   clock reconvergence pessimism
                                  2.00 ^ ifu.aln.q0ff.genblock_dff.dout[118]$_DFF_PN0_/CK (DFFR_X1)
                          0.05    2.05   library recovery time
                                  2.05   data required time
-----------------------------------------------------------------------------
                                  2.05   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.91   slack (MET)


Startpoint: lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: exu.div_e1.miscf.dffs.dout[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_/CK (DFFR_X2)
     1    3.67    0.01    0.13    0.13 ^ lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_/Q (DFFR_X2)
                                         lsu.addr_in_pic_dc3 (net)
                  0.01    0.00    0.13 ^ _084310_/A (BUF_X4)
     7   25.68    0.02    0.03    0.16 ^ _084310_/Z (BUF_X4)
                                         _005354_ (net)
                  0.02    0.00    0.16 ^ _084311_/A (BUF_X4)
    10   34.21    0.02    0.04    0.20 ^ _084311_/Z (BUF_X4)
                                         _005355_ (net)
                  0.02    0.00    0.21 ^ _084312_/A (CLKBUF_X3)
    10   24.58    0.02    0.05    0.26 ^ _084312_/Z (CLKBUF_X3)
                                         _005356_ (net)
                  0.02    0.00    0.26 ^ _084313_/A (CLKBUF_X3)
    10   23.09    0.02    0.05    0.31 ^ _084313_/Z (CLKBUF_X3)
                                         _005357_ (net)
                  0.02    0.00    0.31 ^ _088006_/B2 (OAI21_X1)
     1    0.98    0.01    0.02    0.33 v _088006_/ZN (OAI21_X1)
                                         _008840_ (net)
                  0.01    0.00    0.33 v _088007_/B (MUX2_X1)
     1    1.31    0.01    0.06    0.39 v _088007_/Z (MUX2_X1)
                                         _008841_ (net)
                  0.01    0.00    0.39 v _088009_/B (MUX2_X1)
     1    2.76    0.01    0.06    0.45 v _088009_/Z (MUX2_X1)
                                         _008843_ (net)
                  0.01    0.00    0.45 v _088010_/B (MUX2_X1)
     1    3.79    0.01    0.06    0.51 v _088010_/Z (MUX2_X1)
                                         _008844_ (net)
                  0.01    0.00    0.51 v _088011_/B1 (OAI21_X2)
     2   10.12    0.03    0.05    0.56 ^ _088011_/ZN (OAI21_X2)
                                         _008845_ (net)
                  0.03    0.00    0.56 ^ _088012_/A2 (AND2_X4)
     5   39.56    0.02    0.05    0.60 ^ _088012_/ZN (AND2_X4)
                                         _008846_ (net)
                  0.02    0.00    0.61 ^ _088015_/B (MUX2_X2)
     2   10.90    0.02    0.05    0.65 ^ _088015_/Z (MUX2_X2)
                                         _082347_ (net)
                  0.02    0.00    0.66 ^ _158643_/A (HA_X1)
     2    5.51    0.02    0.04    0.70 ^ _158643_/CO (HA_X1)
                                         _079577_ (net)
                  0.02    0.00    0.70 ^ _157600_/B (FA_X1)
     2    6.33    0.02    0.06    0.76 ^ _157600_/CO (FA_X1)
                                         _079578_ (net)
                  0.02    0.00    0.76 ^ _088024_/B (XOR2_X2)
     5   20.43    0.06    0.09    0.85 ^ _088024_/Z (XOR2_X2)
                                         lsu.bus_intf.lsu_addr_dc1[2] (net)
                  0.06    0.00    0.85 ^ _088025_/B (XNOR2_X2)
     3   10.00    0.03    0.05    0.91 ^ _088025_/ZN (XNOR2_X2)
                                         _008851_ (net)
                  0.03    0.00    0.91 ^ _106032_/A (INV_X1)
     3    4.70    0.01    0.02    0.93 v _106032_/ZN (INV_X1)
                                         lsu.bus_intf.bus_buffer.ldst_dual_dc1 (net)
                  0.01    0.00    0.93 v _106060_/A3 (OR3_X2)
     1   11.48    0.02    0.09    1.01 v _106060_/ZN (OR3_X2)
                                         _075185_ (net)
                  0.02    0.00    1.01 v _156472_/B (FA_X1)
     1    3.77    0.02    0.10    1.12 v _156472_/S (FA_X1)
                                         _075188_ (net)
                  0.02    0.00    1.12 v _156475_/A (FA_X1)
     1    1.98    0.01    0.12    1.23 ^ _156475_/S (FA_X1)
                                         _075199_ (net)
                  0.01    0.00    1.23 ^ _106976_/A (INV_X1)
     1    3.93    0.01    0.01    1.24 v _106976_/ZN (INV_X1)
                                         _075200_ (net)
                  0.01    0.00    1.24 v _156476_/A (FA_X1)
     1    3.17    0.02    0.10    1.34 v _156476_/S (FA_X1)
                                         _075204_ (net)
                  0.02    0.00    1.34 v _158017_/A (HA_X1)
     2    4.43    0.01    0.04    1.38 v _158017_/CO (HA_X1)
                                         _075205_ (net)
                  0.01    0.00    1.38 v _156477_/CI (FA_X1)
     1    4.64    0.02    0.07    1.45 v _156477_/CO (FA_X1)
                                         _075206_ (net)
                  0.02    0.00    1.45 v _088131_/B (XOR2_X2)
     1    3.29    0.02    0.06    1.51 v _088131_/Z (XOR2_X2)
                                         _008953_ (net)
                  0.02    0.00    1.51 v _088132_/A3 (NAND3_X2)
     1    6.42    0.02    0.03    1.54 ^ _088132_/ZN (NAND3_X2)
                                         _008954_ (net)
                  0.02    0.00    1.54 ^ _088138_/A1 (NAND2_X4)
     3   32.23    0.01    0.02    1.56 v _088138_/ZN (NAND2_X4)
                                         _008960_ (net)
                  0.02    0.02    1.58 v _088199_/A1 (NOR3_X1)
     1    1.82    0.03    0.04    1.62 ^ _088199_/ZN (NOR3_X1)
                                         _009021_ (net)
                  0.03    0.00    1.62 ^ _088200_/B2 (OAI21_X1)
     1    1.74    0.01    0.02    1.64 v _088200_/ZN (OAI21_X1)
                                         _009022_ (net)
                  0.01    0.00    1.64 v _088201_/A2 (NAND2_X1)
     2    2.85    0.01    0.02    1.66 ^ _088201_/ZN (NAND2_X1)
                                         _009023_ (net)
                  0.01    0.00    1.66 ^ _088458_/A2 (NAND4_X1)
     1    3.14    0.03    0.03    1.70 v _088458_/ZN (NAND4_X1)
                                         _009280_ (net)
                  0.03    0.00    1.70 v _089059_/A (AOI211_X2)
     1    6.22    0.05    0.08    1.78 ^ _089059_/ZN (AOI211_X2)
                                         _009881_ (net)
                  0.05    0.00    1.78 ^ _089101_/A1 (NAND2_X4)
     8   42.93    0.03    0.04    1.82 v _089101_/ZN (NAND2_X4)
                                         _009923_ (net)
                  0.03    0.01    1.83 v _089102_/A (INV_X2)
     5   17.23    0.02    0.04    1.87 ^ _089102_/ZN (INV_X2)
                                         _009924_ (net)
                  0.02    0.00    1.87 ^ _089251_/A1 (NAND2_X2)
     2   13.90    0.02    0.03    1.90 v _089251_/ZN (NAND2_X2)
                                         _010072_ (net)
                  0.02    0.00    1.90 v _089252_/A (INV_X8)
     7   46.89    0.01    0.02    1.92 ^ _089252_/ZN (INV_X8)
                                         dec.decode.N388 (net)
                  0.02    0.02    1.94 ^ _110421_/A2 (AND4_X1)
     1    1.89    0.01    0.06    2.00 ^ _110421_/ZN (AND4_X1)
                                         _027620_ (net)
                  0.01    0.00    2.00 ^ _110422_/A3 (NAND3_X1)
     1    1.11    0.01    0.02    2.02 v _110422_/ZN (NAND3_X1)
                                         _027621_ (net)
                  0.01    0.00    2.02 v _110424_/A3 (OR4_X1)
     1    1.01    0.02    0.11    2.13 v _110424_/ZN (OR4_X1)
                                         _027623_ (net)
                  0.02    0.00    2.13 v _110425_/A4 (OR4_X1)
     1    1.71    0.02    0.12    2.24 v _110425_/ZN (OR4_X1)
                                         _027624_ (net)
                  0.02    0.00    2.24 v _110426_/A4 (NOR4_X1)
     1    1.82    0.04    0.08    2.33 ^ _110426_/ZN (NOR4_X1)
                                         _027625_ (net)
                  0.04    0.00    2.33 ^ _110427_/B1 (AOI21_X1)
     1    1.15    0.01    0.02    2.34 v _110427_/ZN (AOI21_X1)
                                         _002565_ (net)
                  0.01    0.00    2.34 v exu.div_e1.miscf.dffs.dout[1]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.34   data arrival time

                  0.00    2.00    2.00   clock core_clock (rise edge)
                          0.00    2.00   clock network delay (ideal)
                          0.00    2.00   clock reconvergence pessimism
                                  2.00 ^ exu.div_e1.miscf.dffs.dout[1]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    1.96   library setup time
                                  1.96   data required time
-----------------------------------------------------------------------------
                                  1.96   data required time
                                 -2.34   data arrival time
-----------------------------------------------------------------------------
                                 -0.39   slack (VIOLATED)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: scan_mode (input port clocked by core_clock)
Endpoint: ifu.aln.q0ff.genblock_dff.dout[118]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.40    0.40 ^ input external delay
     1    3.95    0.00    0.00    0.40 ^ scan_mode (in)
                                         scan_mode (net)
                  0.00    0.00    0.40 ^ input727/A (BUF_X4)
     2   44.55    0.03    0.04    0.44 ^ input727/Z (BUF_X4)
                                         net744 (net)
                  0.03    0.00    0.44 ^ _116369_/A (INV_X16)
    18  149.47    0.01    0.01    0.45 v _116369_/ZN (INV_X16)
                                         _032637_ (net)
                  0.08    0.06    0.51 v clone14/B1 (AOI21_X4)
    31   96.73    0.12    0.16    0.68 ^ clone14/ZN (AOI21_X4)
                                         net14 (net)
                  0.12    0.01    0.68 ^ max_cap2018/A (BUF_X16)
    21   92.08    0.01    0.04    0.72 ^ max_cap2018/Z (BUF_X16)
                                         net2035 (net)
                  0.06    0.05    0.77 ^ max_cap2015/A (BUF_X16)
    25   88.19    0.01    0.03    0.80 ^ max_cap2015/Z (BUF_X16)
                                         net2032 (net)
                  0.04    0.03    0.83 ^ max_cap2014/A (BUF_X16)
    42  102.76    0.01    0.03    0.86 ^ max_cap2014/Z (BUF_X16)
                                         net2031 (net)
                  0.02    0.01    0.88 ^ max_cap2013/A (BUF_X16)
    24   78.30    0.01    0.03    0.91 ^ max_cap2013/Z (BUF_X16)
                                         net2030 (net)
                  0.02    0.01    0.92 ^ wire2010/A (BUF_X16)
    36  110.40    0.02    0.03    0.95 ^ wire2010/Z (BUF_X16)
                                         net2027 (net)
                  0.02    0.01    0.96 ^ wire2008/A (BUF_X16)
    39  108.96    0.01    0.03    0.99 ^ wire2008/Z (BUF_X16)
                                         net2025 (net)
                  0.02    0.01    1.01 ^ max_cap2007/A (BUF_X16)
    40  109.96    0.01    0.03    1.03 ^ max_cap2007/Z (BUF_X16)
                                         net2024 (net)
                  0.04    0.03    1.06 ^ max_cap2006/A (BUF_X16)
    44  103.93    0.02    0.04    1.10 ^ max_cap2006/Z (BUF_X16)
                                         net2023 (net)
                  0.02    0.00    1.10 ^ max_cap2005/A (BUF_X16)
    49  104.05    0.02    0.03    1.13 ^ max_cap2005/Z (BUF_X16)
                                         net2022 (net)
                  0.02    0.01    1.14 ^ ifu.aln.q0ff.genblock_dff.dout[118]$_DFF_PN0_/RN (DFFR_X1)
                                  1.14   data arrival time

                  0.00    2.00    2.00   clock core_clock (rise edge)
                          0.00    2.00   clock network delay (ideal)
                          0.00    2.00   clock reconvergence pessimism
                                  2.00 ^ ifu.aln.q0ff.genblock_dff.dout[118]$_DFF_PN0_/CK (DFFR_X1)
                          0.05    2.05   library recovery time
                                  2.05   data required time
-----------------------------------------------------------------------------
                                  2.05   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.91   slack (MET)


Startpoint: lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: exu.div_e1.miscf.dffs.dout[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_/CK (DFFR_X2)
     1    3.67    0.01    0.13    0.13 ^ lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_/Q (DFFR_X2)
                                         lsu.addr_in_pic_dc3 (net)
                  0.01    0.00    0.13 ^ _084310_/A (BUF_X4)
     7   25.68    0.02    0.03    0.16 ^ _084310_/Z (BUF_X4)
                                         _005354_ (net)
                  0.02    0.00    0.16 ^ _084311_/A (BUF_X4)
    10   34.21    0.02    0.04    0.20 ^ _084311_/Z (BUF_X4)
                                         _005355_ (net)
                  0.02    0.00    0.21 ^ _084312_/A (CLKBUF_X3)
    10   24.58    0.02    0.05    0.26 ^ _084312_/Z (CLKBUF_X3)
                                         _005356_ (net)
                  0.02    0.00    0.26 ^ _084313_/A (CLKBUF_X3)
    10   23.09    0.02    0.05    0.31 ^ _084313_/Z (CLKBUF_X3)
                                         _005357_ (net)
                  0.02    0.00    0.31 ^ _088006_/B2 (OAI21_X1)
     1    0.98    0.01    0.02    0.33 v _088006_/ZN (OAI21_X1)
                                         _008840_ (net)
                  0.01    0.00    0.33 v _088007_/B (MUX2_X1)
     1    1.31    0.01    0.06    0.39 v _088007_/Z (MUX2_X1)
                                         _008841_ (net)
                  0.01    0.00    0.39 v _088009_/B (MUX2_X1)
     1    2.76    0.01    0.06    0.45 v _088009_/Z (MUX2_X1)
                                         _008843_ (net)
                  0.01    0.00    0.45 v _088010_/B (MUX2_X1)
     1    3.79    0.01    0.06    0.51 v _088010_/Z (MUX2_X1)
                                         _008844_ (net)
                  0.01    0.00    0.51 v _088011_/B1 (OAI21_X2)
     2   10.12    0.03    0.05    0.56 ^ _088011_/ZN (OAI21_X2)
                                         _008845_ (net)
                  0.03    0.00    0.56 ^ _088012_/A2 (AND2_X4)
     5   39.56    0.02    0.05    0.60 ^ _088012_/ZN (AND2_X4)
                                         _008846_ (net)
                  0.02    0.00    0.61 ^ _088015_/B (MUX2_X2)
     2   10.90    0.02    0.05    0.65 ^ _088015_/Z (MUX2_X2)
                                         _082347_ (net)
                  0.02    0.00    0.66 ^ _158643_/A (HA_X1)
     2    5.51    0.02    0.04    0.70 ^ _158643_/CO (HA_X1)
                                         _079577_ (net)
                  0.02    0.00    0.70 ^ _157600_/B (FA_X1)
     2    6.33    0.02    0.06    0.76 ^ _157600_/CO (FA_X1)
                                         _079578_ (net)
                  0.02    0.00    0.76 ^ _088024_/B (XOR2_X2)
     5   20.43    0.06    0.09    0.85 ^ _088024_/Z (XOR2_X2)
                                         lsu.bus_intf.lsu_addr_dc1[2] (net)
                  0.06    0.00    0.85 ^ _088025_/B (XNOR2_X2)
     3   10.00    0.03    0.05    0.91 ^ _088025_/ZN (XNOR2_X2)
                                         _008851_ (net)
                  0.03    0.00    0.91 ^ _106032_/A (INV_X1)
     3    4.70    0.01    0.02    0.93 v _106032_/ZN (INV_X1)
                                         lsu.bus_intf.bus_buffer.ldst_dual_dc1 (net)
                  0.01    0.00    0.93 v _106060_/A3 (OR3_X2)
     1   11.48    0.02    0.09    1.01 v _106060_/ZN (OR3_X2)
                                         _075185_ (net)
                  0.02    0.00    1.01 v _156472_/B (FA_X1)
     1    3.77    0.02    0.10    1.12 v _156472_/S (FA_X1)
                                         _075188_ (net)
                  0.02    0.00    1.12 v _156475_/A (FA_X1)
     1    1.98    0.01    0.12    1.23 ^ _156475_/S (FA_X1)
                                         _075199_ (net)
                  0.01    0.00    1.23 ^ _106976_/A (INV_X1)
     1    3.93    0.01    0.01    1.24 v _106976_/ZN (INV_X1)
                                         _075200_ (net)
                  0.01    0.00    1.24 v _156476_/A (FA_X1)
     1    3.17    0.02    0.10    1.34 v _156476_/S (FA_X1)
                                         _075204_ (net)
                  0.02    0.00    1.34 v _158017_/A (HA_X1)
     2    4.43    0.01    0.04    1.38 v _158017_/CO (HA_X1)
                                         _075205_ (net)
                  0.01    0.00    1.38 v _156477_/CI (FA_X1)
     1    4.64    0.02    0.07    1.45 v _156477_/CO (FA_X1)
                                         _075206_ (net)
                  0.02    0.00    1.45 v _088131_/B (XOR2_X2)
     1    3.29    0.02    0.06    1.51 v _088131_/Z (XOR2_X2)
                                         _008953_ (net)
                  0.02    0.00    1.51 v _088132_/A3 (NAND3_X2)
     1    6.42    0.02    0.03    1.54 ^ _088132_/ZN (NAND3_X2)
                                         _008954_ (net)
                  0.02    0.00    1.54 ^ _088138_/A1 (NAND2_X4)
     3   32.23    0.01    0.02    1.56 v _088138_/ZN (NAND2_X4)
                                         _008960_ (net)
                  0.02    0.02    1.58 v _088199_/A1 (NOR3_X1)
     1    1.82    0.03    0.04    1.62 ^ _088199_/ZN (NOR3_X1)
                                         _009021_ (net)
                  0.03    0.00    1.62 ^ _088200_/B2 (OAI21_X1)
     1    1.74    0.01    0.02    1.64 v _088200_/ZN (OAI21_X1)
                                         _009022_ (net)
                  0.01    0.00    1.64 v _088201_/A2 (NAND2_X1)
     2    2.85    0.01    0.02    1.66 ^ _088201_/ZN (NAND2_X1)
                                         _009023_ (net)
                  0.01    0.00    1.66 ^ _088458_/A2 (NAND4_X1)
     1    3.14    0.03    0.03    1.70 v _088458_/ZN (NAND4_X1)
                                         _009280_ (net)
                  0.03    0.00    1.70 v _089059_/A (AOI211_X2)
     1    6.22    0.05    0.08    1.78 ^ _089059_/ZN (AOI211_X2)
                                         _009881_ (net)
                  0.05    0.00    1.78 ^ _089101_/A1 (NAND2_X4)
     8   42.93    0.03    0.04    1.82 v _089101_/ZN (NAND2_X4)
                                         _009923_ (net)
                  0.03    0.01    1.83 v _089102_/A (INV_X2)
     5   17.23    0.02    0.04    1.87 ^ _089102_/ZN (INV_X2)
                                         _009924_ (net)
                  0.02    0.00    1.87 ^ _089251_/A1 (NAND2_X2)
     2   13.90    0.02    0.03    1.90 v _089251_/ZN (NAND2_X2)
                                         _010072_ (net)
                  0.02    0.00    1.90 v _089252_/A (INV_X8)
     7   46.89    0.01    0.02    1.92 ^ _089252_/ZN (INV_X8)
                                         dec.decode.N388 (net)
                  0.02    0.02    1.94 ^ _110421_/A2 (AND4_X1)
     1    1.89    0.01    0.06    2.00 ^ _110421_/ZN (AND4_X1)
                                         _027620_ (net)
                  0.01    0.00    2.00 ^ _110422_/A3 (NAND3_X1)
     1    1.11    0.01    0.02    2.02 v _110422_/ZN (NAND3_X1)
                                         _027621_ (net)
                  0.01    0.00    2.02 v _110424_/A3 (OR4_X1)
     1    1.01    0.02    0.11    2.13 v _110424_/ZN (OR4_X1)
                                         _027623_ (net)
                  0.02    0.00    2.13 v _110425_/A4 (OR4_X1)
     1    1.71    0.02    0.12    2.24 v _110425_/ZN (OR4_X1)
                                         _027624_ (net)
                  0.02    0.00    2.24 v _110426_/A4 (NOR4_X1)
     1    1.82    0.04    0.08    2.33 ^ _110426_/ZN (NOR4_X1)
                                         _027625_ (net)
                  0.04    0.00    2.33 ^ _110427_/B1 (AOI21_X1)
     1    1.15    0.01    0.02    2.34 v _110427_/ZN (AOI21_X1)
                                         _002565_ (net)
                  0.01    0.00    2.34 v exu.div_e1.miscf.dffs.dout[1]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.34   data arrival time

                  0.00    2.00    2.00   clock core_clock (rise edge)
                          0.00    2.00   clock network delay (ideal)
                          0.00    2.00   clock reconvergence pessimism
                                  2.00 ^ exu.div_e1.miscf.dffs.dout[1]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    1.96   library setup time
                                  1.96   data required time
-----------------------------------------------------------------------------
                                  1.96   data required time
                                 -2.34   data arrival time
-----------------------------------------------------------------------------
                                 -0.39   slack (VIOLATED)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
clone355/ZN                           101.01  115.28  -14.27 (VIOLATED)
clone10/ZN                            101.01  112.61  -11.60 (VIOLATED)
clone3/ZN                             101.01  101.39   -0.38 (VIOLATED)


==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.05715847387909889

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2879

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
-14.267450332641602

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
101.01300048828125

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1412

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 914

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 203

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dbg.dmcontrolff.dffs.dout[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ifu.aln.q0ff.genblock_dff.dout[118]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dbg.dmcontrolff.dffs.dout[0]$_DFFE_PN0P_/CK (DFFR_X2)
   0.12    0.12 v dbg.dmcontrolff.dffs.dout[0]$_DFFE_PN0P_/Q (DFFR_X2)
   0.22    0.35 ^ clone14/ZN (AOI21_X4)
   0.04    0.39 ^ max_cap2018/Z (BUF_X16)
   0.08    0.47 ^ max_cap2015/Z (BUF_X16)
   0.06    0.53 ^ max_cap2014/Z (BUF_X16)
   0.04    0.57 ^ max_cap2013/Z (BUF_X16)
   0.04    0.62 ^ wire2010/Z (BUF_X16)
   0.04    0.66 ^ wire2008/Z (BUF_X16)
   0.04    0.70 ^ max_cap2007/Z (BUF_X16)
   0.06    0.77 ^ max_cap2006/Z (BUF_X16)
   0.04    0.80 ^ max_cap2005/Z (BUF_X16)
   0.01    0.81 ^ ifu.aln.q0ff.genblock_dff.dout[118]$_DFF_PN0_/RN (DFFR_X1)
           0.81   data arrival time

   2.00    2.00   clock core_clock (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
           2.00 ^ ifu.aln.q0ff.genblock_dff.dout[118]$_DFF_PN0_/CK (DFFR_X1)
   0.05    2.05   library recovery time
           2.05   data required time
---------------------------------------------------------
           2.05   data required time
          -0.81   data arrival time
---------------------------------------------------------
           1.24   slack (MET)


Startpoint: lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: exu.div_e1.miscf.dffs.dout[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_/CK (DFFR_X2)
   0.13    0.13 ^ lsu.lsu_lsc_ctl.addr_in_pic_dc3ff.dout$_DFF_PN0_/Q (DFFR_X2)
   0.03    0.16 ^ _084310_/Z (BUF_X4)
   0.04    0.20 ^ _084311_/Z (BUF_X4)
   0.05    0.26 ^ _084312_/Z (CLKBUF_X3)
   0.05    0.31 ^ _084313_/Z (CLKBUF_X3)
   0.02    0.33 v _088006_/ZN (OAI21_X1)
   0.06    0.39 v _088007_/Z (MUX2_X1)
   0.06    0.45 v _088009_/Z (MUX2_X1)
   0.06    0.51 v _088010_/Z (MUX2_X1)
   0.05    0.56 ^ _088011_/ZN (OAI21_X2)
   0.05    0.60 ^ _088012_/ZN (AND2_X4)
   0.05    0.65 ^ _088015_/Z (MUX2_X2)
   0.04    0.70 ^ _158643_/CO (HA_X1)
   0.06    0.76 ^ _157600_/CO (FA_X1)
   0.09    0.85 ^ _088024_/Z (XOR2_X2)
   0.06    0.91 ^ _088025_/ZN (XNOR2_X2)
   0.02    0.93 v _106032_/ZN (INV_X1)
   0.09    1.01 v _106060_/ZN (OR3_X2)
   0.10    1.12 v _156472_/S (FA_X1)
   0.12    1.23 ^ _156475_/S (FA_X1)
   0.01    1.24 v _106976_/ZN (INV_X1)
   0.10    1.34 v _156476_/S (FA_X1)
   0.04    1.38 v _158017_/CO (HA_X1)
   0.07    1.45 v _156477_/CO (FA_X1)
   0.06    1.51 v _088131_/Z (XOR2_X2)
   0.03    1.54 ^ _088132_/ZN (NAND3_X2)
   0.02    1.56 v _088138_/ZN (NAND2_X4)
   0.06    1.62 ^ _088199_/ZN (NOR3_X1)
   0.02    1.64 v _088200_/ZN (OAI21_X1)
   0.02    1.66 ^ _088201_/ZN (NAND2_X1)
   0.03    1.70 v _088458_/ZN (NAND4_X1)
   0.08    1.78 ^ _089059_/ZN (AOI211_X2)
   0.04    1.82 v _089101_/ZN (NAND2_X4)
   0.05    1.87 ^ _089102_/ZN (INV_X2)
   0.03    1.90 v _089251_/ZN (NAND2_X2)
   0.02    1.92 ^ _089252_/ZN (INV_X8)
   0.07    2.00 ^ _110421_/ZN (AND4_X1)
   0.02    2.02 v _110422_/ZN (NAND3_X1)
   0.11    2.13 v _110424_/ZN (OR4_X1)
   0.12    2.24 v _110425_/ZN (OR4_X1)
   0.08    2.33 ^ _110426_/ZN (NOR4_X1)
   0.02    2.34 v _110427_/ZN (AOI21_X1)
   0.00    2.34 v exu.div_e1.miscf.dffs.dout[1]$_DFFE_PN0P_/D (DFFR_X1)
           2.34   data arrival time

   2.00    2.00   clock core_clock (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
           2.00 ^ exu.div_e1.miscf.dffs.dout[1]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    1.96   library setup time
           1.96   data required time
---------------------------------------------------------
           1.96   data required time
          -2.34   data arrival time
---------------------------------------------------------
          -0.39   slack (VIOLATED)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dbg.dmcontrol_dmactive_ff.dffs.dout$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dbg.dbg_data0_reg.genblock_dff.dout[11]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dbg.dmcontrol_dmactive_ff.dffs.dout$_DFFE_PN0P_/CK (DFFR_X2)
   0.14    0.14 ^ dbg.dmcontrol_dmactive_ff.dffs.dout$_DFFE_PN0P_/Q (DFFR_X2)
   0.04    0.18 v _116408_/ZN (OAI21_X4)
   0.04    0.22 ^ _116409_/ZN (INV_X32)
   0.13    0.34 ^ dbg.dbg_data0_reg.genblock_dff.dout[11]$_DFF_PN0_/RN (DFFR_X1)
           0.34   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dbg.dbg_data0_reg.genblock_dff.dout[11]$_DFF_PN0_/CK (DFFR_X1)
   0.38    0.38   library removal time
           0.38   data required time
---------------------------------------------------------
           0.38   data required time
          -0.34   data arrival time
---------------------------------------------------------
          -0.03   slack (VIOLATED)


Startpoint: lsu.lsu_i0_valid_dc3ff.dout$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dec.tlu.lsu_error_dc4ff.dout[34]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ lsu.lsu_i0_valid_dc3ff.dout$_DFF_PN0_/CK (DFFR_X1)
   0.06    0.06 ^ lsu.lsu_i0_valid_dc3ff.dout$_DFF_PN0_/QN (DFFR_X1)
   0.00    0.06 ^ dec.tlu.lsu_error_dc4ff.dout[34]$_DFF_PN0_/D (DFFR_X1)
           0.06   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dec.tlu.lsu_error_dc4ff.dout[34]$_DFF_PN0_/CK (DFFR_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.06   data arrival time
---------------------------------------------------------
           0.06   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
2.3448

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
-0.3873

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
-16.517400

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.23e-02   2.06e-03   1.04e-03   4.53e-02  51.7%
Combinational          1.76e-02   2.13e-02   3.59e-03   4.24e-02  48.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.98e-02   2.33e-02   4.63e-03   8.78e-02 100.0%
                          68.2%      26.6%       5.3%
