<!DOCTYPE html>
<html>
  <head>
    <title>Michael Jiayuan He</title>

    <style>
      BODY {margin: auto; width: 60em}
    </style>
  </head>
  <body bgcolor=white>

    <h1>Michael Jiayuan He</h1>
 	<p> <a href="CV.pdf"> CV </a></p>
    <img src="michael.jpg" height="160" width="120">
    <p>
      PhD Student<br>
      <a href="https://www.cs.utexas.edu/">Department of Computer Science</a><br>
      <a href="https://www.utexas.edu/">The University of Texas at Austin</a><br>
      hejy@cs.utexas.edu<br>
    </p>

    <h2>About</h2>

    <p>
      I am a Computer Science PhD student at the <a href="https://www.utexas.edu/">University of Texas at Austin</a>, under the guidance of Professor <a href="http://www.cs.utexas.edu/~pingali/">Keshav Pingali</a>. </p>
      <p>
      	My research interests include <b>parallel computing</b> on multicore CPUs and GPUs, <b>graph analytics</b> and <b>placement&routing</b> in EDA. In general, I am interested in accelaration by parallelization.
      </p>
      <p>
      	I recevied my B.E. in Electrical Engineering and a second Bachelor in Economics from Tsinghua University in 2014.
    </p>


    <h2>Education</h2>
    <p>UT Autin, PhD in Computer Science, 2014 - present</p>
    
    <p>Tsinghua University, B.E. in Microelectronics, 2010 - 2014</p>
    
    <p>Tsinghua University, B.E. in Economics (second major), 2010 - 2014</p>
    <h2>Professional Experience</h2>

    <p>UT Austin, Research Assistant, 2014 - present</p>
    <p>Facebook, Software Engineer Intern, May - Aug, 2020</p>

    <p>VMware, Research Intern, May - Aug, 2018</p>

    <p>Tsinghua University, Research Assistant, 2013 - 2014</p>

    
    <h2>Publications</h2>
    <ol>
	    <p><li> <b> Jiayuan He </b> , Udit Agarwal, Yihang Yang, Rajit Manohar, Keshav Pingali. "SPRoute 2.0:
A detailed-routability-driven deterministic parallel global router with soft capacity." IEEE
Asia and South Pacific Design Automation Conference (ASPDAC), 2022 </li>
	    </p><p>
	    <li> <b> Jiayuan He </b> , Wenmian Hua, Yi-Shan Lu, Sepideh Maleki, Yihang Yang, Keshav Pingali,
and Rajit Manohar. "Interact: An Interactive Design Environment for Asynchronous
Logic." Workshop on Open-Source EDA Technology (WOSET), November 2021. </li>
	    </p><p>

	    <li> Samira Ataei, Wenmian Hua, Yihang Yang, Rajit Manohar, Yi-Shan Lu, <b> Jiayuan He </b> ,
Sepideh Maleki, and Keshav Pingali. "An Open-Source EDA Flow for Asynchronous
Logic." IEEE Design and Test 38, no. 2 (2021): 27-37.</li>
	    </p><p>
	    <li> Udit Agarwal, Samira Ataei, <b> Jiayuan He </b> , Wenmian Hua, Yi-Shan Lu, Sepideh Maleki,
Yihang Yang, Keshav Pingali, Rajit Manohar. "A Digital Flow for Asynchronous VLSI
Systems: Status Update. " Workshop on Open-Source EDA Technology (WOSET),
November 2020.</li>
	    </p><p>
	    <li> <b> Jiayuan He </b> , Yihang Yang, Rajit Manohar. "A power router for gridded cell
		placement." Workshop on Open-Source EDA Technology (WOSET), November 2020. </li>
	    </p><p>
	    <li> Yihang Yang, <b> Jiayuan He </b> , and Rajit Manohar. "Dali: A gridded cell placement
		flow." Workshop on Open-Source EDA Technology (WOSET), November, 2020.</li>
	    </p><p>
    	<li><b>Jiayuan He</b>, Martin Burtscher, Rajit Manohar, and Keshav Pingali. "SPRoute: A Scalable Parallel Negotiation-based Global Router." In 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 1-8. IEEE, 2019.
    		[<a href="SPRoute.pdf">PDF</a>]
    		[<a href="https://github.com/IntelligentSoftwareSystems/Galois/tree/master/lonestar/experimental/SPRoute">Github</a>]</li>

	    </p><p>
		<li>Xin Xu, Na Zhang, Michael Cui, <b>Jiayuan He</b>, and Ridhi Surana. "Characterization and prediction of performance interference on mediated passthrough GPUs for interference-aware scheduler." In 11th {USENIX} Workshop on Hot Topics in Cloud Computing (HotCloud 19). 2019.[<a href="hotcloud19.pdf">PDF</a>]</li>

	    </p><p>
		<li>Samira Ataei, <b>Jiayuan He</b>, Wenmian Hua, Yi-Shan Lu, Sepideh Maleki, Yihang Yang, Keshav Pingali, and Rajit Manohar. "Toward a digital flow for asynchronous VLSI systems." In 2nd Workshop on Open-Source EDA Technology (WOSET), Westminster, CO, November 9, 2019.</li>
	    </p><p>
		<li>Yi-Shan Lu, Samira Ataei, <b>Jiayuan He</b>, Wenmian Hua, Sepideh Maleki, Yihang Yang, Martin Burtscher, Keshav Pingali, and Rajit Manohar. "Parallel Tools for Asynchronous VLSI Systems." In 1st Workshop on Open-Source EDA Technology (WOSET), San Diego, CA, November 8, 2018.</li>
	    </p><p>
		<li>Kuan Fang, Yufei Ni, <b>Jiayuan He</b>, Zonghui Li, Shuai Mu, and Yangdong Deng. "FastLanes: An FPGA accelerated GPU microarchitecture simulator." In 2013 IEEE 31st International Conference on Computer Design (ICCD), pp. 241-248. IEEE, 2013. (<b>Best paper award</b>)</li>
		</p>	
    </ol>

	<h2>Awards and Honors</h2>

    <ul>
      <li>2019. 2nd Place of ICCAD 2019 Cadathlon Programming Contest  
      <li>2014-2017. Calhoun Fellowship. University of Texas at Austin.
      <li>2014. Outstanding graduates.
      <li>2013. Hengda Scholarship.
      <li>2013. International Conference on Computer Design (ICCD) Best Paper Award.
      <li>2012. National Scholarship.	
      <li>2010. Tongfang Scholarship.
    </ul>



  </body>
</html>
