{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543317323681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543317323682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 16:45:23 2018 " "Processing started: Tue Nov 27 16:45:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543317323682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317323682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DUT -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off DUT -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317323683 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543317324071 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543317324071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-FSM_prototype " "Found design unit 1: FSM-FSM_prototype" {  } { { "FSM.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/FSM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317343729 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/FSM.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317343729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317343729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_ir-behave " "Found design unit 1: and_ir-behave" {  } { { "and_ir.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/and_ir.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317343730 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_ir " "Found entity 1: and_ir" {  } { { "and_ir.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/and_ir.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317343730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317343730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zp-behave " "Found design unit 1: zp-behave" {  } { { "zp.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/zp.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317343731 ""} { "Info" "ISGN_ENTITY_NAME" "1 zp " "Found entity 1: zp" {  } { { "zp.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/zp.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317343731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317343731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SE10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SE10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE10-behave " "Found design unit 1: SE10-behave" {  } { { "SE10.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/SE10.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317343732 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE10 " "Found entity 1: SE10" {  } { { "SE10.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/SE10.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317343732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317343732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterBank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterBank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterBank-behaveReg " "Found design unit 1: RegisterBank-behaveReg" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/RegisterBank.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317343734 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/RegisterBank.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317343734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317343734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_reg-behave " "Found design unit 1: instr_reg-behave" {  } { { "instr_reg.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/instr_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317343736 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_reg " "Found entity 1: instr_reg" {  } { { "instr_reg.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/instr_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317343736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317343736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-mem_prototype " "Found design unit 1: mem-mem_prototype" {  } { { "mem.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/mem.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317343737 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317343737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317343737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317343739 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317343739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317343739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SE7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SE7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE7-behave " "Found design unit 1: SE7-behave" {  } { { "SE7.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/SE7.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317343741 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE7 " "Found entity 1: SE7" {  } { { "SE7.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/SE7.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317343741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317343741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "penc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file penc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 penc-behave " "Found design unit 1: penc-behave" {  } { { "penc.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/penc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317343742 ""} { "Info" "ISGN_ENTITY_NAME" "1 penc " "Found entity 1: penc" {  } { { "penc.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/penc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317343742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317343742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t2-behave " "Found design unit 1: t2-behave" {  } { { "t2.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/t2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317343744 ""} { "Info" "ISGN_ENTITY_NAME" "1 t2 " "Found entity 1: t2" {  } { { "t2.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/t2.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317343744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317343744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t1-behave " "Found design unit 1: t1-behave" {  } { { "t1.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/t1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317343745 ""} { "Info" "ISGN_ENTITY_NAME" "1 t1 " "Found entity 1: t1" {  } { { "t1.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/t1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317343745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317343745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Flames " "Found design unit 1: ALU-Flames" {  } { { "ALU.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317343747 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/ALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543317343747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317343747 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543317343863 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_z DUT.vhd(131) " "Verilog HDL or VHDL warning at DUT.vhd(131): object \"alu_z\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543317343868 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r0_out DUT.vhd(145) " "Verilog HDL or VHDL warning at DUT.vhd(145): object \"r0_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543317343868 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1_out DUT.vhd(145) " "Verilog HDL or VHDL warning at DUT.vhd(145): object \"r1_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543317343868 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r2_out DUT.vhd(145) " "Verilog HDL or VHDL warning at DUT.vhd(145): object \"r2_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543317343868 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r3_out DUT.vhd(145) " "Verilog HDL or VHDL warning at DUT.vhd(145): object \"r3_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543317343868 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r4_out DUT.vhd(145) " "Verilog HDL or VHDL warning at DUT.vhd(145): object \"r4_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543317343868 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6_out DUT.vhd(145) " "Verilog HDL or VHDL warning at DUT.vhd(145): object \"r6_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543317343868 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r7_out DUT.vhd(145) " "Verilog HDL or VHDL warning at DUT.vhd(145): object \"r7_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543317343868 "|DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:a0 " "Elaborating entity \"FSM\" for hierarchy \"FSM:a0\"" {  } { { "DUT.vhd" "a0" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543317343871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:a1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:a1\"" {  } { { "DUT.vhd" "a1" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543317343877 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out1 ALU.vhd(84) " "VHDL Process Statement warning at ALU.vhd(84): signal \"alu_out1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/ALU.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543317343879 "|DUT|ALU:a1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_ir and_ir:a2 " "Elaborating entity \"and_ir\" for hierarchy \"and_ir:a2\"" {  } { { "DUT.vhd" "a2" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543317343880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_reg instr_reg:a3 " "Elaborating entity \"instr_reg\" for hierarchy \"instr_reg:a3\"" {  } { { "DUT.vhd" "a3" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543317343881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:a4 " "Elaborating entity \"mem\" for hierarchy \"mem:a4\"" {  } { { "DUT.vhd" "a4" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543317343882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "penc penc:a5 " "Elaborating entity \"penc\" for hierarchy \"penc:a5\"" {  } { { "DUT.vhd" "a5" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543317343884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank RegisterBank:a6 " "Elaborating entity \"RegisterBank\" for hierarchy \"RegisterBank:a6\"" {  } { { "DUT.vhd" "a6" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543317343885 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc RegisterBank.vhd(136) " "VHDL Process Statement warning at RegisterBank.vhd(136): signal \"pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/RegisterBank.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543317343896 "|DUT|RegisterBank:a6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc RegisterBank.vhd(139) " "VHDL Process Statement warning at RegisterBank.vhd(139): signal \"pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/RegisterBank.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543317343896 "|DUT|RegisterBank:a6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc RegisterBank.vhd(142) " "VHDL Process Statement warning at RegisterBank.vhd(142): signal \"pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/RegisterBank.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543317343896 "|DUT|RegisterBank:a6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE7 SE7:a7 " "Elaborating entity \"SE7\" for hierarchy \"SE7:a7\"" {  } { { "DUT.vhd" "a7" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543317343985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE10 SE10:a8 " "Elaborating entity \"SE10\" for hierarchy \"SE10:a8\"" {  } { { "DUT.vhd" "a8" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543317343986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t1 t1:a9 " "Elaborating entity \"t1\" for hierarchy \"t1:a9\"" {  } { { "DUT.vhd" "a9" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543317343988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t2 t2:a10 " "Elaborating entity \"t2\" for hierarchy \"t2:a10\"" {  } { { "DUT.vhd" "a10" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543317343989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zp zp:a11 " "Elaborating entity \"zp\" for hierarchy \"zp:a11\"" {  } { { "DUT.vhd" "a11" { Text "/home/shubhang/Microprocessors/Simulation/DUT.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543317343990 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:a4\|mem " "RAM logic \"mem:a4\|mem\" is uninferred due to asynchronous read logic" {  } { { "mem.vhd" "mem" { Text "/home/shubhang/Microprocessors/Simulation/mem.vhd" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1543317344606 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1543317344606 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RegisterBank:a6\|pc_direct_out\[1\] RegisterBank:a6\|pc_direct_out\[1\]~_emulated RegisterBank:a6\|pc_direct_out\[1\]~1 " "Register \"RegisterBank:a6\|pc_direct_out\[1\]\" is converted into an equivalent circuit using register \"RegisterBank:a6\|pc_direct_out\[1\]~_emulated\" and latch \"RegisterBank:a6\|pc_direct_out\[1\]~1\"" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/RegisterBank.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1543317345646 "|DUT|RegisterBank:a6|pc_direct_out[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RegisterBank:a6\|pc_direct_out\[0\] RegisterBank:a6\|pc_direct_out\[0\]~_emulated RegisterBank:a6\|pc_direct_out\[0\]~5 " "Register \"RegisterBank:a6\|pc_direct_out\[0\]\" is converted into an equivalent circuit using register \"RegisterBank:a6\|pc_direct_out\[0\]~_emulated\" and latch \"RegisterBank:a6\|pc_direct_out\[0\]~5\"" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/RegisterBank.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1543317345646 "|DUT|RegisterBank:a6|pc_direct_out[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RegisterBank:a6\|pc_direct_out\[3\] RegisterBank:a6\|pc_direct_out\[3\]~_emulated RegisterBank:a6\|pc_direct_out\[3\]~9 " "Register \"RegisterBank:a6\|pc_direct_out\[3\]\" is converted into an equivalent circuit using register \"RegisterBank:a6\|pc_direct_out\[3\]~_emulated\" and latch \"RegisterBank:a6\|pc_direct_out\[3\]~9\"" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/RegisterBank.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1543317345646 "|DUT|RegisterBank:a6|pc_direct_out[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RegisterBank:a6\|pc_direct_out\[2\] RegisterBank:a6\|pc_direct_out\[2\]~_emulated RegisterBank:a6\|pc_direct_out\[2\]~13 " "Register \"RegisterBank:a6\|pc_direct_out\[2\]\" is converted into an equivalent circuit using register \"RegisterBank:a6\|pc_direct_out\[2\]~_emulated\" and latch \"RegisterBank:a6\|pc_direct_out\[2\]~13\"" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/RegisterBank.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1543317345646 "|DUT|RegisterBank:a6|pc_direct_out[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RegisterBank:a6\|pc_direct_out\[4\] RegisterBank:a6\|pc_direct_out\[4\]~_emulated RegisterBank:a6\|pc_direct_out\[4\]~17 " "Register \"RegisterBank:a6\|pc_direct_out\[4\]\" is converted into an equivalent circuit using register \"RegisterBank:a6\|pc_direct_out\[4\]~_emulated\" and latch \"RegisterBank:a6\|pc_direct_out\[4\]~17\"" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/RegisterBank.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1543317345646 "|DUT|RegisterBank:a6|pc_direct_out[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RegisterBank:a6\|pc_direct_out\[5\] RegisterBank:a6\|pc_direct_out\[5\]~_emulated RegisterBank:a6\|pc_direct_out\[5\]~21 " "Register \"RegisterBank:a6\|pc_direct_out\[5\]\" is converted into an equivalent circuit using register \"RegisterBank:a6\|pc_direct_out\[5\]~_emulated\" and latch \"RegisterBank:a6\|pc_direct_out\[5\]~21\"" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/RegisterBank.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1543317345646 "|DUT|RegisterBank:a6|pc_direct_out[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RegisterBank:a6\|pc_direct_out\[6\] RegisterBank:a6\|pc_direct_out\[6\]~_emulated RegisterBank:a6\|pc_direct_out\[6\]~25 " "Register \"RegisterBank:a6\|pc_direct_out\[6\]\" is converted into an equivalent circuit using register \"RegisterBank:a6\|pc_direct_out\[6\]~_emulated\" and latch \"RegisterBank:a6\|pc_direct_out\[6\]~25\"" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/RegisterBank.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1543317345646 "|DUT|RegisterBank:a6|pc_direct_out[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RegisterBank:a6\|pc_direct_out\[7\] RegisterBank:a6\|pc_direct_out\[7\]~_emulated RegisterBank:a6\|pc_direct_out\[7\]~29 " "Register \"RegisterBank:a6\|pc_direct_out\[7\]\" is converted into an equivalent circuit using register \"RegisterBank:a6\|pc_direct_out\[7\]~_emulated\" and latch \"RegisterBank:a6\|pc_direct_out\[7\]~29\"" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/RegisterBank.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1543317345646 "|DUT|RegisterBank:a6|pc_direct_out[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RegisterBank:a6\|pc_direct_out\[8\] RegisterBank:a6\|pc_direct_out\[8\]~_emulated RegisterBank:a6\|pc_direct_out\[8\]~33 " "Register \"RegisterBank:a6\|pc_direct_out\[8\]\" is converted into an equivalent circuit using register \"RegisterBank:a6\|pc_direct_out\[8\]~_emulated\" and latch \"RegisterBank:a6\|pc_direct_out\[8\]~33\"" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/RegisterBank.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1543317345646 "|DUT|RegisterBank:a6|pc_direct_out[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RegisterBank:a6\|pc_direct_out\[9\] RegisterBank:a6\|pc_direct_out\[9\]~_emulated RegisterBank:a6\|pc_direct_out\[9\]~37 " "Register \"RegisterBank:a6\|pc_direct_out\[9\]\" is converted into an equivalent circuit using register \"RegisterBank:a6\|pc_direct_out\[9\]~_emulated\" and latch \"RegisterBank:a6\|pc_direct_out\[9\]~37\"" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/RegisterBank.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1543317345646 "|DUT|RegisterBank:a6|pc_direct_out[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RegisterBank:a6\|pc_direct_out\[10\] RegisterBank:a6\|pc_direct_out\[10\]~_emulated RegisterBank:a6\|pc_direct_out\[10\]~41 " "Register \"RegisterBank:a6\|pc_direct_out\[10\]\" is converted into an equivalent circuit using register \"RegisterBank:a6\|pc_direct_out\[10\]~_emulated\" and latch \"RegisterBank:a6\|pc_direct_out\[10\]~41\"" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/RegisterBank.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1543317345646 "|DUT|RegisterBank:a6|pc_direct_out[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RegisterBank:a6\|pc_direct_out\[11\] RegisterBank:a6\|pc_direct_out\[11\]~_emulated RegisterBank:a6\|pc_direct_out\[11\]~45 " "Register \"RegisterBank:a6\|pc_direct_out\[11\]\" is converted into an equivalent circuit using register \"RegisterBank:a6\|pc_direct_out\[11\]~_emulated\" and latch \"RegisterBank:a6\|pc_direct_out\[11\]~45\"" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/RegisterBank.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1543317345646 "|DUT|RegisterBank:a6|pc_direct_out[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RegisterBank:a6\|pc_direct_out\[12\] RegisterBank:a6\|pc_direct_out\[12\]~_emulated RegisterBank:a6\|pc_direct_out\[12\]~49 " "Register \"RegisterBank:a6\|pc_direct_out\[12\]\" is converted into an equivalent circuit using register \"RegisterBank:a6\|pc_direct_out\[12\]~_emulated\" and latch \"RegisterBank:a6\|pc_direct_out\[12\]~49\"" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/RegisterBank.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1543317345646 "|DUT|RegisterBank:a6|pc_direct_out[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RegisterBank:a6\|pc_direct_out\[13\] RegisterBank:a6\|pc_direct_out\[13\]~_emulated RegisterBank:a6\|pc_direct_out\[13\]~53 " "Register \"RegisterBank:a6\|pc_direct_out\[13\]\" is converted into an equivalent circuit using register \"RegisterBank:a6\|pc_direct_out\[13\]~_emulated\" and latch \"RegisterBank:a6\|pc_direct_out\[13\]~53\"" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/RegisterBank.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1543317345646 "|DUT|RegisterBank:a6|pc_direct_out[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RegisterBank:a6\|pc_direct_out\[14\] RegisterBank:a6\|pc_direct_out\[14\]~_emulated RegisterBank:a6\|pc_direct_out\[14\]~57 " "Register \"RegisterBank:a6\|pc_direct_out\[14\]\" is converted into an equivalent circuit using register \"RegisterBank:a6\|pc_direct_out\[14\]~_emulated\" and latch \"RegisterBank:a6\|pc_direct_out\[14\]~57\"" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/RegisterBank.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1543317345646 "|DUT|RegisterBank:a6|pc_direct_out[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RegisterBank:a6\|pc_direct_out\[15\] RegisterBank:a6\|pc_direct_out\[15\]~_emulated RegisterBank:a6\|pc_direct_out\[15\]~61 " "Register \"RegisterBank:a6\|pc_direct_out\[15\]\" is converted into an equivalent circuit using register \"RegisterBank:a6\|pc_direct_out\[15\]~_emulated\" and latch \"RegisterBank:a6\|pc_direct_out\[15\]~61\"" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/Simulation/RegisterBank.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1543317345646 "|DUT|RegisterBank:a6|pc_direct_out[15]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1543317345646 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543317346520 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543317349224 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543317349224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1646 " "Implemented 1646 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543317349430 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543317349430 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1636 " "Implemented 1636 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543317349430 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543317349430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1271 " "Peak virtual memory: 1271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543317349468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 16:45:49 2018 " "Processing ended: Tue Nov 27 16:45:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543317349468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543317349468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543317349468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543317349468 ""}
