#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Oct 21 20:40:20 2023
# Process ID: 15532
# Current directory: D:/semester/7th sem/davinci/testing/Processor/Processor.runs/impl_1
# Command line: vivado.exe -log processor.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source processor.tcl -notrace
# Log file: D:/semester/7th sem/davinci/testing/Processor/Processor.runs/impl_1/processor.vdi
# Journal file: D:/semester/7th sem/davinci/testing/Processor/Processor.runs/impl_1\vivado.jou
# Running On: Ganesh, OS: Windows, CPU Frequency: 1190 MHz, CPU Physical cores: 4, Host memory: 8341 MB
#-----------------------------------------------------------
source processor.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 432.543 ; gain = 165.586
Command: link_design -top processor -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 844.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 364 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/constrs_1/new/zybo.xdc]
WARNING: [Vivado 12-507] No nets matched 'ps2c_IBUF'. [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/constrs_1/new/zybo.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/constrs_1/new/zybo.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/constrs_1/new/zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1002.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1006.375 ; gain = 566.406
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1023.312 ; gain = 16.938

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d9c0fb1e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1558.656 ; gain = 535.344

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d9c0fb1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.325 . Memory (MB): peak = 1895.234 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 145959089

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.367 . Memory (MB): peak = 1895.234 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d1ae9bca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.474 . Memory (MB): peak = 1895.234 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d1ae9bca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.597 . Memory (MB): peak = 1895.234 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: bbdbaf68

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.703 . Memory (MB): peak = 1895.234 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: bbdbaf68

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.729 . Memory (MB): peak = 1895.234 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1895.234 ; gain = 0.000
Ending Logic Optimization Task | Checksum: bbdbaf68

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.771 . Memory (MB): peak = 1895.234 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 16 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 16 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 1337e227e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.355 . Memory (MB): peak = 1962.270 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1337e227e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1962.270 ; gain = 67.035

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1337e227e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1962.270 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1962.270 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 10a2ac767

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1962.270 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1962.270 ; gain = 955.895
INFO: [runtcl-4] Executing : report_drc -file processor_drc_opted.rpt -pb processor_drc_opted.pb -rpx processor_drc_opted.rpx
Command: report_drc -file processor_drc_opted.rpt -pb processor_drc_opted.pb -rpx processor_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/semester/7th sem/davinci/testing/Processor/Processor.runs/impl_1/processor_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.368 . Memory (MB): peak = 1962.270 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/semester/7th sem/davinci/testing/Processor/Processor.runs/impl_1/processor_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is control_unit/mainDecoder/FSM_onehot_state_reg[12]_2. Please evaluate your design. The cells in the loop are: control_unit/mainDecoder/Q_i_10__65.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is control_unit/mainDecoder/FSM_onehot_state_reg[9]_2. Please evaluate your design. The cells in the loop are: control_unit/mainDecoder/Q_i_8__78.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is control_unit/mainDecoder/Q_i_4__22_n_0. Please evaluate your design. The cells in the loop are: control_unit/mainDecoder/Q_i_4__22.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is control_unit/mainDecoder/Q_i_14__0_n_0. Please evaluate your design. The cells in the loop are: control_unit/mainDecoder/Q_i_9__69, and control_unit/mainDecoder/Q_i_14__0.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is control_unit/mainDecoder/Q_i_17_n_0. Please evaluate your design. The cells in the loop are: control_unit/mainDecoder/Q_i_17, and control_unit/mainDecoder/Q_i_18.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is control_unit/mainDecoder/Q_i_5__31_n_0. Please evaluate your design. The cells in the loop are: control_unit/mainDecoder/Q_i_5__31, and control_unit/mainDecoder/Q_i_9.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is control_unit/mainDecoder/ResultSrc[0]. Please evaluate your design. The cells in the loop are: control_unit/mainDecoder/led_OBUF[3]_inst_i_3, and control_unit/mainDecoder/led_OBUF[3]_inst_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is control_unit/mainDecoder/ResultSrc[1]. Please evaluate your design. The cells in the loop are: control_unit/mainDecoder/led_OBUF[3]_inst_i_2, and control_unit/mainDecoder/led_OBUF[3]_inst_i_4.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 8 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1962.270 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 854cee29

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1962.270 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1962.270 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	mem/readKeyboard_reg {FDRE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10564d057

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.498 . Memory (MB): peak = 1962.270 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 138a10881

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1962.270 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 138a10881

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1962.270 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 138a10881

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1962.270 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f388a2a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1962.270 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1cdaccf6d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1962.270 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1cdaccf6d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1962.270 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 18b6a7a66

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1962.270 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 8 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 8, total 8, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 8 LUTs, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 32 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net buf_reg_6/genblk1[2].reg1/d/Q[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net buf_reg_6/genblk1[1].reg1/d/Q[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net buf_reg_6/genblk1[15].reg1/d/Q[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net buf_reg_6/genblk1[13].reg1/d/Q[0]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 4 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1962.270 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1962.270 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            8  |              0  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            4  |              0  |                     4  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           12  |              0  |                    12  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1596752c9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1962.270 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 130b72360

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1962.270 ; gain = 0.000
Phase 2 Global Placement | Checksum: 130b72360

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1962.270 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 174b7776a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1962.270 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f3bb1492

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1962.270 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1824d3b5d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1962.270 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bfcf82bb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1962.270 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b09df8e1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1962.270 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1626d8f10

Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1962.270 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 13d9e002d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1962.270 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1da2f6792

Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1962.270 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1979fa4c5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1962.270 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1979fa4c5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1962.270 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f16db688

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.984 | TNS=-5005.827 |
Phase 1 Physical Synthesis Initialization | Checksum: 22682fc09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.240 . Memory (MB): peak = 1962.270 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 22682fc09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.275 . Memory (MB): peak = 1962.270 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f16db688

Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1962.270 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.847. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 248c4d891

Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 1962.270 ; gain = 0.000

Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 1962.270 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 248c4d891

Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 1962.270 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 248c4d891

Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 1962.270 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                2x2|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 248c4d891

Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 1962.270 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 248c4d891

Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 1962.270 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1962.270 ; gain = 0.000

Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 1962.270 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1aa0f9cc9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 1962.270 ; gain = 0.000
Ending Placer Task | Checksum: 14aa3d9fb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 1962.270 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 2 Warnings, 9 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 1962.270 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file processor_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1962.270 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file processor_utilization_placed.rpt -pb processor_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file processor_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1962.270 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.743 . Memory (MB): peak = 1962.270 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/semester/7th sem/davinci/testing/Processor/Processor.runs/impl_1/processor_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.629 . Memory (MB): peak = 1962.270 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.67s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1962.270 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.847 | TNS=-2559.429 |
Phase 1 Physical Synthesis Initialization | Checksum: 2718b6e43

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.620 . Memory (MB): peak = 1962.270 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.847 | TNS=-2559.429 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 2718b6e43

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.660 . Memory (MB): peak = 1962.270 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.847 | TNS=-2559.429 |
INFO: [Physopt 32-702] Processed net mem/ram/byte_write[1].RAM_reg_bram_2_n_67. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/bge. Replicated 2 times.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/bge. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.845 | TNS=-2556.967 |
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/bne.  Re-placed instance control_unit/mainDecoder/FSM_onehot_state_reg[7]
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/bne. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.844 | TNS=-2555.735 |
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/blt. Replicated 2 times.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/blt. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.834 | TNS=-2543.442 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/blt_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_5_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_5_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.831 | TNS=-2543.445 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[24]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_1_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.724 | TNS=-2540.949 |
INFO: [Physopt 32-702] Processed net buf_reg_3/genblk1[3].reg1/d/Q_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/FSM_onehot_state_reg[2]_1. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_1__108_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/PC1_reg[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.711 | TNS=-2540.839 |
INFO: [Physopt 32-663] Processed net buf_reg_2/genblk1[22].reg1/d/Data[0].  Re-placed instance buf_reg_2/genblk1[22].reg1/d/Q_reg
INFO: [Physopt 32-735] Processed net buf_reg_2/genblk1[22].reg1/d/Data[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.711 | TNS=-2540.762 |
INFO: [Physopt 32-702] Processed net buf_reg_2/genblk1[25].reg1/d/Data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net control_unit/mainDecoder/PC1_reg[29]. Rewiring did not optimize the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/PC1_reg[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.709 | TNS=-2538.694 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.702 | TNS=-2537.894 |
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/PC1_reg[29]_repN.  Re-placed instance control_unit/mainDecoder/Q_i_4__21_comp
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/PC1_reg[29]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.669 | TNS=-2534.835 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_5_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_5_comp_1.
INFO: [Physopt 32-735] Processed net mux_4/mux2/ResultWire[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.667 | TNS=-2534.682 |
INFO: [Physopt 32-710] Processed net mem/readKeyboard_reg_1. Critical path length was reduced through logic transformation on cell mem/Q_i_1__9_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/PC1_reg[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.657 | TNS=-2532.852 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_17_n_0.  Re-placed instance control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_17
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.637 | TNS=-2531.108 |
INFO: [Physopt 32-702] Processed net mux_4/mux2/ResultWire[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_reg_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as2/c_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALU/as2/c_27. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_2__6_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as2/c_25. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.621 | TNS=-2495.812 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3_n_0_repN_1. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3_comp_2.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.618 | TNS=-2495.752 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.609 | TNS=-2495.572 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALU/as1/c_27. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_3__6_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_25. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.609 | TNS=-2466.362 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_17_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_17_comp.
INFO: [Physopt 32-735] Processed net mux_4/mux2/ResultWire[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.604 | TNS=-2466.321 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_17_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_17_comp_1.
INFO: [Physopt 32-735] Processed net mux_4/mux2/ResultWire[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.505 | TNS=-2455.888 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0_repN. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_comp_1.
INFO: [Physopt 32-735] Processed net mux_1/Addr[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.493 | TNS=-2455.648 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mux_1/Addr[10].  Re-placed instance mux_1/readKeyboard_i_7
INFO: [Physopt 32-735] Processed net mux_1/Addr[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.482 | TNS=-2455.428 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net mux_1/Addr[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.435 | TNS=-2454.488 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0_repN. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_comp.
INFO: [Physopt 32-735] Processed net mux_1/Addr[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.430 | TNS=-2454.420 |
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_4_n_0.  Re-placed instance control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_4
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.426 | TNS=-2454.340 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mux_1/Addr[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mux_1/Addr[14]. Critical path length was reduced through logic transformation on cell mux_1/byte_write[1].RAM_mux_sel_b_pos_3_i_20_comp.
INFO: [Physopt 32-735] Processed net mux_4/mux2/ResultWire[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.418 | TNS=-2454.119 |
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/PC1_reg[29]_repN.  Re-placed instance control_unit/mainDecoder/Q_i_4__21_comp
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/PC1_reg[29]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.405 | TNS=-2453.359 |
INFO: [Physopt 32-702] Processed net mux_1/Addr[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mux_1/Addr[12]. Critical path length was reduced through logic transformation on cell mux_1/byte_write[1].RAM_mux_sel_b_pos_3_i_18_comp_1.
INFO: [Physopt 32-735] Processed net mux_4/mux2/ResultWire[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.404 | TNS=-2453.531 |
INFO: [Physopt 32-702] Processed net mux_4/mux2/ResultWire[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/add[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALU/add[31]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_3__3_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_30. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.376 | TNS=-2394.048 |
INFO: [Physopt 32-702] Processed net mux_4/mux2/ResultWire[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_reg_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALU/as1/c_24. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_3__9_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_22. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.363 | TNS=-2389.564 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0_repN. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_comp_2.
INFO: [Physopt 32-735] Processed net mux_1/Addr[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.356 | TNS=-2389.784 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3_n_0_repN_1. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3_comp_3.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.348 | TNS=-2389.688 |
INFO: [Physopt 32-702] Processed net mux_1/Addr[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mux_1/Addr[9]. Critical path length was reduced through logic transformation on cell mux_1/readKeyboard_i_9_comp.
INFO: [Physopt 32-735] Processed net mux_4/mux2/ResultWire[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.311 | TNS=-2389.200 |
INFO: [Physopt 32-702] Processed net mux_1/Addr[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mux_1/Addr[7]. Critical path length was reduced through logic transformation on cell mux_1/readKeyboard_i_10_comp.
INFO: [Physopt 32-735] Processed net mux_4/mux2/ResultWire[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.305 | TNS=-2390.277 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as2/c_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALU/as2/c_24. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_2__9_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as2/c_23. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.302 | TNS=-2387.676 |
INFO: [Physopt 32-702] Processed net mux_4/mux2/ResultWire[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_reg_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALU/as1/c_14. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_3__17_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_12. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.270 | TNS=-2366.128 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_reg_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_3__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/Q_i_3__1_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_3__1_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.244 | TNS=-2343.292 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net mux_4/mux2/ResultWire[21] was not replicated.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_15_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_15_comp.
INFO: [Physopt 32-735] Processed net mux_4/mux2/ResultWire[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.234 | TNS=-2341.168 |
INFO: [Physopt 32-702] Processed net mux_4/mux2/ResultWire[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/Q_reg_15.  Re-placed instance control_unit/mainDecoder/Q_i_1__89
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_reg_15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.227 | TNS=-2340.145 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3_n_0_repN. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3_comp_4.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.222 | TNS=-2340.388 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALU/as1/c_24. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_3__9_comp_1.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_20. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.215 | TNS=-2333.748 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as2/c_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALU/as2/c_23. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_2__10_comp_2.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as2/c_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.206 | TNS=-2298.773 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_reg_15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.199 | TNS=-2282.460 |
INFO: [Physopt 32-702] Processed net mux_1/Addr[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mux_1/Addr[10]. Critical path length was reduced through logic transformation on cell mux_1/readKeyboard_i_7_comp.
INFO: [Physopt 32-735] Processed net mux_4/mux2/ResultWire[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.180 | TNS=-2282.255 |
INFO: [Physopt 32-702] Processed net mux_4/mux2/ResultWire[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_reg_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALU/as1/c_21. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_3__11_comp_2.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.171 | TNS=-2271.496 |
INFO: [Physopt 32-702] Processed net mux_1/Addr[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mux_1/Addr[5]. Critical path length was reduced through logic transformation on cell mux_1/readKeyboard_i_12_comp.
INFO: [Physopt 32-735] Processed net mux_4/mux2/ResultWire[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.160 | TNS=-2271.311 |
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/ALU/as2/c_14.  Re-placed instance control_unit/mainDecoder/Q_i_2__26
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as2/c_14. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.148 | TNS=-2267.647 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_reg_30. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.071 | TNS=-2257.756 |
INFO: [Physopt 32-702] Processed net mux_1/Addr[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net mux_4/mux2/ResultWire[4] was not replicated.
INFO: [Physopt 32-710] Processed net mux_1/Addr[6]. Critical path length was reduced through logic transformation on cell mux_1/readKeyboard_i_11_comp.
INFO: [Physopt 32-735] Processed net mux_4/mux2/ResultWire[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.053 | TNS=-2257.420 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALU/as1/c_14. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_3__17_comp_1.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.045 | TNS=-2250.617 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALU/as2/c_23. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_2__10_comp_3.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as2/c_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.045 | TNS=-2212.911 |
INFO: [Physopt 32-702] Processed net mux_1/Addr[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mux_1/Addr[15]. Critical path length was reduced through logic transformation on cell mux_1/byte_write[1].RAM_mux_sel_b_pos_3_i_8_comp.
INFO: [Physopt 32-735] Processed net mux_4/mux2/ResultWire[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.040 | TNS=-2213.665 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_reg_30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALU/as1/c_30. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_3__4_comp_2.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_28. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.016 | TNS=-2193.605 |
INFO: [Physopt 32-702] Processed net mux_1/Addr[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mux_1/Addr[8]. Critical path length was reduced through logic transformation on cell mux_1/byte_write[1].RAM_mux_sel_b_pos_3_i_23_comp.
INFO: [Physopt 32-735] Processed net mux_4/mux2/ResultWire[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.008 | TNS=-2193.521 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALU/as2/c_24. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_2__9_comp_1.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as2/c_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.996 | TNS=-2191.071 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_7__97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_7__98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_7__99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_6__99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_6__101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mux_3/mux2/Q_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mux_3/mux2/Q_reg[0]. Critical path length was reduced through logic transformation on cell mux_3/mux2/Q_i_6_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/FSM_onehot_state_reg[9]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.960 | TNS=-2099.242 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as2/c_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALU/as2/c_14. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_2__26_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as2/c_13. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.906 | TNS=-2093.733 |
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/ALU/as2/c_21. Replicated 1 times.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as2/c_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.903 | TNS=-2090.031 |
INFO: [Physopt 32-702] Processed net mux_4/mux2/ResultWire[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_reg_20. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.897 | TNS=-2085.951 |
INFO: [Physopt 32-702] Processed net mux_1/Addr[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mux_1/Addr[11]. Critical path length was reduced through logic transformation on cell mux_1/byte_write[1].RAM_mux_sel_b_pos_3_i_21_comp_2.
INFO: [Physopt 32-735] Processed net mux_4/mux2/ResultWire[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.871 | TNS=-2085.629 |
INFO: [Physopt 32-663] Processed net buf_reg_3/genblk1[5].reg1/d/Q_reg_0[0].  Re-placed instance buf_reg_3/genblk1[5].reg1/d/Q_reg
INFO: [Physopt 32-735] Processed net buf_reg_3/genblk1[5].reg1/d/Q_reg_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.863 | TNS=-2078.571 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALU/as2/c_14. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_2__26_comp_1.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as2/c_11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.861 | TNS=-2068.336 |
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/FSM_onehot_state_reg[9]_0.  Re-placed instance control_unit/mainDecoder/FSM_onehot_state_reg[9]
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/FSM_onehot_state_reg[9]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.848 | TNS=-2058.029 |
INFO: [Physopt 32-81] Processed net buf_reg_3/genblk1[4].reg1/d/Q_reg_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net buf_reg_3/genblk1[4].reg1/d/Q_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.845 | TNS=-2060.459 |
INFO: [Physopt 32-663] Processed net extender_1/ImmExt[0].  Re-placed instance extender_1/Q_i_11__0
INFO: [Physopt 32-735] Processed net extender_1/ImmExt[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.836 | TNS=-2055.018 |
INFO: [Physopt 32-702] Processed net buf_reg_3/genblk1[4].reg1/d/Q_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net extender_1/ImmExt[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net buf_reg_3/genblk1[4].reg1/d/Q_reg_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net buf_reg_3/genblk1[4].reg1/d/Q_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.831 | TNS=-2050.622 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/FSM_onehot_state_reg[12]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/FSM_onehot_state[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/byte_write[1].RAM_reg_mux_sel_b_pos_3_i_2_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/ram/byte_write[1].RAM_reg_bram_2_n_67. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/blt_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.788 | TNS=-2046.437 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mux_1/Addr[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_reg_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_6__101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net mux_3/mux2/Q_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.783 | TNS=-2012.328 |
INFO: [Physopt 32-702] Processed net mux_4/mux2/ResultWire[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_reg_20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as2/c_20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as2/c_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as2/c_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as2/c_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as2/c_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as2/c_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as2/c_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as2/c_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as2/c_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as2/c_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.779 | TNS=-2010.677 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as2/c_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mux_3/mux2/Q_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/FSM_onehot_state[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/byte_write[1].RAM_reg_mux_sel_b_pos_3_i_2_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.779 | TNS=-2010.677 |
Phase 3 Critical Path Optimization | Checksum: 101611c78

Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 2029.078 ; gain = 66.809

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.779 | TNS=-2010.677 |
INFO: [Physopt 32-702] Processed net mem/ram/byte_write[1].RAM_reg_bram_2_n_67. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/blt_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mux_4/mux2/ResultWire[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_reg_20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as2/c_20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALU/as2/c_20. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_2__29_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as2/c_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.761 | TNS=-2001.781 |
INFO: [Physopt 32-663] Processed net mux_1/Addr[14].  Re-placed instance mux_1/byte_write[1].RAM_mux_sel_b_pos_3_i_20_comp
INFO: [Physopt 32-735] Processed net mux_1/Addr[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.727 | TNS=-2001.100 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_7_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mux_1/Addr[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_reg_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALU/as1/c_9. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_3__21_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.718 | TNS=-1995.363 |
INFO: [Physopt 32-702] Processed net mux_4/mux2/ResultWire[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_reg_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_7__98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_7__99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_6__99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_9__68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mux_3/mux2/Q_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mux_3/mux2/Q_reg[5]. Critical path length was reduced through logic transformation on cell mux_3/mux2/Q_i_5__14_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/FSM_onehot_state_reg[9]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.717 | TNS=-1999.495 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_6__101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mux_3/mux2/Q_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/FSM_onehot_state[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/byte_write[1].RAM_reg_mux_sel_b_pos_3_i_2_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/ram/byte_write[1].RAM_reg_bram_2_n_67. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/blt_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/byte_write[1].RAM_mux_sel_b_pos_3_i_3_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mux_4/mux2/ResultWire[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_reg_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_7__98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_7__99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_6__99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_6__101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mux_3/mux2/Q_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/FSM_onehot_state[2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/byte_write[1].RAM_reg_mux_sel_b_pos_3_i_2_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.717 | TNS=-1999.495 |
Phase 4 Critical Path Optimization | Checksum: 101611c78

Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2127.840 ; gain = 165.570
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2127.840 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.717 | TNS=-1999.495 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.130  |        559.934  |            7  |              0  |                    72  |           0  |           2  |  00:00:46  |
|  Total          |          1.130  |        559.934  |            7  |              0  |                    72  |           0  |           3  |  00:00:46  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2127.840 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1f7fbc1d1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2127.840 ; gain = 165.570
INFO: [Common 17-83] Releasing license: Implementation
470 Infos, 2 Warnings, 9 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 2127.840 ; gain = 165.570
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.856 . Memory (MB): peak = 2152.664 ; gain = 24.824
INFO: [Common 17-1381] The checkpoint 'D:/semester/7th sem/davinci/testing/Processor/Processor.runs/impl_1/processor_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is control_unit/mainDecoder/FSM_onehot_state_reg[12]_2. Please evaluate your design. The cells in the loop are: control_unit/mainDecoder/Q_i_10__65.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is control_unit/mainDecoder/FSM_onehot_state_reg[9]_2. Please evaluate your design. The cells in the loop are: control_unit/mainDecoder/Q_i_8__78.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is control_unit/mainDecoder/Q_i_4__22_n_0. Please evaluate your design. The cells in the loop are: control_unit/mainDecoder/Q_i_4__22.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is control_unit/mainDecoder/Q_i_14__0_n_0. Please evaluate your design. The cells in the loop are: control_unit/mainDecoder/Q_i_9__69, and control_unit/mainDecoder/Q_i_14__0.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is control_unit/mainDecoder/Q_i_17_n_0. Please evaluate your design. The cells in the loop are: control_unit/mainDecoder/Q_i_17, and control_unit/mainDecoder/Q_i_18.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is control_unit/mainDecoder/Q_i_5__31_n_0. Please evaluate your design. The cells in the loop are: control_unit/mainDecoder/Q_i_5__31, and control_unit/mainDecoder/Q_i_9.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is control_unit/mainDecoder/ResultSrc[0]. Please evaluate your design. The cells in the loop are: control_unit/mainDecoder/led_OBUF[3]_inst_i_3, and control_unit/mainDecoder/led_OBUF[3]_inst_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is control_unit/mainDecoder/ResultSrc[1]. Please evaluate your design. The cells in the loop are: control_unit/mainDecoder/led_OBUF[3]_inst_i_2, and control_unit/mainDecoder/led_OBUF[3]_inst_i_4.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 8 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3475a0ee ConstDB: 0 ShapeSum: ee88645c RouteDB: 0
Post Restoration Checksum: NetGraph: 111c7baa | NumContArr: cef12def | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: f917ff46

Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 2197.945 ; gain = 32.145

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: f917ff46

Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 2197.945 ; gain = 32.145

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f917ff46

Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2197.945 ; gain = 32.145
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: b5664212

Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 2197.945 ; gain = 32.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.405 | TNS=-1711.029| WHS=-0.208 | THS=-10.182|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.150901 %
  Global Horizontal Routing Utilization  = 0.227711 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2427
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2390
  Number of Partially Routed Nets     = 37
  Number of Node Overlaps             = 641

Phase 2 Router Initialization | Checksum: 828a7675

Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2197.945 ; gain = 32.145

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 828a7675

Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2197.945 ; gain = 32.145
Phase 3 Initial Routing | Checksum: 204dd51fe

Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 2197.945 ; gain = 32.145
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===========================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                       |
+====================+===================+===========================================================+
| clk_pin            | clk_pin           | register_file/genblk1[4].reg1/genblk1[30].reg1/d/Q_reg/D  |
| clk_pin            | clk_pin           | register_file/genblk1[21].reg1/genblk1[27].reg1/d/Q_reg/D |
+--------------------+-------------------+-----------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 721
 Number of Nodes with overlaps = 162
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.453 | TNS=-3610.441| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 265d15154

Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 2197.945 ; gain = 32.145

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 304
 Number of Nodes with overlaps = 176
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.645 | TNS=-4046.340| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a3d4cd53

Time (s): cpu = 00:00:22 ; elapsed = 00:00:54 . Memory (MB): peak = 2197.945 ; gain = 32.145
Phase 4 Rip-up And Reroute | Checksum: 1a3d4cd53

Time (s): cpu = 00:00:22 ; elapsed = 00:00:54 . Memory (MB): peak = 2197.945 ; gain = 32.145

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 145e6bbe3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:54 . Memory (MB): peak = 2197.945 ; gain = 32.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.392 | TNS=-3473.872| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 23146837a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 2197.945 ; gain = 32.145

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23146837a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 2197.945 ; gain = 32.145
Phase 5 Delay and Skew Optimization | Checksum: 23146837a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 2197.945 ; gain = 32.145

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b01ce382

Time (s): cpu = 00:00:23 ; elapsed = 00:00:56 . Memory (MB): peak = 2197.945 ; gain = 32.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.392 | TNS=-3473.924| WHS=0.095  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b01ce382

Time (s): cpu = 00:00:23 ; elapsed = 00:00:56 . Memory (MB): peak = 2197.945 ; gain = 32.145
Phase 6 Post Hold Fix | Checksum: 1b01ce382

Time (s): cpu = 00:00:23 ; elapsed = 00:00:56 . Memory (MB): peak = 2197.945 ; gain = 32.145

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.38429 %
  Global Horizontal Routing Utilization  = 3.82422 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X17Y14 -> INT_R_X17Y14

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 16f2d88ae

Time (s): cpu = 00:00:23 ; elapsed = 00:00:56 . Memory (MB): peak = 2197.945 ; gain = 32.145

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16f2d88ae

Time (s): cpu = 00:00:23 ; elapsed = 00:00:56 . Memory (MB): peak = 2197.945 ; gain = 32.145

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ba813d36

Time (s): cpu = 00:00:23 ; elapsed = 00:00:56 . Memory (MB): peak = 2197.945 ; gain = 32.145

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.392 | TNS=-3473.924| WHS=0.095  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1ba813d36

Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 2197.945 ; gain = 32.145
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1edb4b403

Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 2197.945 ; gain = 32.145

Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 2197.945 ; gain = 32.145

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
489 Infos, 3 Warnings, 17 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:58 . Memory (MB): peak = 2197.945 ; gain = 45.281
INFO: [runtcl-4] Executing : report_drc -file processor_drc_routed.rpt -pb processor_drc_routed.pb -rpx processor_drc_routed.rpx
Command: report_drc -file processor_drc_routed.rpt -pb processor_drc_routed.pb -rpx processor_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/semester/7th sem/davinci/testing/Processor/Processor.runs/impl_1/processor_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file processor_methodology_drc_routed.rpt -pb processor_methodology_drc_routed.pb -rpx processor_methodology_drc_routed.rpx
Command: report_methodology -file processor_methodology_drc_routed.rpt -pb processor_methodology_drc_routed.pb -rpx processor_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/semester/7th sem/davinci/testing/Processor/Processor.runs/impl_1/processor_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file processor_power_routed.rpt -pb processor_power_summary_routed.pb -rpx processor_power_routed.rpx
Command: report_power -file processor_power_routed.rpt -pb processor_power_summary_routed.pb -rpx processor_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
499 Infos, 3 Warnings, 17 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file processor_route_status.rpt -pb processor_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file processor_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file processor_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file processor_bus_skew_routed.rpt -pb processor_bus_skew_routed.pb -rpx processor_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.698 . Memory (MB): peak = 2197.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/semester/7th sem/davinci/testing/Processor/Processor.runs/impl_1/processor_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Oct 21 20:43:54 2023...
