vhdl work "D:\GitHub\VHDL_Modules\Design_concepts\STATE_MACHINE.vhd"
