<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.2.446
Sun Apr 05 23:02:21 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     top
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'osc_clk' 88.670000 MH"></A>================================================================================
Preference: FREQUENCY NET "osc_clk" 88.670000 MHz ;
            10 items scored, 10 timing errors detected.
--------------------------------------------------------------------------------
<font color=#FF0000> 

Error: The following path exceeds requirements by 7.266ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:uart_rx1/SLICE_2286">uart_rx1/o_Rx_Byte_i7</A>  (from <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_55">phase_inc_carrGen_i0_i63</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              14.751ns  (61.9% logic, 38.1% route), 36 logic levels.

 Constraint Details:

     14.751ns physical path delay uart_rx1/SLICE_2286 to SLICE_55 exceeds
     11.278ns delay constraint less
      3.627ns skew and
      0.166ns DIN_SET requirement (totaling 7.485ns) by 7.266ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.452,R3C9D.CLK,R3C9D.Q1,uart_rx1/SLICE_2286:ROUTE, 0.771,R3C9D.Q1,R3C8C.C0,o_Rx_Byte_c_6:CTOF_DEL, 0.495,R3C8C.C0,R3C8C.F0,SLICE_2408:ROUTE, 1.030,R3C8C.F0,R3C6A.A0,n8225:CTOF_DEL, 0.495,R3C6A.A0,R3C6A.F0,SLICE_2405:ROUTE, 0.656,R3C6A.F0,R3C6A.A1,n12919:CTOF_DEL, 0.495,R3C6A.A1,R3C6A.F1,SLICE_2405:ROUTE, 0.626,R3C6A.F1,R3C6D.D1,n13372:CTOF_DEL, 0.495,R3C6D.D1,R3C6D.F1,SLICE_2403:ROUTE, 0.729,R3C6D.F1,R3C8D.D0,n9000:CTOF_DEL, 0.495,R3C8D.D0,R3C8D.F0,SLICE_2475:ROUTE, 1.810,R3C8D.F0,R5C6D.A0,n9593:C0TOFCO_DEL, 1.023,R5C6D.A0,R5C6D.FCO,SLICE_84:ROUTE, 0.000,R5C6D.FCO,R5C7A.FCI,n11274:FCITOFCO_DEL, 0.162,R5C7A.FCI,R5C7A.FCO,SLICE_83:ROUTE, 0.000,R5C7A.FCO,R5C7B.FCI,n11275:FCITOFCO_DEL, 0.162,R5C7B.FCI,R5C7B.FCO,SLICE_82:ROUTE, 0.000,R5C7B.FCO,R5C7C.FCI,n11276:FCITOFCO_DEL, 0.162,R5C7C.FCI,R5C7C.FCO,SLICE_81:ROUTE, 0.000,R5C7C.FCO,R5C7D.FCI,n11277:FCITOFCO_DEL, 0.162,R5C7D.FCI,R5C7D.FCO,SLICE_80:ROUTE, 0.000,R5C7D.FCO,R5C8A.FCI,n11278:FCITOFCO_DEL, 0.162,R5C8A.FCI,R5C8A.FCO,SLICE_79:ROUTE, 0.000,R5C8A.FCO,R5C8B.FCI,n11279:FCITOFCO_DEL, 0.162,R5C8B.FCI,R5C8B.FCO,SLICE_78:ROUTE, 0.000,R5C8B.FCO,R5C8C.FCI,n11280:FCITOFCO_DEL, 0.162,R5C8C.FCI,R5C8C.FCO,SLICE_77:ROUTE, 0.000,R5C8C.FCO,R5C8D.FCI,n11281:FCITOFCO_DEL, 0.162,R5C8D.FCI,R5C8D.FCO,SLICE_76:ROUTE, 0.000,R5C8D.FCO,R5C9A.FCI,n11282:FCITOFCO_DEL, 0.162,R5C9A.FCI,R5C9A.FCO,SLICE_75:ROUTE, 0.000,R5C9A.FCO,R5C9B.FCI,n11283:FCITOFCO_DEL, 0.162,R5C9B.FCI,R5C9B.FCO,SLICE_74:ROUTE, 0.000,R5C9B.FCO,R5C9C.FCI,n11284:FCITOFCO_DEL, 0.162,R5C9C.FCI,R5C9C.FCO,SLICE_73:ROUTE, 0.000,R5C9C.FCO,R5C9D.FCI,n11285:FCITOFCO_DEL, 0.162,R5C9D.FCI,R5C9D.FCO,SLICE_72:ROUTE, 0.000,R5C9D.FCO,R5C10A.FCI,n11286:FCITOFCO_DEL, 0.162,R5C10A.FCI,R5C10A.FCO,SLICE_71:ROUTE, 0.000,R5C10A.FCO,R5C10B.FCI,n11287:FCITOFCO_DEL, 0.162,R5C10B.FCI,R5C10B.FCO,SLICE_70:ROUTE, 0.000,R5C10B.FCO,R5C10C.FCI,n11288:FCITOFCO_DEL, 0.162,R5C10C.FCI,R5C10C.FCO,SLICE_69:ROUTE, 0.000,R5C10C.FCO,R5C10D.FCI,n11289:FCITOFCO_DEL, 0.162,R5C10D.FCI,R5C10D.FCO,SLICE_68:ROUTE, 0.000,R5C10D.FCO,R5C11A.FCI,n11290:FCITOFCO_DEL, 0.162,R5C11A.FCI,R5C11A.FCO,SLICE_67:ROUTE, 0.000,R5C11A.FCO,R5C11B.FCI,n11291:FCITOFCO_DEL, 0.162,R5C11B.FCI,R5C11B.FCO,SLICE_66:ROUTE, 0.000,R5C11B.FCO,R5C11C.FCI,n11292:FCITOFCO_DEL, 0.162,R5C11C.FCI,R5C11C.FCO,SLICE_65:ROUTE, 0.000,R5C11C.FCO,R5C11D.FCI,n11293:FCITOFCO_DEL, 0.162,R5C11D.FCI,R5C11D.FCO,SLICE_64:ROUTE, 0.000,R5C11D.FCO,R5C12A.FCI,n11294:FCITOFCO_DEL, 0.162,R5C12A.FCI,R5C12A.FCO,SLICE_63:ROUTE, 0.000,R5C12A.FCO,R5C12B.FCI,n11295:FCITOFCO_DEL, 0.162,R5C12B.FCI,R5C12B.FCO,SLICE_62:ROUTE, 0.000,R5C12B.FCO,R5C12C.FCI,n11296:FCITOFCO_DEL, 0.162,R5C12C.FCI,R5C12C.FCO,SLICE_61:ROUTE, 0.000,R5C12C.FCO,R5C12D.FCI,n11297:FCITOFCO_DEL, 0.162,R5C12D.FCI,R5C12D.FCO,SLICE_60:ROUTE, 0.000,R5C12D.FCO,R5C13A.FCI,n11298:FCITOFCO_DEL, 0.162,R5C13A.FCI,R5C13A.FCO,SLICE_59:ROUTE, 0.000,R5C13A.FCO,R5C13B.FCI,n11299:FCITOFCO_DEL, 0.162,R5C13B.FCI,R5C13B.FCO,SLICE_58:ROUTE, 0.000,R5C13B.FCO,R5C13C.FCI,n11300:FCITOFCO_DEL, 0.162,R5C13C.FCI,R5C13C.FCO,SLICE_57:ROUTE, 0.000,R5C13C.FCO,R5C13D.FCI,n11301:FCITOFCO_DEL, 0.162,R5C13D.FCI,R5C13D.FCO,SLICE_56:ROUTE, 0.000,R5C13D.FCO,R5C14A.FCI,n11302:FCITOF1_DEL, 0.643,R5C14A.FCI,R5C14A.F1,SLICE_55:ROUTE, 0.000,R5C14A.F1,R5C14A.DI1,n2797">Data path</A> uart_rx1/SLICE_2286 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9D.CLK to       R3C9D.Q1 <A href="#@comp:uart_rx1/SLICE_2286">uart_rx1/SLICE_2286</A> (from <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>)
ROUTE         4     0.771<A href="#@net:o_Rx_Byte_c_6:R3C9D.Q1:R3C8C.C0:0.771">       R3C9D.Q1 to R3C8C.C0      </A> <A href="#@net:o_Rx_Byte_c_6">o_Rx_Byte_c_6</A>
CTOF_DEL    ---     0.495       R3C8C.C0 to       R3C8C.F0 <A href="#@comp:SLICE_2408">SLICE_2408</A>
ROUTE        10     1.030<A href="#@net:n8225:R3C8C.F0:R3C6A.A0:1.030">       R3C8C.F0 to R3C6A.A0      </A> <A href="#@net:n8225">n8225</A>
CTOF_DEL    ---     0.495       R3C6A.A0 to       R3C6A.F0 <A href="#@comp:SLICE_2405">SLICE_2405</A>
ROUTE         1     0.656<A href="#@net:n12919:R3C6A.F0:R3C6A.A1:0.656">       R3C6A.F0 to R3C6A.A1      </A> <A href="#@net:n12919">n12919</A>
CTOF_DEL    ---     0.495       R3C6A.A1 to       R3C6A.F1 <A href="#@comp:SLICE_2405">SLICE_2405</A>
ROUTE         1     0.626<A href="#@net:n13372:R3C6A.F1:R3C6D.D1:0.626">       R3C6A.F1 to R3C6D.D1      </A> <A href="#@net:n13372">n13372</A>
CTOF_DEL    ---     0.495       R3C6D.D1 to       R3C6D.F1 <A href="#@comp:SLICE_2403">SLICE_2403</A>
ROUTE        75     0.729<A href="#@net:n9000:R3C6D.F1:R3C8D.D0:0.729">       R3C6D.F1 to R3C8D.D0      </A> <A href="#@net:n9000">n9000</A>
CTOF_DEL    ---     0.495       R3C8D.D0 to       R3C8D.F0 <A href="#@comp:SLICE_2475">SLICE_2475</A>
ROUTE         1     1.810<A href="#@net:n9593:R3C8D.F0:R5C6D.A0:1.810">       R3C8D.F0 to R5C6D.A0      </A> <A href="#@net:n9593">n9593</A>
C0TOFCO_DE  ---     1.023       R5C6D.A0 to      R5C6D.FCO <A href="#@comp:SLICE_84">SLICE_84</A>
ROUTE         1     0.000<A href="#@net:n11274:R5C6D.FCO:R5C7A.FCI:0.000">      R5C6D.FCO to R5C7A.FCI     </A> <A href="#@net:n11274">n11274</A>
FCITOFCO_D  ---     0.162      R5C7A.FCI to      R5C7A.FCO <A href="#@comp:SLICE_83">SLICE_83</A>
ROUTE         1     0.000<A href="#@net:n11275:R5C7A.FCO:R5C7B.FCI:0.000">      R5C7A.FCO to R5C7B.FCI     </A> <A href="#@net:n11275">n11275</A>
FCITOFCO_D  ---     0.162      R5C7B.FCI to      R5C7B.FCO <A href="#@comp:SLICE_82">SLICE_82</A>
ROUTE         1     0.000<A href="#@net:n11276:R5C7B.FCO:R5C7C.FCI:0.000">      R5C7B.FCO to R5C7C.FCI     </A> <A href="#@net:n11276">n11276</A>
FCITOFCO_D  ---     0.162      R5C7C.FCI to      R5C7C.FCO <A href="#@comp:SLICE_81">SLICE_81</A>
ROUTE         1     0.000<A href="#@net:n11277:R5C7C.FCO:R5C7D.FCI:0.000">      R5C7C.FCO to R5C7D.FCI     </A> <A href="#@net:n11277">n11277</A>
FCITOFCO_D  ---     0.162      R5C7D.FCI to      R5C7D.FCO <A href="#@comp:SLICE_80">SLICE_80</A>
ROUTE         1     0.000<A href="#@net:n11278:R5C7D.FCO:R5C8A.FCI:0.000">      R5C7D.FCO to R5C8A.FCI     </A> <A href="#@net:n11278">n11278</A>
FCITOFCO_D  ---     0.162      R5C8A.FCI to      R5C8A.FCO <A href="#@comp:SLICE_79">SLICE_79</A>
ROUTE         1     0.000<A href="#@net:n11279:R5C8A.FCO:R5C8B.FCI:0.000">      R5C8A.FCO to R5C8B.FCI     </A> <A href="#@net:n11279">n11279</A>
FCITOFCO_D  ---     0.162      R5C8B.FCI to      R5C8B.FCO <A href="#@comp:SLICE_78">SLICE_78</A>
ROUTE         1     0.000<A href="#@net:n11280:R5C8B.FCO:R5C8C.FCI:0.000">      R5C8B.FCO to R5C8C.FCI     </A> <A href="#@net:n11280">n11280</A>
FCITOFCO_D  ---     0.162      R5C8C.FCI to      R5C8C.FCO <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.000<A href="#@net:n11281:R5C8C.FCO:R5C8D.FCI:0.000">      R5C8C.FCO to R5C8D.FCI     </A> <A href="#@net:n11281">n11281</A>
FCITOFCO_D  ---     0.162      R5C8D.FCI to      R5C8D.FCO <A href="#@comp:SLICE_76">SLICE_76</A>
ROUTE         1     0.000<A href="#@net:n11282:R5C8D.FCO:R5C9A.FCI:0.000">      R5C8D.FCO to R5C9A.FCI     </A> <A href="#@net:n11282">n11282</A>
FCITOFCO_D  ---     0.162      R5C9A.FCI to      R5C9A.FCO <A href="#@comp:SLICE_75">SLICE_75</A>
ROUTE         1     0.000<A href="#@net:n11283:R5C9A.FCO:R5C9B.FCI:0.000">      R5C9A.FCO to R5C9B.FCI     </A> <A href="#@net:n11283">n11283</A>
FCITOFCO_D  ---     0.162      R5C9B.FCI to      R5C9B.FCO <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     0.000<A href="#@net:n11284:R5C9B.FCO:R5C9C.FCI:0.000">      R5C9B.FCO to R5C9C.FCI     </A> <A href="#@net:n11284">n11284</A>
FCITOFCO_D  ---     0.162      R5C9C.FCI to      R5C9C.FCO <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     0.000<A href="#@net:n11285:R5C9C.FCO:R5C9D.FCI:0.000">      R5C9C.FCO to R5C9D.FCI     </A> <A href="#@net:n11285">n11285</A>
FCITOFCO_D  ---     0.162      R5C9D.FCI to      R5C9D.FCO <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.000<A href="#@net:n11286:R5C9D.FCO:R5C10A.FCI:0.000">      R5C9D.FCO to R5C10A.FCI    </A> <A href="#@net:n11286">n11286</A>
FCITOFCO_D  ---     0.162     R5C10A.FCI to     R5C10A.FCO <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.000<A href="#@net:n11287:R5C10A.FCO:R5C10B.FCI:0.000">     R5C10A.FCO to R5C10B.FCI    </A> <A href="#@net:n11287">n11287</A>
FCITOFCO_D  ---     0.162     R5C10B.FCI to     R5C10B.FCO <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.000<A href="#@net:n11288:R5C10B.FCO:R5C10C.FCI:0.000">     R5C10B.FCO to R5C10C.FCI    </A> <A href="#@net:n11288">n11288</A>
FCITOFCO_D  ---     0.162     R5C10C.FCI to     R5C10C.FCO <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     0.000<A href="#@net:n11289:R5C10C.FCO:R5C10D.FCI:0.000">     R5C10C.FCO to R5C10D.FCI    </A> <A href="#@net:n11289">n11289</A>
FCITOFCO_D  ---     0.162     R5C10D.FCI to     R5C10D.FCO <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     0.000<A href="#@net:n11290:R5C10D.FCO:R5C11A.FCI:0.000">     R5C10D.FCO to R5C11A.FCI    </A> <A href="#@net:n11290">n11290</A>
FCITOFCO_D  ---     0.162     R5C11A.FCI to     R5C11A.FCO <A href="#@comp:SLICE_67">SLICE_67</A>
ROUTE         1     0.000<A href="#@net:n11291:R5C11A.FCO:R5C11B.FCI:0.000">     R5C11A.FCO to R5C11B.FCI    </A> <A href="#@net:n11291">n11291</A>
FCITOFCO_D  ---     0.162     R5C11B.FCI to     R5C11B.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n11292:R5C11B.FCO:R5C11C.FCI:0.000">     R5C11B.FCO to R5C11C.FCI    </A> <A href="#@net:n11292">n11292</A>
FCITOFCO_D  ---     0.162     R5C11C.FCI to     R5C11C.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n11293:R5C11C.FCO:R5C11D.FCI:0.000">     R5C11C.FCO to R5C11D.FCI    </A> <A href="#@net:n11293">n11293</A>
FCITOFCO_D  ---     0.162     R5C11D.FCI to     R5C11D.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n11294:R5C11D.FCO:R5C12A.FCI:0.000">     R5C11D.FCO to R5C12A.FCI    </A> <A href="#@net:n11294">n11294</A>
FCITOFCO_D  ---     0.162     R5C12A.FCI to     R5C12A.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n11295:R5C12A.FCO:R5C12B.FCI:0.000">     R5C12A.FCO to R5C12B.FCI    </A> <A href="#@net:n11295">n11295</A>
FCITOFCO_D  ---     0.162     R5C12B.FCI to     R5C12B.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n11296:R5C12B.FCO:R5C12C.FCI:0.000">     R5C12B.FCO to R5C12C.FCI    </A> <A href="#@net:n11296">n11296</A>
FCITOFCO_D  ---     0.162     R5C12C.FCI to     R5C12C.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n11297:R5C12C.FCO:R5C12D.FCI:0.000">     R5C12C.FCO to R5C12D.FCI    </A> <A href="#@net:n11297">n11297</A>
FCITOFCO_D  ---     0.162     R5C12D.FCI to     R5C12D.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n11298:R5C12D.FCO:R5C13A.FCI:0.000">     R5C12D.FCO to R5C13A.FCI    </A> <A href="#@net:n11298">n11298</A>
FCITOFCO_D  ---     0.162     R5C13A.FCI to     R5C13A.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n11299:R5C13A.FCO:R5C13B.FCI:0.000">     R5C13A.FCO to R5C13B.FCI    </A> <A href="#@net:n11299">n11299</A>
FCITOFCO_D  ---     0.162     R5C13B.FCI to     R5C13B.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n11300:R5C13B.FCO:R5C13C.FCI:0.000">     R5C13B.FCO to R5C13C.FCI    </A> <A href="#@net:n11300">n11300</A>
FCITOFCO_D  ---     0.162     R5C13C.FCI to     R5C13C.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n11301:R5C13C.FCO:R5C13D.FCI:0.000">     R5C13C.FCO to R5C13D.FCI    </A> <A href="#@net:n11301">n11301</A>
FCITOFCO_D  ---     0.162     R5C13D.FCI to     R5C13D.FCO <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n11302:R5C13D.FCO:R5C14A.FCI:0.000">     R5C13D.FCO to R5C14A.FCI    </A> <A href="#@net:n11302">n11302</A>
FCITOF1_DE  ---     0.643     R5C14A.FCI to      R5C14A.F1 <A href="#@comp:SLICE_55">SLICE_55</A>
ROUTE         1     0.000<A href="#@net:n2797:R5C14A.F1:R5C14A.DI1:0.000">      R5C14A.F1 to R5C14A.DI1    </A> <A href="#@net:n2797">n2797</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   14.751   (61.9% logic, 38.1% route), 36 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.161,OSC.OSC,R21C2B.CLK,osc_clk:REG_DEL, 0.452,R21C2B.CLK,R21C2B.Q1,uart_rx1/SLICE_12:ROUTE, 3.213,R21C2B.Q1,R3C9D.CLK,uart_rx1/UartClk[2]">Source Clock Path</A> OSCH_inst to uart_rx1/SLICE_2286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161<A href="#@net:osc_clk:OSC.OSC:R21C2B.CLK:4.161">        OSC.OSC to R21C2B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 <A href="#@comp:uart_rx1/SLICE_12">uart_rx1/SLICE_12</A>
ROUTE        30     3.213<A href="#@net:uart_rx1/UartClk[2]:R21C2B.Q1:R3C9D.CLK:3.213">      R21C2B.Q1 to R3C9D.CLK     </A> <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>
                  --------
                    7.826   (5.8% logic, 94.2% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.199,OSC.OSC,R5C14A.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R5C14A.CLK:4.199">        OSC.OSC to R5C14A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 7.208ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:uart_rx1/SLICE_2286">uart_rx1/o_Rx_Byte_i7</A>  (from <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_55">phase_inc_carrGen_i0_i62</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              14.693ns  (61.7% logic, 38.3% route), 36 logic levels.

 Constraint Details:

     14.693ns physical path delay uart_rx1/SLICE_2286 to SLICE_55 exceeds
     11.278ns delay constraint less
      3.627ns skew and
      0.166ns DIN_SET requirement (totaling 7.485ns) by 7.208ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.452,R3C9D.CLK,R3C9D.Q1,uart_rx1/SLICE_2286:ROUTE, 0.771,R3C9D.Q1,R3C8C.C0,o_Rx_Byte_c_6:CTOF_DEL, 0.495,R3C8C.C0,R3C8C.F0,SLICE_2408:ROUTE, 1.030,R3C8C.F0,R3C6A.A0,n8225:CTOF_DEL, 0.495,R3C6A.A0,R3C6A.F0,SLICE_2405:ROUTE, 0.656,R3C6A.F0,R3C6A.A1,n12919:CTOF_DEL, 0.495,R3C6A.A1,R3C6A.F1,SLICE_2405:ROUTE, 0.626,R3C6A.F1,R3C6D.D1,n13372:CTOF_DEL, 0.495,R3C6D.D1,R3C6D.F1,SLICE_2403:ROUTE, 0.729,R3C6D.F1,R3C8D.D0,n9000:CTOF_DEL, 0.495,R3C8D.D0,R3C8D.F0,SLICE_2475:ROUTE, 1.810,R3C8D.F0,R5C6D.A0,n9593:C0TOFCO_DEL, 1.023,R5C6D.A0,R5C6D.FCO,SLICE_84:ROUTE, 0.000,R5C6D.FCO,R5C7A.FCI,n11274:FCITOFCO_DEL, 0.162,R5C7A.FCI,R5C7A.FCO,SLICE_83:ROUTE, 0.000,R5C7A.FCO,R5C7B.FCI,n11275:FCITOFCO_DEL, 0.162,R5C7B.FCI,R5C7B.FCO,SLICE_82:ROUTE, 0.000,R5C7B.FCO,R5C7C.FCI,n11276:FCITOFCO_DEL, 0.162,R5C7C.FCI,R5C7C.FCO,SLICE_81:ROUTE, 0.000,R5C7C.FCO,R5C7D.FCI,n11277:FCITOFCO_DEL, 0.162,R5C7D.FCI,R5C7D.FCO,SLICE_80:ROUTE, 0.000,R5C7D.FCO,R5C8A.FCI,n11278:FCITOFCO_DEL, 0.162,R5C8A.FCI,R5C8A.FCO,SLICE_79:ROUTE, 0.000,R5C8A.FCO,R5C8B.FCI,n11279:FCITOFCO_DEL, 0.162,R5C8B.FCI,R5C8B.FCO,SLICE_78:ROUTE, 0.000,R5C8B.FCO,R5C8C.FCI,n11280:FCITOFCO_DEL, 0.162,R5C8C.FCI,R5C8C.FCO,SLICE_77:ROUTE, 0.000,R5C8C.FCO,R5C8D.FCI,n11281:FCITOFCO_DEL, 0.162,R5C8D.FCI,R5C8D.FCO,SLICE_76:ROUTE, 0.000,R5C8D.FCO,R5C9A.FCI,n11282:FCITOFCO_DEL, 0.162,R5C9A.FCI,R5C9A.FCO,SLICE_75:ROUTE, 0.000,R5C9A.FCO,R5C9B.FCI,n11283:FCITOFCO_DEL, 0.162,R5C9B.FCI,R5C9B.FCO,SLICE_74:ROUTE, 0.000,R5C9B.FCO,R5C9C.FCI,n11284:FCITOFCO_DEL, 0.162,R5C9C.FCI,R5C9C.FCO,SLICE_73:ROUTE, 0.000,R5C9C.FCO,R5C9D.FCI,n11285:FCITOFCO_DEL, 0.162,R5C9D.FCI,R5C9D.FCO,SLICE_72:ROUTE, 0.000,R5C9D.FCO,R5C10A.FCI,n11286:FCITOFCO_DEL, 0.162,R5C10A.FCI,R5C10A.FCO,SLICE_71:ROUTE, 0.000,R5C10A.FCO,R5C10B.FCI,n11287:FCITOFCO_DEL, 0.162,R5C10B.FCI,R5C10B.FCO,SLICE_70:ROUTE, 0.000,R5C10B.FCO,R5C10C.FCI,n11288:FCITOFCO_DEL, 0.162,R5C10C.FCI,R5C10C.FCO,SLICE_69:ROUTE, 0.000,R5C10C.FCO,R5C10D.FCI,n11289:FCITOFCO_DEL, 0.162,R5C10D.FCI,R5C10D.FCO,SLICE_68:ROUTE, 0.000,R5C10D.FCO,R5C11A.FCI,n11290:FCITOFCO_DEL, 0.162,R5C11A.FCI,R5C11A.FCO,SLICE_67:ROUTE, 0.000,R5C11A.FCO,R5C11B.FCI,n11291:FCITOFCO_DEL, 0.162,R5C11B.FCI,R5C11B.FCO,SLICE_66:ROUTE, 0.000,R5C11B.FCO,R5C11C.FCI,n11292:FCITOFCO_DEL, 0.162,R5C11C.FCI,R5C11C.FCO,SLICE_65:ROUTE, 0.000,R5C11C.FCO,R5C11D.FCI,n11293:FCITOFCO_DEL, 0.162,R5C11D.FCI,R5C11D.FCO,SLICE_64:ROUTE, 0.000,R5C11D.FCO,R5C12A.FCI,n11294:FCITOFCO_DEL, 0.162,R5C12A.FCI,R5C12A.FCO,SLICE_63:ROUTE, 0.000,R5C12A.FCO,R5C12B.FCI,n11295:FCITOFCO_DEL, 0.162,R5C12B.FCI,R5C12B.FCO,SLICE_62:ROUTE, 0.000,R5C12B.FCO,R5C12C.FCI,n11296:FCITOFCO_DEL, 0.162,R5C12C.FCI,R5C12C.FCO,SLICE_61:ROUTE, 0.000,R5C12C.FCO,R5C12D.FCI,n11297:FCITOFCO_DEL, 0.162,R5C12D.FCI,R5C12D.FCO,SLICE_60:ROUTE, 0.000,R5C12D.FCO,R5C13A.FCI,n11298:FCITOFCO_DEL, 0.162,R5C13A.FCI,R5C13A.FCO,SLICE_59:ROUTE, 0.000,R5C13A.FCO,R5C13B.FCI,n11299:FCITOFCO_DEL, 0.162,R5C13B.FCI,R5C13B.FCO,SLICE_58:ROUTE, 0.000,R5C13B.FCO,R5C13C.FCI,n11300:FCITOFCO_DEL, 0.162,R5C13C.FCI,R5C13C.FCO,SLICE_57:ROUTE, 0.000,R5C13C.FCO,R5C13D.FCI,n11301:FCITOFCO_DEL, 0.162,R5C13D.FCI,R5C13D.FCO,SLICE_56:ROUTE, 0.000,R5C13D.FCO,R5C14A.FCI,n11302:FCITOF0_DEL, 0.585,R5C14A.FCI,R5C14A.F0,SLICE_55:ROUTE, 0.000,R5C14A.F0,R5C14A.DI0,n2798">Data path</A> uart_rx1/SLICE_2286 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9D.CLK to       R3C9D.Q1 <A href="#@comp:uart_rx1/SLICE_2286">uart_rx1/SLICE_2286</A> (from <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>)
ROUTE         4     0.771<A href="#@net:o_Rx_Byte_c_6:R3C9D.Q1:R3C8C.C0:0.771">       R3C9D.Q1 to R3C8C.C0      </A> <A href="#@net:o_Rx_Byte_c_6">o_Rx_Byte_c_6</A>
CTOF_DEL    ---     0.495       R3C8C.C0 to       R3C8C.F0 <A href="#@comp:SLICE_2408">SLICE_2408</A>
ROUTE        10     1.030<A href="#@net:n8225:R3C8C.F0:R3C6A.A0:1.030">       R3C8C.F0 to R3C6A.A0      </A> <A href="#@net:n8225">n8225</A>
CTOF_DEL    ---     0.495       R3C6A.A0 to       R3C6A.F0 <A href="#@comp:SLICE_2405">SLICE_2405</A>
ROUTE         1     0.656<A href="#@net:n12919:R3C6A.F0:R3C6A.A1:0.656">       R3C6A.F0 to R3C6A.A1      </A> <A href="#@net:n12919">n12919</A>
CTOF_DEL    ---     0.495       R3C6A.A1 to       R3C6A.F1 <A href="#@comp:SLICE_2405">SLICE_2405</A>
ROUTE         1     0.626<A href="#@net:n13372:R3C6A.F1:R3C6D.D1:0.626">       R3C6A.F1 to R3C6D.D1      </A> <A href="#@net:n13372">n13372</A>
CTOF_DEL    ---     0.495       R3C6D.D1 to       R3C6D.F1 <A href="#@comp:SLICE_2403">SLICE_2403</A>
ROUTE        75     0.729<A href="#@net:n9000:R3C6D.F1:R3C8D.D0:0.729">       R3C6D.F1 to R3C8D.D0      </A> <A href="#@net:n9000">n9000</A>
CTOF_DEL    ---     0.495       R3C8D.D0 to       R3C8D.F0 <A href="#@comp:SLICE_2475">SLICE_2475</A>
ROUTE         1     1.810<A href="#@net:n9593:R3C8D.F0:R5C6D.A0:1.810">       R3C8D.F0 to R5C6D.A0      </A> <A href="#@net:n9593">n9593</A>
C0TOFCO_DE  ---     1.023       R5C6D.A0 to      R5C6D.FCO <A href="#@comp:SLICE_84">SLICE_84</A>
ROUTE         1     0.000<A href="#@net:n11274:R5C6D.FCO:R5C7A.FCI:0.000">      R5C6D.FCO to R5C7A.FCI     </A> <A href="#@net:n11274">n11274</A>
FCITOFCO_D  ---     0.162      R5C7A.FCI to      R5C7A.FCO <A href="#@comp:SLICE_83">SLICE_83</A>
ROUTE         1     0.000<A href="#@net:n11275:R5C7A.FCO:R5C7B.FCI:0.000">      R5C7A.FCO to R5C7B.FCI     </A> <A href="#@net:n11275">n11275</A>
FCITOFCO_D  ---     0.162      R5C7B.FCI to      R5C7B.FCO <A href="#@comp:SLICE_82">SLICE_82</A>
ROUTE         1     0.000<A href="#@net:n11276:R5C7B.FCO:R5C7C.FCI:0.000">      R5C7B.FCO to R5C7C.FCI     </A> <A href="#@net:n11276">n11276</A>
FCITOFCO_D  ---     0.162      R5C7C.FCI to      R5C7C.FCO <A href="#@comp:SLICE_81">SLICE_81</A>
ROUTE         1     0.000<A href="#@net:n11277:R5C7C.FCO:R5C7D.FCI:0.000">      R5C7C.FCO to R5C7D.FCI     </A> <A href="#@net:n11277">n11277</A>
FCITOFCO_D  ---     0.162      R5C7D.FCI to      R5C7D.FCO <A href="#@comp:SLICE_80">SLICE_80</A>
ROUTE         1     0.000<A href="#@net:n11278:R5C7D.FCO:R5C8A.FCI:0.000">      R5C7D.FCO to R5C8A.FCI     </A> <A href="#@net:n11278">n11278</A>
FCITOFCO_D  ---     0.162      R5C8A.FCI to      R5C8A.FCO <A href="#@comp:SLICE_79">SLICE_79</A>
ROUTE         1     0.000<A href="#@net:n11279:R5C8A.FCO:R5C8B.FCI:0.000">      R5C8A.FCO to R5C8B.FCI     </A> <A href="#@net:n11279">n11279</A>
FCITOFCO_D  ---     0.162      R5C8B.FCI to      R5C8B.FCO <A href="#@comp:SLICE_78">SLICE_78</A>
ROUTE         1     0.000<A href="#@net:n11280:R5C8B.FCO:R5C8C.FCI:0.000">      R5C8B.FCO to R5C8C.FCI     </A> <A href="#@net:n11280">n11280</A>
FCITOFCO_D  ---     0.162      R5C8C.FCI to      R5C8C.FCO <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.000<A href="#@net:n11281:R5C8C.FCO:R5C8D.FCI:0.000">      R5C8C.FCO to R5C8D.FCI     </A> <A href="#@net:n11281">n11281</A>
FCITOFCO_D  ---     0.162      R5C8D.FCI to      R5C8D.FCO <A href="#@comp:SLICE_76">SLICE_76</A>
ROUTE         1     0.000<A href="#@net:n11282:R5C8D.FCO:R5C9A.FCI:0.000">      R5C8D.FCO to R5C9A.FCI     </A> <A href="#@net:n11282">n11282</A>
FCITOFCO_D  ---     0.162      R5C9A.FCI to      R5C9A.FCO <A href="#@comp:SLICE_75">SLICE_75</A>
ROUTE         1     0.000<A href="#@net:n11283:R5C9A.FCO:R5C9B.FCI:0.000">      R5C9A.FCO to R5C9B.FCI     </A> <A href="#@net:n11283">n11283</A>
FCITOFCO_D  ---     0.162      R5C9B.FCI to      R5C9B.FCO <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     0.000<A href="#@net:n11284:R5C9B.FCO:R5C9C.FCI:0.000">      R5C9B.FCO to R5C9C.FCI     </A> <A href="#@net:n11284">n11284</A>
FCITOFCO_D  ---     0.162      R5C9C.FCI to      R5C9C.FCO <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     0.000<A href="#@net:n11285:R5C9C.FCO:R5C9D.FCI:0.000">      R5C9C.FCO to R5C9D.FCI     </A> <A href="#@net:n11285">n11285</A>
FCITOFCO_D  ---     0.162      R5C9D.FCI to      R5C9D.FCO <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.000<A href="#@net:n11286:R5C9D.FCO:R5C10A.FCI:0.000">      R5C9D.FCO to R5C10A.FCI    </A> <A href="#@net:n11286">n11286</A>
FCITOFCO_D  ---     0.162     R5C10A.FCI to     R5C10A.FCO <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.000<A href="#@net:n11287:R5C10A.FCO:R5C10B.FCI:0.000">     R5C10A.FCO to R5C10B.FCI    </A> <A href="#@net:n11287">n11287</A>
FCITOFCO_D  ---     0.162     R5C10B.FCI to     R5C10B.FCO <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.000<A href="#@net:n11288:R5C10B.FCO:R5C10C.FCI:0.000">     R5C10B.FCO to R5C10C.FCI    </A> <A href="#@net:n11288">n11288</A>
FCITOFCO_D  ---     0.162     R5C10C.FCI to     R5C10C.FCO <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     0.000<A href="#@net:n11289:R5C10C.FCO:R5C10D.FCI:0.000">     R5C10C.FCO to R5C10D.FCI    </A> <A href="#@net:n11289">n11289</A>
FCITOFCO_D  ---     0.162     R5C10D.FCI to     R5C10D.FCO <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     0.000<A href="#@net:n11290:R5C10D.FCO:R5C11A.FCI:0.000">     R5C10D.FCO to R5C11A.FCI    </A> <A href="#@net:n11290">n11290</A>
FCITOFCO_D  ---     0.162     R5C11A.FCI to     R5C11A.FCO <A href="#@comp:SLICE_67">SLICE_67</A>
ROUTE         1     0.000<A href="#@net:n11291:R5C11A.FCO:R5C11B.FCI:0.000">     R5C11A.FCO to R5C11B.FCI    </A> <A href="#@net:n11291">n11291</A>
FCITOFCO_D  ---     0.162     R5C11B.FCI to     R5C11B.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n11292:R5C11B.FCO:R5C11C.FCI:0.000">     R5C11B.FCO to R5C11C.FCI    </A> <A href="#@net:n11292">n11292</A>
FCITOFCO_D  ---     0.162     R5C11C.FCI to     R5C11C.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n11293:R5C11C.FCO:R5C11D.FCI:0.000">     R5C11C.FCO to R5C11D.FCI    </A> <A href="#@net:n11293">n11293</A>
FCITOFCO_D  ---     0.162     R5C11D.FCI to     R5C11D.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n11294:R5C11D.FCO:R5C12A.FCI:0.000">     R5C11D.FCO to R5C12A.FCI    </A> <A href="#@net:n11294">n11294</A>
FCITOFCO_D  ---     0.162     R5C12A.FCI to     R5C12A.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n11295:R5C12A.FCO:R5C12B.FCI:0.000">     R5C12A.FCO to R5C12B.FCI    </A> <A href="#@net:n11295">n11295</A>
FCITOFCO_D  ---     0.162     R5C12B.FCI to     R5C12B.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n11296:R5C12B.FCO:R5C12C.FCI:0.000">     R5C12B.FCO to R5C12C.FCI    </A> <A href="#@net:n11296">n11296</A>
FCITOFCO_D  ---     0.162     R5C12C.FCI to     R5C12C.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n11297:R5C12C.FCO:R5C12D.FCI:0.000">     R5C12C.FCO to R5C12D.FCI    </A> <A href="#@net:n11297">n11297</A>
FCITOFCO_D  ---     0.162     R5C12D.FCI to     R5C12D.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n11298:R5C12D.FCO:R5C13A.FCI:0.000">     R5C12D.FCO to R5C13A.FCI    </A> <A href="#@net:n11298">n11298</A>
FCITOFCO_D  ---     0.162     R5C13A.FCI to     R5C13A.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n11299:R5C13A.FCO:R5C13B.FCI:0.000">     R5C13A.FCO to R5C13B.FCI    </A> <A href="#@net:n11299">n11299</A>
FCITOFCO_D  ---     0.162     R5C13B.FCI to     R5C13B.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n11300:R5C13B.FCO:R5C13C.FCI:0.000">     R5C13B.FCO to R5C13C.FCI    </A> <A href="#@net:n11300">n11300</A>
FCITOFCO_D  ---     0.162     R5C13C.FCI to     R5C13C.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n11301:R5C13C.FCO:R5C13D.FCI:0.000">     R5C13C.FCO to R5C13D.FCI    </A> <A href="#@net:n11301">n11301</A>
FCITOFCO_D  ---     0.162     R5C13D.FCI to     R5C13D.FCO <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n11302:R5C13D.FCO:R5C14A.FCI:0.000">     R5C13D.FCO to R5C14A.FCI    </A> <A href="#@net:n11302">n11302</A>
FCITOF0_DE  ---     0.585     R5C14A.FCI to      R5C14A.F0 <A href="#@comp:SLICE_55">SLICE_55</A>
ROUTE         1     0.000<A href="#@net:n2798:R5C14A.F0:R5C14A.DI0:0.000">      R5C14A.F0 to R5C14A.DI0    </A> <A href="#@net:n2798">n2798</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   14.693   (61.7% logic, 38.3% route), 36 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.161,OSC.OSC,R21C2B.CLK,osc_clk:REG_DEL, 0.452,R21C2B.CLK,R21C2B.Q1,uart_rx1/SLICE_12:ROUTE, 3.213,R21C2B.Q1,R3C9D.CLK,uart_rx1/UartClk[2]">Source Clock Path</A> OSCH_inst to uart_rx1/SLICE_2286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161<A href="#@net:osc_clk:OSC.OSC:R21C2B.CLK:4.161">        OSC.OSC to R21C2B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 <A href="#@comp:uart_rx1/SLICE_12">uart_rx1/SLICE_12</A>
ROUTE        30     3.213<A href="#@net:uart_rx1/UartClk[2]:R21C2B.Q1:R3C9D.CLK:3.213">      R21C2B.Q1 to R3C9D.CLK     </A> <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>
                  --------
                    7.826   (5.8% logic, 94.2% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.199,OSC.OSC,R5C14A.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R5C14A.CLK:4.199">        OSC.OSC to R5C14A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 7.164ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2408">uart_rx1/o_Rx_Byte_i8</A>  (from <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_55">phase_inc_carrGen_i0_i63</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              14.649ns  (62.3% logic, 37.7% route), 36 logic levels.

 Constraint Details:

     14.649ns physical path delay SLICE_2408 to SLICE_55 exceeds
     11.278ns delay constraint less
      3.627ns skew and
      0.166ns DIN_SET requirement (totaling 7.485ns) by 7.164ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.452,R3C8C.CLK,R3C8C.Q0,SLICE_2408:ROUTE, 0.669,R3C8C.Q0,R3C8C.A0,o_Rx_Byte_c_7:CTOF_DEL, 0.495,R3C8C.A0,R3C8C.F0,SLICE_2408:ROUTE, 1.030,R3C8C.F0,R3C6A.A0,n8225:CTOF_DEL, 0.495,R3C6A.A0,R3C6A.F0,SLICE_2405:ROUTE, 0.656,R3C6A.F0,R3C6A.A1,n12919:CTOF_DEL, 0.495,R3C6A.A1,R3C6A.F1,SLICE_2405:ROUTE, 0.626,R3C6A.F1,R3C6D.D1,n13372:CTOF_DEL, 0.495,R3C6D.D1,R3C6D.F1,SLICE_2403:ROUTE, 0.729,R3C6D.F1,R3C8D.D0,n9000:CTOF_DEL, 0.495,R3C8D.D0,R3C8D.F0,SLICE_2475:ROUTE, 1.810,R3C8D.F0,R5C6D.A0,n9593:C0TOFCO_DEL, 1.023,R5C6D.A0,R5C6D.FCO,SLICE_84:ROUTE, 0.000,R5C6D.FCO,R5C7A.FCI,n11274:FCITOFCO_DEL, 0.162,R5C7A.FCI,R5C7A.FCO,SLICE_83:ROUTE, 0.000,R5C7A.FCO,R5C7B.FCI,n11275:FCITOFCO_DEL, 0.162,R5C7B.FCI,R5C7B.FCO,SLICE_82:ROUTE, 0.000,R5C7B.FCO,R5C7C.FCI,n11276:FCITOFCO_DEL, 0.162,R5C7C.FCI,R5C7C.FCO,SLICE_81:ROUTE, 0.000,R5C7C.FCO,R5C7D.FCI,n11277:FCITOFCO_DEL, 0.162,R5C7D.FCI,R5C7D.FCO,SLICE_80:ROUTE, 0.000,R5C7D.FCO,R5C8A.FCI,n11278:FCITOFCO_DEL, 0.162,R5C8A.FCI,R5C8A.FCO,SLICE_79:ROUTE, 0.000,R5C8A.FCO,R5C8B.FCI,n11279:FCITOFCO_DEL, 0.162,R5C8B.FCI,R5C8B.FCO,SLICE_78:ROUTE, 0.000,R5C8B.FCO,R5C8C.FCI,n11280:FCITOFCO_DEL, 0.162,R5C8C.FCI,R5C8C.FCO,SLICE_77:ROUTE, 0.000,R5C8C.FCO,R5C8D.FCI,n11281:FCITOFCO_DEL, 0.162,R5C8D.FCI,R5C8D.FCO,SLICE_76:ROUTE, 0.000,R5C8D.FCO,R5C9A.FCI,n11282:FCITOFCO_DEL, 0.162,R5C9A.FCI,R5C9A.FCO,SLICE_75:ROUTE, 0.000,R5C9A.FCO,R5C9B.FCI,n11283:FCITOFCO_DEL, 0.162,R5C9B.FCI,R5C9B.FCO,SLICE_74:ROUTE, 0.000,R5C9B.FCO,R5C9C.FCI,n11284:FCITOFCO_DEL, 0.162,R5C9C.FCI,R5C9C.FCO,SLICE_73:ROUTE, 0.000,R5C9C.FCO,R5C9D.FCI,n11285:FCITOFCO_DEL, 0.162,R5C9D.FCI,R5C9D.FCO,SLICE_72:ROUTE, 0.000,R5C9D.FCO,R5C10A.FCI,n11286:FCITOFCO_DEL, 0.162,R5C10A.FCI,R5C10A.FCO,SLICE_71:ROUTE, 0.000,R5C10A.FCO,R5C10B.FCI,n11287:FCITOFCO_DEL, 0.162,R5C10B.FCI,R5C10B.FCO,SLICE_70:ROUTE, 0.000,R5C10B.FCO,R5C10C.FCI,n11288:FCITOFCO_DEL, 0.162,R5C10C.FCI,R5C10C.FCO,SLICE_69:ROUTE, 0.000,R5C10C.FCO,R5C10D.FCI,n11289:FCITOFCO_DEL, 0.162,R5C10D.FCI,R5C10D.FCO,SLICE_68:ROUTE, 0.000,R5C10D.FCO,R5C11A.FCI,n11290:FCITOFCO_DEL, 0.162,R5C11A.FCI,R5C11A.FCO,SLICE_67:ROUTE, 0.000,R5C11A.FCO,R5C11B.FCI,n11291:FCITOFCO_DEL, 0.162,R5C11B.FCI,R5C11B.FCO,SLICE_66:ROUTE, 0.000,R5C11B.FCO,R5C11C.FCI,n11292:FCITOFCO_DEL, 0.162,R5C11C.FCI,R5C11C.FCO,SLICE_65:ROUTE, 0.000,R5C11C.FCO,R5C11D.FCI,n11293:FCITOFCO_DEL, 0.162,R5C11D.FCI,R5C11D.FCO,SLICE_64:ROUTE, 0.000,R5C11D.FCO,R5C12A.FCI,n11294:FCITOFCO_DEL, 0.162,R5C12A.FCI,R5C12A.FCO,SLICE_63:ROUTE, 0.000,R5C12A.FCO,R5C12B.FCI,n11295:FCITOFCO_DEL, 0.162,R5C12B.FCI,R5C12B.FCO,SLICE_62:ROUTE, 0.000,R5C12B.FCO,R5C12C.FCI,n11296:FCITOFCO_DEL, 0.162,R5C12C.FCI,R5C12C.FCO,SLICE_61:ROUTE, 0.000,R5C12C.FCO,R5C12D.FCI,n11297:FCITOFCO_DEL, 0.162,R5C12D.FCI,R5C12D.FCO,SLICE_60:ROUTE, 0.000,R5C12D.FCO,R5C13A.FCI,n11298:FCITOFCO_DEL, 0.162,R5C13A.FCI,R5C13A.FCO,SLICE_59:ROUTE, 0.000,R5C13A.FCO,R5C13B.FCI,n11299:FCITOFCO_DEL, 0.162,R5C13B.FCI,R5C13B.FCO,SLICE_58:ROUTE, 0.000,R5C13B.FCO,R5C13C.FCI,n11300:FCITOFCO_DEL, 0.162,R5C13C.FCI,R5C13C.FCO,SLICE_57:ROUTE, 0.000,R5C13C.FCO,R5C13D.FCI,n11301:FCITOFCO_DEL, 0.162,R5C13D.FCI,R5C13D.FCO,SLICE_56:ROUTE, 0.000,R5C13D.FCO,R5C14A.FCI,n11302:FCITOF1_DEL, 0.643,R5C14A.FCI,R5C14A.F1,SLICE_55:ROUTE, 0.000,R5C14A.F1,R5C14A.DI1,n2797">Data path</A> SLICE_2408 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C8C.CLK to       R3C8C.Q0 <A href="#@comp:SLICE_2408">SLICE_2408</A> (from <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>)
ROUTE         3     0.669<A href="#@net:o_Rx_Byte_c_7:R3C8C.Q0:R3C8C.A0:0.669">       R3C8C.Q0 to R3C8C.A0      </A> <A href="#@net:o_Rx_Byte_c_7">o_Rx_Byte_c_7</A>
CTOF_DEL    ---     0.495       R3C8C.A0 to       R3C8C.F0 <A href="#@comp:SLICE_2408">SLICE_2408</A>
ROUTE        10     1.030<A href="#@net:n8225:R3C8C.F0:R3C6A.A0:1.030">       R3C8C.F0 to R3C6A.A0      </A> <A href="#@net:n8225">n8225</A>
CTOF_DEL    ---     0.495       R3C6A.A0 to       R3C6A.F0 <A href="#@comp:SLICE_2405">SLICE_2405</A>
ROUTE         1     0.656<A href="#@net:n12919:R3C6A.F0:R3C6A.A1:0.656">       R3C6A.F0 to R3C6A.A1      </A> <A href="#@net:n12919">n12919</A>
CTOF_DEL    ---     0.495       R3C6A.A1 to       R3C6A.F1 <A href="#@comp:SLICE_2405">SLICE_2405</A>
ROUTE         1     0.626<A href="#@net:n13372:R3C6A.F1:R3C6D.D1:0.626">       R3C6A.F1 to R3C6D.D1      </A> <A href="#@net:n13372">n13372</A>
CTOF_DEL    ---     0.495       R3C6D.D1 to       R3C6D.F1 <A href="#@comp:SLICE_2403">SLICE_2403</A>
ROUTE        75     0.729<A href="#@net:n9000:R3C6D.F1:R3C8D.D0:0.729">       R3C6D.F1 to R3C8D.D0      </A> <A href="#@net:n9000">n9000</A>
CTOF_DEL    ---     0.495       R3C8D.D0 to       R3C8D.F0 <A href="#@comp:SLICE_2475">SLICE_2475</A>
ROUTE         1     1.810<A href="#@net:n9593:R3C8D.F0:R5C6D.A0:1.810">       R3C8D.F0 to R5C6D.A0      </A> <A href="#@net:n9593">n9593</A>
C0TOFCO_DE  ---     1.023       R5C6D.A0 to      R5C6D.FCO <A href="#@comp:SLICE_84">SLICE_84</A>
ROUTE         1     0.000<A href="#@net:n11274:R5C6D.FCO:R5C7A.FCI:0.000">      R5C6D.FCO to R5C7A.FCI     </A> <A href="#@net:n11274">n11274</A>
FCITOFCO_D  ---     0.162      R5C7A.FCI to      R5C7A.FCO <A href="#@comp:SLICE_83">SLICE_83</A>
ROUTE         1     0.000<A href="#@net:n11275:R5C7A.FCO:R5C7B.FCI:0.000">      R5C7A.FCO to R5C7B.FCI     </A> <A href="#@net:n11275">n11275</A>
FCITOFCO_D  ---     0.162      R5C7B.FCI to      R5C7B.FCO <A href="#@comp:SLICE_82">SLICE_82</A>
ROUTE         1     0.000<A href="#@net:n11276:R5C7B.FCO:R5C7C.FCI:0.000">      R5C7B.FCO to R5C7C.FCI     </A> <A href="#@net:n11276">n11276</A>
FCITOFCO_D  ---     0.162      R5C7C.FCI to      R5C7C.FCO <A href="#@comp:SLICE_81">SLICE_81</A>
ROUTE         1     0.000<A href="#@net:n11277:R5C7C.FCO:R5C7D.FCI:0.000">      R5C7C.FCO to R5C7D.FCI     </A> <A href="#@net:n11277">n11277</A>
FCITOFCO_D  ---     0.162      R5C7D.FCI to      R5C7D.FCO <A href="#@comp:SLICE_80">SLICE_80</A>
ROUTE         1     0.000<A href="#@net:n11278:R5C7D.FCO:R5C8A.FCI:0.000">      R5C7D.FCO to R5C8A.FCI     </A> <A href="#@net:n11278">n11278</A>
FCITOFCO_D  ---     0.162      R5C8A.FCI to      R5C8A.FCO <A href="#@comp:SLICE_79">SLICE_79</A>
ROUTE         1     0.000<A href="#@net:n11279:R5C8A.FCO:R5C8B.FCI:0.000">      R5C8A.FCO to R5C8B.FCI     </A> <A href="#@net:n11279">n11279</A>
FCITOFCO_D  ---     0.162      R5C8B.FCI to      R5C8B.FCO <A href="#@comp:SLICE_78">SLICE_78</A>
ROUTE         1     0.000<A href="#@net:n11280:R5C8B.FCO:R5C8C.FCI:0.000">      R5C8B.FCO to R5C8C.FCI     </A> <A href="#@net:n11280">n11280</A>
FCITOFCO_D  ---     0.162      R5C8C.FCI to      R5C8C.FCO <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.000<A href="#@net:n11281:R5C8C.FCO:R5C8D.FCI:0.000">      R5C8C.FCO to R5C8D.FCI     </A> <A href="#@net:n11281">n11281</A>
FCITOFCO_D  ---     0.162      R5C8D.FCI to      R5C8D.FCO <A href="#@comp:SLICE_76">SLICE_76</A>
ROUTE         1     0.000<A href="#@net:n11282:R5C8D.FCO:R5C9A.FCI:0.000">      R5C8D.FCO to R5C9A.FCI     </A> <A href="#@net:n11282">n11282</A>
FCITOFCO_D  ---     0.162      R5C9A.FCI to      R5C9A.FCO <A href="#@comp:SLICE_75">SLICE_75</A>
ROUTE         1     0.000<A href="#@net:n11283:R5C9A.FCO:R5C9B.FCI:0.000">      R5C9A.FCO to R5C9B.FCI     </A> <A href="#@net:n11283">n11283</A>
FCITOFCO_D  ---     0.162      R5C9B.FCI to      R5C9B.FCO <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     0.000<A href="#@net:n11284:R5C9B.FCO:R5C9C.FCI:0.000">      R5C9B.FCO to R5C9C.FCI     </A> <A href="#@net:n11284">n11284</A>
FCITOFCO_D  ---     0.162      R5C9C.FCI to      R5C9C.FCO <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     0.000<A href="#@net:n11285:R5C9C.FCO:R5C9D.FCI:0.000">      R5C9C.FCO to R5C9D.FCI     </A> <A href="#@net:n11285">n11285</A>
FCITOFCO_D  ---     0.162      R5C9D.FCI to      R5C9D.FCO <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.000<A href="#@net:n11286:R5C9D.FCO:R5C10A.FCI:0.000">      R5C9D.FCO to R5C10A.FCI    </A> <A href="#@net:n11286">n11286</A>
FCITOFCO_D  ---     0.162     R5C10A.FCI to     R5C10A.FCO <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.000<A href="#@net:n11287:R5C10A.FCO:R5C10B.FCI:0.000">     R5C10A.FCO to R5C10B.FCI    </A> <A href="#@net:n11287">n11287</A>
FCITOFCO_D  ---     0.162     R5C10B.FCI to     R5C10B.FCO <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.000<A href="#@net:n11288:R5C10B.FCO:R5C10C.FCI:0.000">     R5C10B.FCO to R5C10C.FCI    </A> <A href="#@net:n11288">n11288</A>
FCITOFCO_D  ---     0.162     R5C10C.FCI to     R5C10C.FCO <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     0.000<A href="#@net:n11289:R5C10C.FCO:R5C10D.FCI:0.000">     R5C10C.FCO to R5C10D.FCI    </A> <A href="#@net:n11289">n11289</A>
FCITOFCO_D  ---     0.162     R5C10D.FCI to     R5C10D.FCO <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     0.000<A href="#@net:n11290:R5C10D.FCO:R5C11A.FCI:0.000">     R5C10D.FCO to R5C11A.FCI    </A> <A href="#@net:n11290">n11290</A>
FCITOFCO_D  ---     0.162     R5C11A.FCI to     R5C11A.FCO <A href="#@comp:SLICE_67">SLICE_67</A>
ROUTE         1     0.000<A href="#@net:n11291:R5C11A.FCO:R5C11B.FCI:0.000">     R5C11A.FCO to R5C11B.FCI    </A> <A href="#@net:n11291">n11291</A>
FCITOFCO_D  ---     0.162     R5C11B.FCI to     R5C11B.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n11292:R5C11B.FCO:R5C11C.FCI:0.000">     R5C11B.FCO to R5C11C.FCI    </A> <A href="#@net:n11292">n11292</A>
FCITOFCO_D  ---     0.162     R5C11C.FCI to     R5C11C.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n11293:R5C11C.FCO:R5C11D.FCI:0.000">     R5C11C.FCO to R5C11D.FCI    </A> <A href="#@net:n11293">n11293</A>
FCITOFCO_D  ---     0.162     R5C11D.FCI to     R5C11D.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n11294:R5C11D.FCO:R5C12A.FCI:0.000">     R5C11D.FCO to R5C12A.FCI    </A> <A href="#@net:n11294">n11294</A>
FCITOFCO_D  ---     0.162     R5C12A.FCI to     R5C12A.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n11295:R5C12A.FCO:R5C12B.FCI:0.000">     R5C12A.FCO to R5C12B.FCI    </A> <A href="#@net:n11295">n11295</A>
FCITOFCO_D  ---     0.162     R5C12B.FCI to     R5C12B.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n11296:R5C12B.FCO:R5C12C.FCI:0.000">     R5C12B.FCO to R5C12C.FCI    </A> <A href="#@net:n11296">n11296</A>
FCITOFCO_D  ---     0.162     R5C12C.FCI to     R5C12C.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n11297:R5C12C.FCO:R5C12D.FCI:0.000">     R5C12C.FCO to R5C12D.FCI    </A> <A href="#@net:n11297">n11297</A>
FCITOFCO_D  ---     0.162     R5C12D.FCI to     R5C12D.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n11298:R5C12D.FCO:R5C13A.FCI:0.000">     R5C12D.FCO to R5C13A.FCI    </A> <A href="#@net:n11298">n11298</A>
FCITOFCO_D  ---     0.162     R5C13A.FCI to     R5C13A.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n11299:R5C13A.FCO:R5C13B.FCI:0.000">     R5C13A.FCO to R5C13B.FCI    </A> <A href="#@net:n11299">n11299</A>
FCITOFCO_D  ---     0.162     R5C13B.FCI to     R5C13B.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n11300:R5C13B.FCO:R5C13C.FCI:0.000">     R5C13B.FCO to R5C13C.FCI    </A> <A href="#@net:n11300">n11300</A>
FCITOFCO_D  ---     0.162     R5C13C.FCI to     R5C13C.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n11301:R5C13C.FCO:R5C13D.FCI:0.000">     R5C13C.FCO to R5C13D.FCI    </A> <A href="#@net:n11301">n11301</A>
FCITOFCO_D  ---     0.162     R5C13D.FCI to     R5C13D.FCO <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n11302:R5C13D.FCO:R5C14A.FCI:0.000">     R5C13D.FCO to R5C14A.FCI    </A> <A href="#@net:n11302">n11302</A>
FCITOF1_DE  ---     0.643     R5C14A.FCI to      R5C14A.F1 <A href="#@comp:SLICE_55">SLICE_55</A>
ROUTE         1     0.000<A href="#@net:n2797:R5C14A.F1:R5C14A.DI1:0.000">      R5C14A.F1 to R5C14A.DI1    </A> <A href="#@net:n2797">n2797</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   14.649   (62.3% logic, 37.7% route), 36 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.161,OSC.OSC,R21C2B.CLK,osc_clk:REG_DEL, 0.452,R21C2B.CLK,R21C2B.Q1,uart_rx1/SLICE_12:ROUTE, 3.213,R21C2B.Q1,R3C8C.CLK,uart_rx1/UartClk[2]">Source Clock Path</A> OSCH_inst to SLICE_2408:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161<A href="#@net:osc_clk:OSC.OSC:R21C2B.CLK:4.161">        OSC.OSC to R21C2B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 <A href="#@comp:uart_rx1/SLICE_12">uart_rx1/SLICE_12</A>
ROUTE        30     3.213<A href="#@net:uart_rx1/UartClk[2]:R21C2B.Q1:R3C8C.CLK:3.213">      R21C2B.Q1 to R3C8C.CLK     </A> <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>
                  --------
                    7.826   (5.8% logic, 94.2% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.199,OSC.OSC,R5C14A.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R5C14A.CLK:4.199">        OSC.OSC to R5C14A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 7.154ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:uart_rx1/SLICE_2286">uart_rx1/o_Rx_Byte_i6</A>  (from <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_55">phase_inc_carrGen_i0_i63</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              14.639ns  (62.4% logic, 37.6% route), 36 logic levels.

 Constraint Details:

     14.639ns physical path delay uart_rx1/SLICE_2286 to SLICE_55 exceeds
     11.278ns delay constraint less
      3.627ns skew and
      0.166ns DIN_SET requirement (totaling 7.485ns) by 7.154ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.452,R3C9D.CLK,R3C9D.Q0,uart_rx1/SLICE_2286:ROUTE, 0.659,R3C9D.Q0,R3C8C.D0,o_Rx_Byte_c_5:CTOF_DEL, 0.495,R3C8C.D0,R3C8C.F0,SLICE_2408:ROUTE, 1.030,R3C8C.F0,R3C6A.A0,n8225:CTOF_DEL, 0.495,R3C6A.A0,R3C6A.F0,SLICE_2405:ROUTE, 0.656,R3C6A.F0,R3C6A.A1,n12919:CTOF_DEL, 0.495,R3C6A.A1,R3C6A.F1,SLICE_2405:ROUTE, 0.626,R3C6A.F1,R3C6D.D1,n13372:CTOF_DEL, 0.495,R3C6D.D1,R3C6D.F1,SLICE_2403:ROUTE, 0.729,R3C6D.F1,R3C8D.D0,n9000:CTOF_DEL, 0.495,R3C8D.D0,R3C8D.F0,SLICE_2475:ROUTE, 1.810,R3C8D.F0,R5C6D.A0,n9593:C0TOFCO_DEL, 1.023,R5C6D.A0,R5C6D.FCO,SLICE_84:ROUTE, 0.000,R5C6D.FCO,R5C7A.FCI,n11274:FCITOFCO_DEL, 0.162,R5C7A.FCI,R5C7A.FCO,SLICE_83:ROUTE, 0.000,R5C7A.FCO,R5C7B.FCI,n11275:FCITOFCO_DEL, 0.162,R5C7B.FCI,R5C7B.FCO,SLICE_82:ROUTE, 0.000,R5C7B.FCO,R5C7C.FCI,n11276:FCITOFCO_DEL, 0.162,R5C7C.FCI,R5C7C.FCO,SLICE_81:ROUTE, 0.000,R5C7C.FCO,R5C7D.FCI,n11277:FCITOFCO_DEL, 0.162,R5C7D.FCI,R5C7D.FCO,SLICE_80:ROUTE, 0.000,R5C7D.FCO,R5C8A.FCI,n11278:FCITOFCO_DEL, 0.162,R5C8A.FCI,R5C8A.FCO,SLICE_79:ROUTE, 0.000,R5C8A.FCO,R5C8B.FCI,n11279:FCITOFCO_DEL, 0.162,R5C8B.FCI,R5C8B.FCO,SLICE_78:ROUTE, 0.000,R5C8B.FCO,R5C8C.FCI,n11280:FCITOFCO_DEL, 0.162,R5C8C.FCI,R5C8C.FCO,SLICE_77:ROUTE, 0.000,R5C8C.FCO,R5C8D.FCI,n11281:FCITOFCO_DEL, 0.162,R5C8D.FCI,R5C8D.FCO,SLICE_76:ROUTE, 0.000,R5C8D.FCO,R5C9A.FCI,n11282:FCITOFCO_DEL, 0.162,R5C9A.FCI,R5C9A.FCO,SLICE_75:ROUTE, 0.000,R5C9A.FCO,R5C9B.FCI,n11283:FCITOFCO_DEL, 0.162,R5C9B.FCI,R5C9B.FCO,SLICE_74:ROUTE, 0.000,R5C9B.FCO,R5C9C.FCI,n11284:FCITOFCO_DEL, 0.162,R5C9C.FCI,R5C9C.FCO,SLICE_73:ROUTE, 0.000,R5C9C.FCO,R5C9D.FCI,n11285:FCITOFCO_DEL, 0.162,R5C9D.FCI,R5C9D.FCO,SLICE_72:ROUTE, 0.000,R5C9D.FCO,R5C10A.FCI,n11286:FCITOFCO_DEL, 0.162,R5C10A.FCI,R5C10A.FCO,SLICE_71:ROUTE, 0.000,R5C10A.FCO,R5C10B.FCI,n11287:FCITOFCO_DEL, 0.162,R5C10B.FCI,R5C10B.FCO,SLICE_70:ROUTE, 0.000,R5C10B.FCO,R5C10C.FCI,n11288:FCITOFCO_DEL, 0.162,R5C10C.FCI,R5C10C.FCO,SLICE_69:ROUTE, 0.000,R5C10C.FCO,R5C10D.FCI,n11289:FCITOFCO_DEL, 0.162,R5C10D.FCI,R5C10D.FCO,SLICE_68:ROUTE, 0.000,R5C10D.FCO,R5C11A.FCI,n11290:FCITOFCO_DEL, 0.162,R5C11A.FCI,R5C11A.FCO,SLICE_67:ROUTE, 0.000,R5C11A.FCO,R5C11B.FCI,n11291:FCITOFCO_DEL, 0.162,R5C11B.FCI,R5C11B.FCO,SLICE_66:ROUTE, 0.000,R5C11B.FCO,R5C11C.FCI,n11292:FCITOFCO_DEL, 0.162,R5C11C.FCI,R5C11C.FCO,SLICE_65:ROUTE, 0.000,R5C11C.FCO,R5C11D.FCI,n11293:FCITOFCO_DEL, 0.162,R5C11D.FCI,R5C11D.FCO,SLICE_64:ROUTE, 0.000,R5C11D.FCO,R5C12A.FCI,n11294:FCITOFCO_DEL, 0.162,R5C12A.FCI,R5C12A.FCO,SLICE_63:ROUTE, 0.000,R5C12A.FCO,R5C12B.FCI,n11295:FCITOFCO_DEL, 0.162,R5C12B.FCI,R5C12B.FCO,SLICE_62:ROUTE, 0.000,R5C12B.FCO,R5C12C.FCI,n11296:FCITOFCO_DEL, 0.162,R5C12C.FCI,R5C12C.FCO,SLICE_61:ROUTE, 0.000,R5C12C.FCO,R5C12D.FCI,n11297:FCITOFCO_DEL, 0.162,R5C12D.FCI,R5C12D.FCO,SLICE_60:ROUTE, 0.000,R5C12D.FCO,R5C13A.FCI,n11298:FCITOFCO_DEL, 0.162,R5C13A.FCI,R5C13A.FCO,SLICE_59:ROUTE, 0.000,R5C13A.FCO,R5C13B.FCI,n11299:FCITOFCO_DEL, 0.162,R5C13B.FCI,R5C13B.FCO,SLICE_58:ROUTE, 0.000,R5C13B.FCO,R5C13C.FCI,n11300:FCITOFCO_DEL, 0.162,R5C13C.FCI,R5C13C.FCO,SLICE_57:ROUTE, 0.000,R5C13C.FCO,R5C13D.FCI,n11301:FCITOFCO_DEL, 0.162,R5C13D.FCI,R5C13D.FCO,SLICE_56:ROUTE, 0.000,R5C13D.FCO,R5C14A.FCI,n11302:FCITOF1_DEL, 0.643,R5C14A.FCI,R5C14A.F1,SLICE_55:ROUTE, 0.000,R5C14A.F1,R5C14A.DI1,n2797">Data path</A> uart_rx1/SLICE_2286 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9D.CLK to       R3C9D.Q0 <A href="#@comp:uart_rx1/SLICE_2286">uart_rx1/SLICE_2286</A> (from <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>)
ROUTE         3     0.659<A href="#@net:o_Rx_Byte_c_5:R3C9D.Q0:R3C8C.D0:0.659">       R3C9D.Q0 to R3C8C.D0      </A> <A href="#@net:o_Rx_Byte_c_5">o_Rx_Byte_c_5</A>
CTOF_DEL    ---     0.495       R3C8C.D0 to       R3C8C.F0 <A href="#@comp:SLICE_2408">SLICE_2408</A>
ROUTE        10     1.030<A href="#@net:n8225:R3C8C.F0:R3C6A.A0:1.030">       R3C8C.F0 to R3C6A.A0      </A> <A href="#@net:n8225">n8225</A>
CTOF_DEL    ---     0.495       R3C6A.A0 to       R3C6A.F0 <A href="#@comp:SLICE_2405">SLICE_2405</A>
ROUTE         1     0.656<A href="#@net:n12919:R3C6A.F0:R3C6A.A1:0.656">       R3C6A.F0 to R3C6A.A1      </A> <A href="#@net:n12919">n12919</A>
CTOF_DEL    ---     0.495       R3C6A.A1 to       R3C6A.F1 <A href="#@comp:SLICE_2405">SLICE_2405</A>
ROUTE         1     0.626<A href="#@net:n13372:R3C6A.F1:R3C6D.D1:0.626">       R3C6A.F1 to R3C6D.D1      </A> <A href="#@net:n13372">n13372</A>
CTOF_DEL    ---     0.495       R3C6D.D1 to       R3C6D.F1 <A href="#@comp:SLICE_2403">SLICE_2403</A>
ROUTE        75     0.729<A href="#@net:n9000:R3C6D.F1:R3C8D.D0:0.729">       R3C6D.F1 to R3C8D.D0      </A> <A href="#@net:n9000">n9000</A>
CTOF_DEL    ---     0.495       R3C8D.D0 to       R3C8D.F0 <A href="#@comp:SLICE_2475">SLICE_2475</A>
ROUTE         1     1.810<A href="#@net:n9593:R3C8D.F0:R5C6D.A0:1.810">       R3C8D.F0 to R5C6D.A0      </A> <A href="#@net:n9593">n9593</A>
C0TOFCO_DE  ---     1.023       R5C6D.A0 to      R5C6D.FCO <A href="#@comp:SLICE_84">SLICE_84</A>
ROUTE         1     0.000<A href="#@net:n11274:R5C6D.FCO:R5C7A.FCI:0.000">      R5C6D.FCO to R5C7A.FCI     </A> <A href="#@net:n11274">n11274</A>
FCITOFCO_D  ---     0.162      R5C7A.FCI to      R5C7A.FCO <A href="#@comp:SLICE_83">SLICE_83</A>
ROUTE         1     0.000<A href="#@net:n11275:R5C7A.FCO:R5C7B.FCI:0.000">      R5C7A.FCO to R5C7B.FCI     </A> <A href="#@net:n11275">n11275</A>
FCITOFCO_D  ---     0.162      R5C7B.FCI to      R5C7B.FCO <A href="#@comp:SLICE_82">SLICE_82</A>
ROUTE         1     0.000<A href="#@net:n11276:R5C7B.FCO:R5C7C.FCI:0.000">      R5C7B.FCO to R5C7C.FCI     </A> <A href="#@net:n11276">n11276</A>
FCITOFCO_D  ---     0.162      R5C7C.FCI to      R5C7C.FCO <A href="#@comp:SLICE_81">SLICE_81</A>
ROUTE         1     0.000<A href="#@net:n11277:R5C7C.FCO:R5C7D.FCI:0.000">      R5C7C.FCO to R5C7D.FCI     </A> <A href="#@net:n11277">n11277</A>
FCITOFCO_D  ---     0.162      R5C7D.FCI to      R5C7D.FCO <A href="#@comp:SLICE_80">SLICE_80</A>
ROUTE         1     0.000<A href="#@net:n11278:R5C7D.FCO:R5C8A.FCI:0.000">      R5C7D.FCO to R5C8A.FCI     </A> <A href="#@net:n11278">n11278</A>
FCITOFCO_D  ---     0.162      R5C8A.FCI to      R5C8A.FCO <A href="#@comp:SLICE_79">SLICE_79</A>
ROUTE         1     0.000<A href="#@net:n11279:R5C8A.FCO:R5C8B.FCI:0.000">      R5C8A.FCO to R5C8B.FCI     </A> <A href="#@net:n11279">n11279</A>
FCITOFCO_D  ---     0.162      R5C8B.FCI to      R5C8B.FCO <A href="#@comp:SLICE_78">SLICE_78</A>
ROUTE         1     0.000<A href="#@net:n11280:R5C8B.FCO:R5C8C.FCI:0.000">      R5C8B.FCO to R5C8C.FCI     </A> <A href="#@net:n11280">n11280</A>
FCITOFCO_D  ---     0.162      R5C8C.FCI to      R5C8C.FCO <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.000<A href="#@net:n11281:R5C8C.FCO:R5C8D.FCI:0.000">      R5C8C.FCO to R5C8D.FCI     </A> <A href="#@net:n11281">n11281</A>
FCITOFCO_D  ---     0.162      R5C8D.FCI to      R5C8D.FCO <A href="#@comp:SLICE_76">SLICE_76</A>
ROUTE         1     0.000<A href="#@net:n11282:R5C8D.FCO:R5C9A.FCI:0.000">      R5C8D.FCO to R5C9A.FCI     </A> <A href="#@net:n11282">n11282</A>
FCITOFCO_D  ---     0.162      R5C9A.FCI to      R5C9A.FCO <A href="#@comp:SLICE_75">SLICE_75</A>
ROUTE         1     0.000<A href="#@net:n11283:R5C9A.FCO:R5C9B.FCI:0.000">      R5C9A.FCO to R5C9B.FCI     </A> <A href="#@net:n11283">n11283</A>
FCITOFCO_D  ---     0.162      R5C9B.FCI to      R5C9B.FCO <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     0.000<A href="#@net:n11284:R5C9B.FCO:R5C9C.FCI:0.000">      R5C9B.FCO to R5C9C.FCI     </A> <A href="#@net:n11284">n11284</A>
FCITOFCO_D  ---     0.162      R5C9C.FCI to      R5C9C.FCO <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     0.000<A href="#@net:n11285:R5C9C.FCO:R5C9D.FCI:0.000">      R5C9C.FCO to R5C9D.FCI     </A> <A href="#@net:n11285">n11285</A>
FCITOFCO_D  ---     0.162      R5C9D.FCI to      R5C9D.FCO <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.000<A href="#@net:n11286:R5C9D.FCO:R5C10A.FCI:0.000">      R5C9D.FCO to R5C10A.FCI    </A> <A href="#@net:n11286">n11286</A>
FCITOFCO_D  ---     0.162     R5C10A.FCI to     R5C10A.FCO <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.000<A href="#@net:n11287:R5C10A.FCO:R5C10B.FCI:0.000">     R5C10A.FCO to R5C10B.FCI    </A> <A href="#@net:n11287">n11287</A>
FCITOFCO_D  ---     0.162     R5C10B.FCI to     R5C10B.FCO <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.000<A href="#@net:n11288:R5C10B.FCO:R5C10C.FCI:0.000">     R5C10B.FCO to R5C10C.FCI    </A> <A href="#@net:n11288">n11288</A>
FCITOFCO_D  ---     0.162     R5C10C.FCI to     R5C10C.FCO <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     0.000<A href="#@net:n11289:R5C10C.FCO:R5C10D.FCI:0.000">     R5C10C.FCO to R5C10D.FCI    </A> <A href="#@net:n11289">n11289</A>
FCITOFCO_D  ---     0.162     R5C10D.FCI to     R5C10D.FCO <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     0.000<A href="#@net:n11290:R5C10D.FCO:R5C11A.FCI:0.000">     R5C10D.FCO to R5C11A.FCI    </A> <A href="#@net:n11290">n11290</A>
FCITOFCO_D  ---     0.162     R5C11A.FCI to     R5C11A.FCO <A href="#@comp:SLICE_67">SLICE_67</A>
ROUTE         1     0.000<A href="#@net:n11291:R5C11A.FCO:R5C11B.FCI:0.000">     R5C11A.FCO to R5C11B.FCI    </A> <A href="#@net:n11291">n11291</A>
FCITOFCO_D  ---     0.162     R5C11B.FCI to     R5C11B.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n11292:R5C11B.FCO:R5C11C.FCI:0.000">     R5C11B.FCO to R5C11C.FCI    </A> <A href="#@net:n11292">n11292</A>
FCITOFCO_D  ---     0.162     R5C11C.FCI to     R5C11C.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n11293:R5C11C.FCO:R5C11D.FCI:0.000">     R5C11C.FCO to R5C11D.FCI    </A> <A href="#@net:n11293">n11293</A>
FCITOFCO_D  ---     0.162     R5C11D.FCI to     R5C11D.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n11294:R5C11D.FCO:R5C12A.FCI:0.000">     R5C11D.FCO to R5C12A.FCI    </A> <A href="#@net:n11294">n11294</A>
FCITOFCO_D  ---     0.162     R5C12A.FCI to     R5C12A.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n11295:R5C12A.FCO:R5C12B.FCI:0.000">     R5C12A.FCO to R5C12B.FCI    </A> <A href="#@net:n11295">n11295</A>
FCITOFCO_D  ---     0.162     R5C12B.FCI to     R5C12B.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n11296:R5C12B.FCO:R5C12C.FCI:0.000">     R5C12B.FCO to R5C12C.FCI    </A> <A href="#@net:n11296">n11296</A>
FCITOFCO_D  ---     0.162     R5C12C.FCI to     R5C12C.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n11297:R5C12C.FCO:R5C12D.FCI:0.000">     R5C12C.FCO to R5C12D.FCI    </A> <A href="#@net:n11297">n11297</A>
FCITOFCO_D  ---     0.162     R5C12D.FCI to     R5C12D.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n11298:R5C12D.FCO:R5C13A.FCI:0.000">     R5C12D.FCO to R5C13A.FCI    </A> <A href="#@net:n11298">n11298</A>
FCITOFCO_D  ---     0.162     R5C13A.FCI to     R5C13A.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n11299:R5C13A.FCO:R5C13B.FCI:0.000">     R5C13A.FCO to R5C13B.FCI    </A> <A href="#@net:n11299">n11299</A>
FCITOFCO_D  ---     0.162     R5C13B.FCI to     R5C13B.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n11300:R5C13B.FCO:R5C13C.FCI:0.000">     R5C13B.FCO to R5C13C.FCI    </A> <A href="#@net:n11300">n11300</A>
FCITOFCO_D  ---     0.162     R5C13C.FCI to     R5C13C.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n11301:R5C13C.FCO:R5C13D.FCI:0.000">     R5C13C.FCO to R5C13D.FCI    </A> <A href="#@net:n11301">n11301</A>
FCITOFCO_D  ---     0.162     R5C13D.FCI to     R5C13D.FCO <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n11302:R5C13D.FCO:R5C14A.FCI:0.000">     R5C13D.FCO to R5C14A.FCI    </A> <A href="#@net:n11302">n11302</A>
FCITOF1_DE  ---     0.643     R5C14A.FCI to      R5C14A.F1 <A href="#@comp:SLICE_55">SLICE_55</A>
ROUTE         1     0.000<A href="#@net:n2797:R5C14A.F1:R5C14A.DI1:0.000">      R5C14A.F1 to R5C14A.DI1    </A> <A href="#@net:n2797">n2797</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   14.639   (62.4% logic, 37.6% route), 36 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.161,OSC.OSC,R21C2B.CLK,osc_clk:REG_DEL, 0.452,R21C2B.CLK,R21C2B.Q1,uart_rx1/SLICE_12:ROUTE, 3.213,R21C2B.Q1,R3C9D.CLK,uart_rx1/UartClk[2]">Source Clock Path</A> OSCH_inst to uart_rx1/SLICE_2286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161<A href="#@net:osc_clk:OSC.OSC:R21C2B.CLK:4.161">        OSC.OSC to R21C2B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 <A href="#@comp:uart_rx1/SLICE_12">uart_rx1/SLICE_12</A>
ROUTE        30     3.213<A href="#@net:uart_rx1/UartClk[2]:R21C2B.Q1:R3C9D.CLK:3.213">      R21C2B.Q1 to R3C9D.CLK     </A> <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>
                  --------
                    7.826   (5.8% logic, 94.2% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.199,OSC.OSC,R5C14A.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R5C14A.CLK:4.199">        OSC.OSC to R5C14A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 7.120ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:uart_rx1/SLICE_2286">uart_rx1/o_Rx_Byte_i7</A>  (from <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_55">phase_inc_carrGen_i0_i63</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              14.605ns  (62.5% logic, 37.5% route), 36 logic levels.

 Constraint Details:

     14.605ns physical path delay uart_rx1/SLICE_2286 to SLICE_55 exceeds
     11.278ns delay constraint less
      3.627ns skew and
      0.166ns DIN_SET requirement (totaling 7.485ns) by 7.120ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.452,R3C9D.CLK,R3C9D.Q1,uart_rx1/SLICE_2286:ROUTE, 0.771,R3C9D.Q1,R3C8C.C0,o_Rx_Byte_c_6:CTOF_DEL, 0.495,R3C8C.C0,R3C8C.F0,SLICE_2408:ROUTE, 0.662,R3C8C.F0,R2C8A.D0,n8225:CTOF_DEL, 0.495,R2C8A.D0,R2C8A.F0,SLICE_2363:ROUTE, 0.830,R2C8A.F0,R3C8A.C0,n13381:CTOF_DEL, 0.495,R3C8A.C0,R3C8A.F0,SLICE_2421:ROUTE, 0.656,R3C8A.F0,R3C8A.A1,n7733:CTOF_DEL, 0.495,R3C8A.A1,R3C8A.F1,SLICE_2421:ROUTE, 0.747,R3C8A.F1,R3C8D.C0,n2338:CTOF_DEL, 0.495,R3C8D.C0,R3C8D.F0,SLICE_2475:ROUTE, 1.810,R3C8D.F0,R5C6D.A0,n9593:C0TOFCO_DEL, 1.023,R5C6D.A0,R5C6D.FCO,SLICE_84:ROUTE, 0.000,R5C6D.FCO,R5C7A.FCI,n11274:FCITOFCO_DEL, 0.162,R5C7A.FCI,R5C7A.FCO,SLICE_83:ROUTE, 0.000,R5C7A.FCO,R5C7B.FCI,n11275:FCITOFCO_DEL, 0.162,R5C7B.FCI,R5C7B.FCO,SLICE_82:ROUTE, 0.000,R5C7B.FCO,R5C7C.FCI,n11276:FCITOFCO_DEL, 0.162,R5C7C.FCI,R5C7C.FCO,SLICE_81:ROUTE, 0.000,R5C7C.FCO,R5C7D.FCI,n11277:FCITOFCO_DEL, 0.162,R5C7D.FCI,R5C7D.FCO,SLICE_80:ROUTE, 0.000,R5C7D.FCO,R5C8A.FCI,n11278:FCITOFCO_DEL, 0.162,R5C8A.FCI,R5C8A.FCO,SLICE_79:ROUTE, 0.000,R5C8A.FCO,R5C8B.FCI,n11279:FCITOFCO_DEL, 0.162,R5C8B.FCI,R5C8B.FCO,SLICE_78:ROUTE, 0.000,R5C8B.FCO,R5C8C.FCI,n11280:FCITOFCO_DEL, 0.162,R5C8C.FCI,R5C8C.FCO,SLICE_77:ROUTE, 0.000,R5C8C.FCO,R5C8D.FCI,n11281:FCITOFCO_DEL, 0.162,R5C8D.FCI,R5C8D.FCO,SLICE_76:ROUTE, 0.000,R5C8D.FCO,R5C9A.FCI,n11282:FCITOFCO_DEL, 0.162,R5C9A.FCI,R5C9A.FCO,SLICE_75:ROUTE, 0.000,R5C9A.FCO,R5C9B.FCI,n11283:FCITOFCO_DEL, 0.162,R5C9B.FCI,R5C9B.FCO,SLICE_74:ROUTE, 0.000,R5C9B.FCO,R5C9C.FCI,n11284:FCITOFCO_DEL, 0.162,R5C9C.FCI,R5C9C.FCO,SLICE_73:ROUTE, 0.000,R5C9C.FCO,R5C9D.FCI,n11285:FCITOFCO_DEL, 0.162,R5C9D.FCI,R5C9D.FCO,SLICE_72:ROUTE, 0.000,R5C9D.FCO,R5C10A.FCI,n11286:FCITOFCO_DEL, 0.162,R5C10A.FCI,R5C10A.FCO,SLICE_71:ROUTE, 0.000,R5C10A.FCO,R5C10B.FCI,n11287:FCITOFCO_DEL, 0.162,R5C10B.FCI,R5C10B.FCO,SLICE_70:ROUTE, 0.000,R5C10B.FCO,R5C10C.FCI,n11288:FCITOFCO_DEL, 0.162,R5C10C.FCI,R5C10C.FCO,SLICE_69:ROUTE, 0.000,R5C10C.FCO,R5C10D.FCI,n11289:FCITOFCO_DEL, 0.162,R5C10D.FCI,R5C10D.FCO,SLICE_68:ROUTE, 0.000,R5C10D.FCO,R5C11A.FCI,n11290:FCITOFCO_DEL, 0.162,R5C11A.FCI,R5C11A.FCO,SLICE_67:ROUTE, 0.000,R5C11A.FCO,R5C11B.FCI,n11291:FCITOFCO_DEL, 0.162,R5C11B.FCI,R5C11B.FCO,SLICE_66:ROUTE, 0.000,R5C11B.FCO,R5C11C.FCI,n11292:FCITOFCO_DEL, 0.162,R5C11C.FCI,R5C11C.FCO,SLICE_65:ROUTE, 0.000,R5C11C.FCO,R5C11D.FCI,n11293:FCITOFCO_DEL, 0.162,R5C11D.FCI,R5C11D.FCO,SLICE_64:ROUTE, 0.000,R5C11D.FCO,R5C12A.FCI,n11294:FCITOFCO_DEL, 0.162,R5C12A.FCI,R5C12A.FCO,SLICE_63:ROUTE, 0.000,R5C12A.FCO,R5C12B.FCI,n11295:FCITOFCO_DEL, 0.162,R5C12B.FCI,R5C12B.FCO,SLICE_62:ROUTE, 0.000,R5C12B.FCO,R5C12C.FCI,n11296:FCITOFCO_DEL, 0.162,R5C12C.FCI,R5C12C.FCO,SLICE_61:ROUTE, 0.000,R5C12C.FCO,R5C12D.FCI,n11297:FCITOFCO_DEL, 0.162,R5C12D.FCI,R5C12D.FCO,SLICE_60:ROUTE, 0.000,R5C12D.FCO,R5C13A.FCI,n11298:FCITOFCO_DEL, 0.162,R5C13A.FCI,R5C13A.FCO,SLICE_59:ROUTE, 0.000,R5C13A.FCO,R5C13B.FCI,n11299:FCITOFCO_DEL, 0.162,R5C13B.FCI,R5C13B.FCO,SLICE_58:ROUTE, 0.000,R5C13B.FCO,R5C13C.FCI,n11300:FCITOFCO_DEL, 0.162,R5C13C.FCI,R5C13C.FCO,SLICE_57:ROUTE, 0.000,R5C13C.FCO,R5C13D.FCI,n11301:FCITOFCO_DEL, 0.162,R5C13D.FCI,R5C13D.FCO,SLICE_56:ROUTE, 0.000,R5C13D.FCO,R5C14A.FCI,n11302:FCITOF1_DEL, 0.643,R5C14A.FCI,R5C14A.F1,SLICE_55:ROUTE, 0.000,R5C14A.F1,R5C14A.DI1,n2797">Data path</A> uart_rx1/SLICE_2286 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9D.CLK to       R3C9D.Q1 <A href="#@comp:uart_rx1/SLICE_2286">uart_rx1/SLICE_2286</A> (from <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>)
ROUTE         4     0.771<A href="#@net:o_Rx_Byte_c_6:R3C9D.Q1:R3C8C.C0:0.771">       R3C9D.Q1 to R3C8C.C0      </A> <A href="#@net:o_Rx_Byte_c_6">o_Rx_Byte_c_6</A>
CTOF_DEL    ---     0.495       R3C8C.C0 to       R3C8C.F0 <A href="#@comp:SLICE_2408">SLICE_2408</A>
ROUTE        10     0.662<A href="#@net:n8225:R3C8C.F0:R2C8A.D0:0.662">       R3C8C.F0 to R2C8A.D0      </A> <A href="#@net:n8225">n8225</A>
CTOF_DEL    ---     0.495       R2C8A.D0 to       R2C8A.F0 <A href="#@comp:SLICE_2363">SLICE_2363</A>
ROUTE        43     0.830<A href="#@net:n13381:R2C8A.F0:R3C8A.C0:0.830">       R2C8A.F0 to R3C8A.C0      </A> <A href="#@net:n13381">n13381</A>
CTOF_DEL    ---     0.495       R3C8A.C0 to       R3C8A.F0 <A href="#@comp:SLICE_2421">SLICE_2421</A>
ROUTE         1     0.656<A href="#@net:n7733:R3C8A.F0:R3C8A.A1:0.656">       R3C8A.F0 to R3C8A.A1      </A> <A href="#@net:n7733">n7733</A>
CTOF_DEL    ---     0.495       R3C8A.A1 to       R3C8A.F1 <A href="#@comp:SLICE_2421">SLICE_2421</A>
ROUTE         1     0.747<A href="#@net:n2338:R3C8A.F1:R3C8D.C0:0.747">       R3C8A.F1 to R3C8D.C0      </A> <A href="#@net:n2338">n2338</A>
CTOF_DEL    ---     0.495       R3C8D.C0 to       R3C8D.F0 <A href="#@comp:SLICE_2475">SLICE_2475</A>
ROUTE         1     1.810<A href="#@net:n9593:R3C8D.F0:R5C6D.A0:1.810">       R3C8D.F0 to R5C6D.A0      </A> <A href="#@net:n9593">n9593</A>
C0TOFCO_DE  ---     1.023       R5C6D.A0 to      R5C6D.FCO <A href="#@comp:SLICE_84">SLICE_84</A>
ROUTE         1     0.000<A href="#@net:n11274:R5C6D.FCO:R5C7A.FCI:0.000">      R5C6D.FCO to R5C7A.FCI     </A> <A href="#@net:n11274">n11274</A>
FCITOFCO_D  ---     0.162      R5C7A.FCI to      R5C7A.FCO <A href="#@comp:SLICE_83">SLICE_83</A>
ROUTE         1     0.000<A href="#@net:n11275:R5C7A.FCO:R5C7B.FCI:0.000">      R5C7A.FCO to R5C7B.FCI     </A> <A href="#@net:n11275">n11275</A>
FCITOFCO_D  ---     0.162      R5C7B.FCI to      R5C7B.FCO <A href="#@comp:SLICE_82">SLICE_82</A>
ROUTE         1     0.000<A href="#@net:n11276:R5C7B.FCO:R5C7C.FCI:0.000">      R5C7B.FCO to R5C7C.FCI     </A> <A href="#@net:n11276">n11276</A>
FCITOFCO_D  ---     0.162      R5C7C.FCI to      R5C7C.FCO <A href="#@comp:SLICE_81">SLICE_81</A>
ROUTE         1     0.000<A href="#@net:n11277:R5C7C.FCO:R5C7D.FCI:0.000">      R5C7C.FCO to R5C7D.FCI     </A> <A href="#@net:n11277">n11277</A>
FCITOFCO_D  ---     0.162      R5C7D.FCI to      R5C7D.FCO <A href="#@comp:SLICE_80">SLICE_80</A>
ROUTE         1     0.000<A href="#@net:n11278:R5C7D.FCO:R5C8A.FCI:0.000">      R5C7D.FCO to R5C8A.FCI     </A> <A href="#@net:n11278">n11278</A>
FCITOFCO_D  ---     0.162      R5C8A.FCI to      R5C8A.FCO <A href="#@comp:SLICE_79">SLICE_79</A>
ROUTE         1     0.000<A href="#@net:n11279:R5C8A.FCO:R5C8B.FCI:0.000">      R5C8A.FCO to R5C8B.FCI     </A> <A href="#@net:n11279">n11279</A>
FCITOFCO_D  ---     0.162      R5C8B.FCI to      R5C8B.FCO <A href="#@comp:SLICE_78">SLICE_78</A>
ROUTE         1     0.000<A href="#@net:n11280:R5C8B.FCO:R5C8C.FCI:0.000">      R5C8B.FCO to R5C8C.FCI     </A> <A href="#@net:n11280">n11280</A>
FCITOFCO_D  ---     0.162      R5C8C.FCI to      R5C8C.FCO <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.000<A href="#@net:n11281:R5C8C.FCO:R5C8D.FCI:0.000">      R5C8C.FCO to R5C8D.FCI     </A> <A href="#@net:n11281">n11281</A>
FCITOFCO_D  ---     0.162      R5C8D.FCI to      R5C8D.FCO <A href="#@comp:SLICE_76">SLICE_76</A>
ROUTE         1     0.000<A href="#@net:n11282:R5C8D.FCO:R5C9A.FCI:0.000">      R5C8D.FCO to R5C9A.FCI     </A> <A href="#@net:n11282">n11282</A>
FCITOFCO_D  ---     0.162      R5C9A.FCI to      R5C9A.FCO <A href="#@comp:SLICE_75">SLICE_75</A>
ROUTE         1     0.000<A href="#@net:n11283:R5C9A.FCO:R5C9B.FCI:0.000">      R5C9A.FCO to R5C9B.FCI     </A> <A href="#@net:n11283">n11283</A>
FCITOFCO_D  ---     0.162      R5C9B.FCI to      R5C9B.FCO <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     0.000<A href="#@net:n11284:R5C9B.FCO:R5C9C.FCI:0.000">      R5C9B.FCO to R5C9C.FCI     </A> <A href="#@net:n11284">n11284</A>
FCITOFCO_D  ---     0.162      R5C9C.FCI to      R5C9C.FCO <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     0.000<A href="#@net:n11285:R5C9C.FCO:R5C9D.FCI:0.000">      R5C9C.FCO to R5C9D.FCI     </A> <A href="#@net:n11285">n11285</A>
FCITOFCO_D  ---     0.162      R5C9D.FCI to      R5C9D.FCO <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.000<A href="#@net:n11286:R5C9D.FCO:R5C10A.FCI:0.000">      R5C9D.FCO to R5C10A.FCI    </A> <A href="#@net:n11286">n11286</A>
FCITOFCO_D  ---     0.162     R5C10A.FCI to     R5C10A.FCO <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.000<A href="#@net:n11287:R5C10A.FCO:R5C10B.FCI:0.000">     R5C10A.FCO to R5C10B.FCI    </A> <A href="#@net:n11287">n11287</A>
FCITOFCO_D  ---     0.162     R5C10B.FCI to     R5C10B.FCO <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.000<A href="#@net:n11288:R5C10B.FCO:R5C10C.FCI:0.000">     R5C10B.FCO to R5C10C.FCI    </A> <A href="#@net:n11288">n11288</A>
FCITOFCO_D  ---     0.162     R5C10C.FCI to     R5C10C.FCO <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     0.000<A href="#@net:n11289:R5C10C.FCO:R5C10D.FCI:0.000">     R5C10C.FCO to R5C10D.FCI    </A> <A href="#@net:n11289">n11289</A>
FCITOFCO_D  ---     0.162     R5C10D.FCI to     R5C10D.FCO <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     0.000<A href="#@net:n11290:R5C10D.FCO:R5C11A.FCI:0.000">     R5C10D.FCO to R5C11A.FCI    </A> <A href="#@net:n11290">n11290</A>
FCITOFCO_D  ---     0.162     R5C11A.FCI to     R5C11A.FCO <A href="#@comp:SLICE_67">SLICE_67</A>
ROUTE         1     0.000<A href="#@net:n11291:R5C11A.FCO:R5C11B.FCI:0.000">     R5C11A.FCO to R5C11B.FCI    </A> <A href="#@net:n11291">n11291</A>
FCITOFCO_D  ---     0.162     R5C11B.FCI to     R5C11B.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n11292:R5C11B.FCO:R5C11C.FCI:0.000">     R5C11B.FCO to R5C11C.FCI    </A> <A href="#@net:n11292">n11292</A>
FCITOFCO_D  ---     0.162     R5C11C.FCI to     R5C11C.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n11293:R5C11C.FCO:R5C11D.FCI:0.000">     R5C11C.FCO to R5C11D.FCI    </A> <A href="#@net:n11293">n11293</A>
FCITOFCO_D  ---     0.162     R5C11D.FCI to     R5C11D.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n11294:R5C11D.FCO:R5C12A.FCI:0.000">     R5C11D.FCO to R5C12A.FCI    </A> <A href="#@net:n11294">n11294</A>
FCITOFCO_D  ---     0.162     R5C12A.FCI to     R5C12A.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n11295:R5C12A.FCO:R5C12B.FCI:0.000">     R5C12A.FCO to R5C12B.FCI    </A> <A href="#@net:n11295">n11295</A>
FCITOFCO_D  ---     0.162     R5C12B.FCI to     R5C12B.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n11296:R5C12B.FCO:R5C12C.FCI:0.000">     R5C12B.FCO to R5C12C.FCI    </A> <A href="#@net:n11296">n11296</A>
FCITOFCO_D  ---     0.162     R5C12C.FCI to     R5C12C.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n11297:R5C12C.FCO:R5C12D.FCI:0.000">     R5C12C.FCO to R5C12D.FCI    </A> <A href="#@net:n11297">n11297</A>
FCITOFCO_D  ---     0.162     R5C12D.FCI to     R5C12D.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n11298:R5C12D.FCO:R5C13A.FCI:0.000">     R5C12D.FCO to R5C13A.FCI    </A> <A href="#@net:n11298">n11298</A>
FCITOFCO_D  ---     0.162     R5C13A.FCI to     R5C13A.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n11299:R5C13A.FCO:R5C13B.FCI:0.000">     R5C13A.FCO to R5C13B.FCI    </A> <A href="#@net:n11299">n11299</A>
FCITOFCO_D  ---     0.162     R5C13B.FCI to     R5C13B.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n11300:R5C13B.FCO:R5C13C.FCI:0.000">     R5C13B.FCO to R5C13C.FCI    </A> <A href="#@net:n11300">n11300</A>
FCITOFCO_D  ---     0.162     R5C13C.FCI to     R5C13C.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n11301:R5C13C.FCO:R5C13D.FCI:0.000">     R5C13C.FCO to R5C13D.FCI    </A> <A href="#@net:n11301">n11301</A>
FCITOFCO_D  ---     0.162     R5C13D.FCI to     R5C13D.FCO <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n11302:R5C13D.FCO:R5C14A.FCI:0.000">     R5C13D.FCO to R5C14A.FCI    </A> <A href="#@net:n11302">n11302</A>
FCITOF1_DE  ---     0.643     R5C14A.FCI to      R5C14A.F1 <A href="#@comp:SLICE_55">SLICE_55</A>
ROUTE         1     0.000<A href="#@net:n2797:R5C14A.F1:R5C14A.DI1:0.000">      R5C14A.F1 to R5C14A.DI1    </A> <A href="#@net:n2797">n2797</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   14.605   (62.5% logic, 37.5% route), 36 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.161,OSC.OSC,R21C2B.CLK,osc_clk:REG_DEL, 0.452,R21C2B.CLK,R21C2B.Q1,uart_rx1/SLICE_12:ROUTE, 3.213,R21C2B.Q1,R3C9D.CLK,uart_rx1/UartClk[2]">Source Clock Path</A> OSCH_inst to uart_rx1/SLICE_2286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161<A href="#@net:osc_clk:OSC.OSC:R21C2B.CLK:4.161">        OSC.OSC to R21C2B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 <A href="#@comp:uart_rx1/SLICE_12">uart_rx1/SLICE_12</A>
ROUTE        30     3.213<A href="#@net:uart_rx1/UartClk[2]:R21C2B.Q1:R3C9D.CLK:3.213">      R21C2B.Q1 to R3C9D.CLK     </A> <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>
                  --------
                    7.826   (5.8% logic, 94.2% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.199,OSC.OSC,R5C14A.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R5C14A.CLK:4.199">        OSC.OSC to R5C14A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 7.106ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2408">uart_rx1/o_Rx_Byte_i8</A>  (from <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_55">phase_inc_carrGen_i0_i62</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              14.591ns  (62.2% logic, 37.8% route), 36 logic levels.

 Constraint Details:

     14.591ns physical path delay SLICE_2408 to SLICE_55 exceeds
     11.278ns delay constraint less
      3.627ns skew and
      0.166ns DIN_SET requirement (totaling 7.485ns) by 7.106ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.452,R3C8C.CLK,R3C8C.Q0,SLICE_2408:ROUTE, 0.669,R3C8C.Q0,R3C8C.A0,o_Rx_Byte_c_7:CTOF_DEL, 0.495,R3C8C.A0,R3C8C.F0,SLICE_2408:ROUTE, 1.030,R3C8C.F0,R3C6A.A0,n8225:CTOF_DEL, 0.495,R3C6A.A0,R3C6A.F0,SLICE_2405:ROUTE, 0.656,R3C6A.F0,R3C6A.A1,n12919:CTOF_DEL, 0.495,R3C6A.A1,R3C6A.F1,SLICE_2405:ROUTE, 0.626,R3C6A.F1,R3C6D.D1,n13372:CTOF_DEL, 0.495,R3C6D.D1,R3C6D.F1,SLICE_2403:ROUTE, 0.729,R3C6D.F1,R3C8D.D0,n9000:CTOF_DEL, 0.495,R3C8D.D0,R3C8D.F0,SLICE_2475:ROUTE, 1.810,R3C8D.F0,R5C6D.A0,n9593:C0TOFCO_DEL, 1.023,R5C6D.A0,R5C6D.FCO,SLICE_84:ROUTE, 0.000,R5C6D.FCO,R5C7A.FCI,n11274:FCITOFCO_DEL, 0.162,R5C7A.FCI,R5C7A.FCO,SLICE_83:ROUTE, 0.000,R5C7A.FCO,R5C7B.FCI,n11275:FCITOFCO_DEL, 0.162,R5C7B.FCI,R5C7B.FCO,SLICE_82:ROUTE, 0.000,R5C7B.FCO,R5C7C.FCI,n11276:FCITOFCO_DEL, 0.162,R5C7C.FCI,R5C7C.FCO,SLICE_81:ROUTE, 0.000,R5C7C.FCO,R5C7D.FCI,n11277:FCITOFCO_DEL, 0.162,R5C7D.FCI,R5C7D.FCO,SLICE_80:ROUTE, 0.000,R5C7D.FCO,R5C8A.FCI,n11278:FCITOFCO_DEL, 0.162,R5C8A.FCI,R5C8A.FCO,SLICE_79:ROUTE, 0.000,R5C8A.FCO,R5C8B.FCI,n11279:FCITOFCO_DEL, 0.162,R5C8B.FCI,R5C8B.FCO,SLICE_78:ROUTE, 0.000,R5C8B.FCO,R5C8C.FCI,n11280:FCITOFCO_DEL, 0.162,R5C8C.FCI,R5C8C.FCO,SLICE_77:ROUTE, 0.000,R5C8C.FCO,R5C8D.FCI,n11281:FCITOFCO_DEL, 0.162,R5C8D.FCI,R5C8D.FCO,SLICE_76:ROUTE, 0.000,R5C8D.FCO,R5C9A.FCI,n11282:FCITOFCO_DEL, 0.162,R5C9A.FCI,R5C9A.FCO,SLICE_75:ROUTE, 0.000,R5C9A.FCO,R5C9B.FCI,n11283:FCITOFCO_DEL, 0.162,R5C9B.FCI,R5C9B.FCO,SLICE_74:ROUTE, 0.000,R5C9B.FCO,R5C9C.FCI,n11284:FCITOFCO_DEL, 0.162,R5C9C.FCI,R5C9C.FCO,SLICE_73:ROUTE, 0.000,R5C9C.FCO,R5C9D.FCI,n11285:FCITOFCO_DEL, 0.162,R5C9D.FCI,R5C9D.FCO,SLICE_72:ROUTE, 0.000,R5C9D.FCO,R5C10A.FCI,n11286:FCITOFCO_DEL, 0.162,R5C10A.FCI,R5C10A.FCO,SLICE_71:ROUTE, 0.000,R5C10A.FCO,R5C10B.FCI,n11287:FCITOFCO_DEL, 0.162,R5C10B.FCI,R5C10B.FCO,SLICE_70:ROUTE, 0.000,R5C10B.FCO,R5C10C.FCI,n11288:FCITOFCO_DEL, 0.162,R5C10C.FCI,R5C10C.FCO,SLICE_69:ROUTE, 0.000,R5C10C.FCO,R5C10D.FCI,n11289:FCITOFCO_DEL, 0.162,R5C10D.FCI,R5C10D.FCO,SLICE_68:ROUTE, 0.000,R5C10D.FCO,R5C11A.FCI,n11290:FCITOFCO_DEL, 0.162,R5C11A.FCI,R5C11A.FCO,SLICE_67:ROUTE, 0.000,R5C11A.FCO,R5C11B.FCI,n11291:FCITOFCO_DEL, 0.162,R5C11B.FCI,R5C11B.FCO,SLICE_66:ROUTE, 0.000,R5C11B.FCO,R5C11C.FCI,n11292:FCITOFCO_DEL, 0.162,R5C11C.FCI,R5C11C.FCO,SLICE_65:ROUTE, 0.000,R5C11C.FCO,R5C11D.FCI,n11293:FCITOFCO_DEL, 0.162,R5C11D.FCI,R5C11D.FCO,SLICE_64:ROUTE, 0.000,R5C11D.FCO,R5C12A.FCI,n11294:FCITOFCO_DEL, 0.162,R5C12A.FCI,R5C12A.FCO,SLICE_63:ROUTE, 0.000,R5C12A.FCO,R5C12B.FCI,n11295:FCITOFCO_DEL, 0.162,R5C12B.FCI,R5C12B.FCO,SLICE_62:ROUTE, 0.000,R5C12B.FCO,R5C12C.FCI,n11296:FCITOFCO_DEL, 0.162,R5C12C.FCI,R5C12C.FCO,SLICE_61:ROUTE, 0.000,R5C12C.FCO,R5C12D.FCI,n11297:FCITOFCO_DEL, 0.162,R5C12D.FCI,R5C12D.FCO,SLICE_60:ROUTE, 0.000,R5C12D.FCO,R5C13A.FCI,n11298:FCITOFCO_DEL, 0.162,R5C13A.FCI,R5C13A.FCO,SLICE_59:ROUTE, 0.000,R5C13A.FCO,R5C13B.FCI,n11299:FCITOFCO_DEL, 0.162,R5C13B.FCI,R5C13B.FCO,SLICE_58:ROUTE, 0.000,R5C13B.FCO,R5C13C.FCI,n11300:FCITOFCO_DEL, 0.162,R5C13C.FCI,R5C13C.FCO,SLICE_57:ROUTE, 0.000,R5C13C.FCO,R5C13D.FCI,n11301:FCITOFCO_DEL, 0.162,R5C13D.FCI,R5C13D.FCO,SLICE_56:ROUTE, 0.000,R5C13D.FCO,R5C14A.FCI,n11302:FCITOF0_DEL, 0.585,R5C14A.FCI,R5C14A.F0,SLICE_55:ROUTE, 0.000,R5C14A.F0,R5C14A.DI0,n2798">Data path</A> SLICE_2408 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C8C.CLK to       R3C8C.Q0 <A href="#@comp:SLICE_2408">SLICE_2408</A> (from <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>)
ROUTE         3     0.669<A href="#@net:o_Rx_Byte_c_7:R3C8C.Q0:R3C8C.A0:0.669">       R3C8C.Q0 to R3C8C.A0      </A> <A href="#@net:o_Rx_Byte_c_7">o_Rx_Byte_c_7</A>
CTOF_DEL    ---     0.495       R3C8C.A0 to       R3C8C.F0 <A href="#@comp:SLICE_2408">SLICE_2408</A>
ROUTE        10     1.030<A href="#@net:n8225:R3C8C.F0:R3C6A.A0:1.030">       R3C8C.F0 to R3C6A.A0      </A> <A href="#@net:n8225">n8225</A>
CTOF_DEL    ---     0.495       R3C6A.A0 to       R3C6A.F0 <A href="#@comp:SLICE_2405">SLICE_2405</A>
ROUTE         1     0.656<A href="#@net:n12919:R3C6A.F0:R3C6A.A1:0.656">       R3C6A.F0 to R3C6A.A1      </A> <A href="#@net:n12919">n12919</A>
CTOF_DEL    ---     0.495       R3C6A.A1 to       R3C6A.F1 <A href="#@comp:SLICE_2405">SLICE_2405</A>
ROUTE         1     0.626<A href="#@net:n13372:R3C6A.F1:R3C6D.D1:0.626">       R3C6A.F1 to R3C6D.D1      </A> <A href="#@net:n13372">n13372</A>
CTOF_DEL    ---     0.495       R3C6D.D1 to       R3C6D.F1 <A href="#@comp:SLICE_2403">SLICE_2403</A>
ROUTE        75     0.729<A href="#@net:n9000:R3C6D.F1:R3C8D.D0:0.729">       R3C6D.F1 to R3C8D.D0      </A> <A href="#@net:n9000">n9000</A>
CTOF_DEL    ---     0.495       R3C8D.D0 to       R3C8D.F0 <A href="#@comp:SLICE_2475">SLICE_2475</A>
ROUTE         1     1.810<A href="#@net:n9593:R3C8D.F0:R5C6D.A0:1.810">       R3C8D.F0 to R5C6D.A0      </A> <A href="#@net:n9593">n9593</A>
C0TOFCO_DE  ---     1.023       R5C6D.A0 to      R5C6D.FCO <A href="#@comp:SLICE_84">SLICE_84</A>
ROUTE         1     0.000<A href="#@net:n11274:R5C6D.FCO:R5C7A.FCI:0.000">      R5C6D.FCO to R5C7A.FCI     </A> <A href="#@net:n11274">n11274</A>
FCITOFCO_D  ---     0.162      R5C7A.FCI to      R5C7A.FCO <A href="#@comp:SLICE_83">SLICE_83</A>
ROUTE         1     0.000<A href="#@net:n11275:R5C7A.FCO:R5C7B.FCI:0.000">      R5C7A.FCO to R5C7B.FCI     </A> <A href="#@net:n11275">n11275</A>
FCITOFCO_D  ---     0.162      R5C7B.FCI to      R5C7B.FCO <A href="#@comp:SLICE_82">SLICE_82</A>
ROUTE         1     0.000<A href="#@net:n11276:R5C7B.FCO:R5C7C.FCI:0.000">      R5C7B.FCO to R5C7C.FCI     </A> <A href="#@net:n11276">n11276</A>
FCITOFCO_D  ---     0.162      R5C7C.FCI to      R5C7C.FCO <A href="#@comp:SLICE_81">SLICE_81</A>
ROUTE         1     0.000<A href="#@net:n11277:R5C7C.FCO:R5C7D.FCI:0.000">      R5C7C.FCO to R5C7D.FCI     </A> <A href="#@net:n11277">n11277</A>
FCITOFCO_D  ---     0.162      R5C7D.FCI to      R5C7D.FCO <A href="#@comp:SLICE_80">SLICE_80</A>
ROUTE         1     0.000<A href="#@net:n11278:R5C7D.FCO:R5C8A.FCI:0.000">      R5C7D.FCO to R5C8A.FCI     </A> <A href="#@net:n11278">n11278</A>
FCITOFCO_D  ---     0.162      R5C8A.FCI to      R5C8A.FCO <A href="#@comp:SLICE_79">SLICE_79</A>
ROUTE         1     0.000<A href="#@net:n11279:R5C8A.FCO:R5C8B.FCI:0.000">      R5C8A.FCO to R5C8B.FCI     </A> <A href="#@net:n11279">n11279</A>
FCITOFCO_D  ---     0.162      R5C8B.FCI to      R5C8B.FCO <A href="#@comp:SLICE_78">SLICE_78</A>
ROUTE         1     0.000<A href="#@net:n11280:R5C8B.FCO:R5C8C.FCI:0.000">      R5C8B.FCO to R5C8C.FCI     </A> <A href="#@net:n11280">n11280</A>
FCITOFCO_D  ---     0.162      R5C8C.FCI to      R5C8C.FCO <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.000<A href="#@net:n11281:R5C8C.FCO:R5C8D.FCI:0.000">      R5C8C.FCO to R5C8D.FCI     </A> <A href="#@net:n11281">n11281</A>
FCITOFCO_D  ---     0.162      R5C8D.FCI to      R5C8D.FCO <A href="#@comp:SLICE_76">SLICE_76</A>
ROUTE         1     0.000<A href="#@net:n11282:R5C8D.FCO:R5C9A.FCI:0.000">      R5C8D.FCO to R5C9A.FCI     </A> <A href="#@net:n11282">n11282</A>
FCITOFCO_D  ---     0.162      R5C9A.FCI to      R5C9A.FCO <A href="#@comp:SLICE_75">SLICE_75</A>
ROUTE         1     0.000<A href="#@net:n11283:R5C9A.FCO:R5C9B.FCI:0.000">      R5C9A.FCO to R5C9B.FCI     </A> <A href="#@net:n11283">n11283</A>
FCITOFCO_D  ---     0.162      R5C9B.FCI to      R5C9B.FCO <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     0.000<A href="#@net:n11284:R5C9B.FCO:R5C9C.FCI:0.000">      R5C9B.FCO to R5C9C.FCI     </A> <A href="#@net:n11284">n11284</A>
FCITOFCO_D  ---     0.162      R5C9C.FCI to      R5C9C.FCO <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     0.000<A href="#@net:n11285:R5C9C.FCO:R5C9D.FCI:0.000">      R5C9C.FCO to R5C9D.FCI     </A> <A href="#@net:n11285">n11285</A>
FCITOFCO_D  ---     0.162      R5C9D.FCI to      R5C9D.FCO <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.000<A href="#@net:n11286:R5C9D.FCO:R5C10A.FCI:0.000">      R5C9D.FCO to R5C10A.FCI    </A> <A href="#@net:n11286">n11286</A>
FCITOFCO_D  ---     0.162     R5C10A.FCI to     R5C10A.FCO <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.000<A href="#@net:n11287:R5C10A.FCO:R5C10B.FCI:0.000">     R5C10A.FCO to R5C10B.FCI    </A> <A href="#@net:n11287">n11287</A>
FCITOFCO_D  ---     0.162     R5C10B.FCI to     R5C10B.FCO <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.000<A href="#@net:n11288:R5C10B.FCO:R5C10C.FCI:0.000">     R5C10B.FCO to R5C10C.FCI    </A> <A href="#@net:n11288">n11288</A>
FCITOFCO_D  ---     0.162     R5C10C.FCI to     R5C10C.FCO <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     0.000<A href="#@net:n11289:R5C10C.FCO:R5C10D.FCI:0.000">     R5C10C.FCO to R5C10D.FCI    </A> <A href="#@net:n11289">n11289</A>
FCITOFCO_D  ---     0.162     R5C10D.FCI to     R5C10D.FCO <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     0.000<A href="#@net:n11290:R5C10D.FCO:R5C11A.FCI:0.000">     R5C10D.FCO to R5C11A.FCI    </A> <A href="#@net:n11290">n11290</A>
FCITOFCO_D  ---     0.162     R5C11A.FCI to     R5C11A.FCO <A href="#@comp:SLICE_67">SLICE_67</A>
ROUTE         1     0.000<A href="#@net:n11291:R5C11A.FCO:R5C11B.FCI:0.000">     R5C11A.FCO to R5C11B.FCI    </A> <A href="#@net:n11291">n11291</A>
FCITOFCO_D  ---     0.162     R5C11B.FCI to     R5C11B.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n11292:R5C11B.FCO:R5C11C.FCI:0.000">     R5C11B.FCO to R5C11C.FCI    </A> <A href="#@net:n11292">n11292</A>
FCITOFCO_D  ---     0.162     R5C11C.FCI to     R5C11C.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n11293:R5C11C.FCO:R5C11D.FCI:0.000">     R5C11C.FCO to R5C11D.FCI    </A> <A href="#@net:n11293">n11293</A>
FCITOFCO_D  ---     0.162     R5C11D.FCI to     R5C11D.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n11294:R5C11D.FCO:R5C12A.FCI:0.000">     R5C11D.FCO to R5C12A.FCI    </A> <A href="#@net:n11294">n11294</A>
FCITOFCO_D  ---     0.162     R5C12A.FCI to     R5C12A.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n11295:R5C12A.FCO:R5C12B.FCI:0.000">     R5C12A.FCO to R5C12B.FCI    </A> <A href="#@net:n11295">n11295</A>
FCITOFCO_D  ---     0.162     R5C12B.FCI to     R5C12B.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n11296:R5C12B.FCO:R5C12C.FCI:0.000">     R5C12B.FCO to R5C12C.FCI    </A> <A href="#@net:n11296">n11296</A>
FCITOFCO_D  ---     0.162     R5C12C.FCI to     R5C12C.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n11297:R5C12C.FCO:R5C12D.FCI:0.000">     R5C12C.FCO to R5C12D.FCI    </A> <A href="#@net:n11297">n11297</A>
FCITOFCO_D  ---     0.162     R5C12D.FCI to     R5C12D.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n11298:R5C12D.FCO:R5C13A.FCI:0.000">     R5C12D.FCO to R5C13A.FCI    </A> <A href="#@net:n11298">n11298</A>
FCITOFCO_D  ---     0.162     R5C13A.FCI to     R5C13A.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n11299:R5C13A.FCO:R5C13B.FCI:0.000">     R5C13A.FCO to R5C13B.FCI    </A> <A href="#@net:n11299">n11299</A>
FCITOFCO_D  ---     0.162     R5C13B.FCI to     R5C13B.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n11300:R5C13B.FCO:R5C13C.FCI:0.000">     R5C13B.FCO to R5C13C.FCI    </A> <A href="#@net:n11300">n11300</A>
FCITOFCO_D  ---     0.162     R5C13C.FCI to     R5C13C.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n11301:R5C13C.FCO:R5C13D.FCI:0.000">     R5C13C.FCO to R5C13D.FCI    </A> <A href="#@net:n11301">n11301</A>
FCITOFCO_D  ---     0.162     R5C13D.FCI to     R5C13D.FCO <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n11302:R5C13D.FCO:R5C14A.FCI:0.000">     R5C13D.FCO to R5C14A.FCI    </A> <A href="#@net:n11302">n11302</A>
FCITOF0_DE  ---     0.585     R5C14A.FCI to      R5C14A.F0 <A href="#@comp:SLICE_55">SLICE_55</A>
ROUTE         1     0.000<A href="#@net:n2798:R5C14A.F0:R5C14A.DI0:0.000">      R5C14A.F0 to R5C14A.DI0    </A> <A href="#@net:n2798">n2798</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   14.591   (62.2% logic, 37.8% route), 36 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.161,OSC.OSC,R21C2B.CLK,osc_clk:REG_DEL, 0.452,R21C2B.CLK,R21C2B.Q1,uart_rx1/SLICE_12:ROUTE, 3.213,R21C2B.Q1,R3C8C.CLK,uart_rx1/UartClk[2]">Source Clock Path</A> OSCH_inst to SLICE_2408:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161<A href="#@net:osc_clk:OSC.OSC:R21C2B.CLK:4.161">        OSC.OSC to R21C2B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 <A href="#@comp:uart_rx1/SLICE_12">uart_rx1/SLICE_12</A>
ROUTE        30     3.213<A href="#@net:uart_rx1/UartClk[2]:R21C2B.Q1:R3C8C.CLK:3.213">      R21C2B.Q1 to R3C8C.CLK     </A> <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>
                  --------
                    7.826   (5.8% logic, 94.2% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.199,OSC.OSC,R5C14A.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R5C14A.CLK:4.199">        OSC.OSC to R5C14A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 7.104ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:uart_rx1/SLICE_2286">uart_rx1/o_Rx_Byte_i7</A>  (from <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_56">phase_inc_carrGen_i0_i61</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              14.589ns  (61.5% logic, 38.5% route), 35 logic levels.

 Constraint Details:

     14.589ns physical path delay uart_rx1/SLICE_2286 to SLICE_56 exceeds
     11.278ns delay constraint less
      3.627ns skew and
      0.166ns DIN_SET requirement (totaling 7.485ns) by 7.104ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.452,R3C9D.CLK,R3C9D.Q1,uart_rx1/SLICE_2286:ROUTE, 0.771,R3C9D.Q1,R3C8C.C0,o_Rx_Byte_c_6:CTOF_DEL, 0.495,R3C8C.C0,R3C8C.F0,SLICE_2408:ROUTE, 1.030,R3C8C.F0,R3C6A.A0,n8225:CTOF_DEL, 0.495,R3C6A.A0,R3C6A.F0,SLICE_2405:ROUTE, 0.656,R3C6A.F0,R3C6A.A1,n12919:CTOF_DEL, 0.495,R3C6A.A1,R3C6A.F1,SLICE_2405:ROUTE, 0.626,R3C6A.F1,R3C6D.D1,n13372:CTOF_DEL, 0.495,R3C6D.D1,R3C6D.F1,SLICE_2403:ROUTE, 0.729,R3C6D.F1,R3C8D.D0,n9000:CTOF_DEL, 0.495,R3C8D.D0,R3C8D.F0,SLICE_2475:ROUTE, 1.810,R3C8D.F0,R5C6D.A0,n9593:C0TOFCO_DEL, 1.023,R5C6D.A0,R5C6D.FCO,SLICE_84:ROUTE, 0.000,R5C6D.FCO,R5C7A.FCI,n11274:FCITOFCO_DEL, 0.162,R5C7A.FCI,R5C7A.FCO,SLICE_83:ROUTE, 0.000,R5C7A.FCO,R5C7B.FCI,n11275:FCITOFCO_DEL, 0.162,R5C7B.FCI,R5C7B.FCO,SLICE_82:ROUTE, 0.000,R5C7B.FCO,R5C7C.FCI,n11276:FCITOFCO_DEL, 0.162,R5C7C.FCI,R5C7C.FCO,SLICE_81:ROUTE, 0.000,R5C7C.FCO,R5C7D.FCI,n11277:FCITOFCO_DEL, 0.162,R5C7D.FCI,R5C7D.FCO,SLICE_80:ROUTE, 0.000,R5C7D.FCO,R5C8A.FCI,n11278:FCITOFCO_DEL, 0.162,R5C8A.FCI,R5C8A.FCO,SLICE_79:ROUTE, 0.000,R5C8A.FCO,R5C8B.FCI,n11279:FCITOFCO_DEL, 0.162,R5C8B.FCI,R5C8B.FCO,SLICE_78:ROUTE, 0.000,R5C8B.FCO,R5C8C.FCI,n11280:FCITOFCO_DEL, 0.162,R5C8C.FCI,R5C8C.FCO,SLICE_77:ROUTE, 0.000,R5C8C.FCO,R5C8D.FCI,n11281:FCITOFCO_DEL, 0.162,R5C8D.FCI,R5C8D.FCO,SLICE_76:ROUTE, 0.000,R5C8D.FCO,R5C9A.FCI,n11282:FCITOFCO_DEL, 0.162,R5C9A.FCI,R5C9A.FCO,SLICE_75:ROUTE, 0.000,R5C9A.FCO,R5C9B.FCI,n11283:FCITOFCO_DEL, 0.162,R5C9B.FCI,R5C9B.FCO,SLICE_74:ROUTE, 0.000,R5C9B.FCO,R5C9C.FCI,n11284:FCITOFCO_DEL, 0.162,R5C9C.FCI,R5C9C.FCO,SLICE_73:ROUTE, 0.000,R5C9C.FCO,R5C9D.FCI,n11285:FCITOFCO_DEL, 0.162,R5C9D.FCI,R5C9D.FCO,SLICE_72:ROUTE, 0.000,R5C9D.FCO,R5C10A.FCI,n11286:FCITOFCO_DEL, 0.162,R5C10A.FCI,R5C10A.FCO,SLICE_71:ROUTE, 0.000,R5C10A.FCO,R5C10B.FCI,n11287:FCITOFCO_DEL, 0.162,R5C10B.FCI,R5C10B.FCO,SLICE_70:ROUTE, 0.000,R5C10B.FCO,R5C10C.FCI,n11288:FCITOFCO_DEL, 0.162,R5C10C.FCI,R5C10C.FCO,SLICE_69:ROUTE, 0.000,R5C10C.FCO,R5C10D.FCI,n11289:FCITOFCO_DEL, 0.162,R5C10D.FCI,R5C10D.FCO,SLICE_68:ROUTE, 0.000,R5C10D.FCO,R5C11A.FCI,n11290:FCITOFCO_DEL, 0.162,R5C11A.FCI,R5C11A.FCO,SLICE_67:ROUTE, 0.000,R5C11A.FCO,R5C11B.FCI,n11291:FCITOFCO_DEL, 0.162,R5C11B.FCI,R5C11B.FCO,SLICE_66:ROUTE, 0.000,R5C11B.FCO,R5C11C.FCI,n11292:FCITOFCO_DEL, 0.162,R5C11C.FCI,R5C11C.FCO,SLICE_65:ROUTE, 0.000,R5C11C.FCO,R5C11D.FCI,n11293:FCITOFCO_DEL, 0.162,R5C11D.FCI,R5C11D.FCO,SLICE_64:ROUTE, 0.000,R5C11D.FCO,R5C12A.FCI,n11294:FCITOFCO_DEL, 0.162,R5C12A.FCI,R5C12A.FCO,SLICE_63:ROUTE, 0.000,R5C12A.FCO,R5C12B.FCI,n11295:FCITOFCO_DEL, 0.162,R5C12B.FCI,R5C12B.FCO,SLICE_62:ROUTE, 0.000,R5C12B.FCO,R5C12C.FCI,n11296:FCITOFCO_DEL, 0.162,R5C12C.FCI,R5C12C.FCO,SLICE_61:ROUTE, 0.000,R5C12C.FCO,R5C12D.FCI,n11297:FCITOFCO_DEL, 0.162,R5C12D.FCI,R5C12D.FCO,SLICE_60:ROUTE, 0.000,R5C12D.FCO,R5C13A.FCI,n11298:FCITOFCO_DEL, 0.162,R5C13A.FCI,R5C13A.FCO,SLICE_59:ROUTE, 0.000,R5C13A.FCO,R5C13B.FCI,n11299:FCITOFCO_DEL, 0.162,R5C13B.FCI,R5C13B.FCO,SLICE_58:ROUTE, 0.000,R5C13B.FCO,R5C13C.FCI,n11300:FCITOFCO_DEL, 0.162,R5C13C.FCI,R5C13C.FCO,SLICE_57:ROUTE, 0.000,R5C13C.FCO,R5C13D.FCI,n11301:FCITOF1_DEL, 0.643,R5C13D.FCI,R5C13D.F1,SLICE_56:ROUTE, 0.000,R5C13D.F1,R5C13D.DI1,n2799">Data path</A> uart_rx1/SLICE_2286 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9D.CLK to       R3C9D.Q1 <A href="#@comp:uart_rx1/SLICE_2286">uart_rx1/SLICE_2286</A> (from <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>)
ROUTE         4     0.771<A href="#@net:o_Rx_Byte_c_6:R3C9D.Q1:R3C8C.C0:0.771">       R3C9D.Q1 to R3C8C.C0      </A> <A href="#@net:o_Rx_Byte_c_6">o_Rx_Byte_c_6</A>
CTOF_DEL    ---     0.495       R3C8C.C0 to       R3C8C.F0 <A href="#@comp:SLICE_2408">SLICE_2408</A>
ROUTE        10     1.030<A href="#@net:n8225:R3C8C.F0:R3C6A.A0:1.030">       R3C8C.F0 to R3C6A.A0      </A> <A href="#@net:n8225">n8225</A>
CTOF_DEL    ---     0.495       R3C6A.A0 to       R3C6A.F0 <A href="#@comp:SLICE_2405">SLICE_2405</A>
ROUTE         1     0.656<A href="#@net:n12919:R3C6A.F0:R3C6A.A1:0.656">       R3C6A.F0 to R3C6A.A1      </A> <A href="#@net:n12919">n12919</A>
CTOF_DEL    ---     0.495       R3C6A.A1 to       R3C6A.F1 <A href="#@comp:SLICE_2405">SLICE_2405</A>
ROUTE         1     0.626<A href="#@net:n13372:R3C6A.F1:R3C6D.D1:0.626">       R3C6A.F1 to R3C6D.D1      </A> <A href="#@net:n13372">n13372</A>
CTOF_DEL    ---     0.495       R3C6D.D1 to       R3C6D.F1 <A href="#@comp:SLICE_2403">SLICE_2403</A>
ROUTE        75     0.729<A href="#@net:n9000:R3C6D.F1:R3C8D.D0:0.729">       R3C6D.F1 to R3C8D.D0      </A> <A href="#@net:n9000">n9000</A>
CTOF_DEL    ---     0.495       R3C8D.D0 to       R3C8D.F0 <A href="#@comp:SLICE_2475">SLICE_2475</A>
ROUTE         1     1.810<A href="#@net:n9593:R3C8D.F0:R5C6D.A0:1.810">       R3C8D.F0 to R5C6D.A0      </A> <A href="#@net:n9593">n9593</A>
C0TOFCO_DE  ---     1.023       R5C6D.A0 to      R5C6D.FCO <A href="#@comp:SLICE_84">SLICE_84</A>
ROUTE         1     0.000<A href="#@net:n11274:R5C6D.FCO:R5C7A.FCI:0.000">      R5C6D.FCO to R5C7A.FCI     </A> <A href="#@net:n11274">n11274</A>
FCITOFCO_D  ---     0.162      R5C7A.FCI to      R5C7A.FCO <A href="#@comp:SLICE_83">SLICE_83</A>
ROUTE         1     0.000<A href="#@net:n11275:R5C7A.FCO:R5C7B.FCI:0.000">      R5C7A.FCO to R5C7B.FCI     </A> <A href="#@net:n11275">n11275</A>
FCITOFCO_D  ---     0.162      R5C7B.FCI to      R5C7B.FCO <A href="#@comp:SLICE_82">SLICE_82</A>
ROUTE         1     0.000<A href="#@net:n11276:R5C7B.FCO:R5C7C.FCI:0.000">      R5C7B.FCO to R5C7C.FCI     </A> <A href="#@net:n11276">n11276</A>
FCITOFCO_D  ---     0.162      R5C7C.FCI to      R5C7C.FCO <A href="#@comp:SLICE_81">SLICE_81</A>
ROUTE         1     0.000<A href="#@net:n11277:R5C7C.FCO:R5C7D.FCI:0.000">      R5C7C.FCO to R5C7D.FCI     </A> <A href="#@net:n11277">n11277</A>
FCITOFCO_D  ---     0.162      R5C7D.FCI to      R5C7D.FCO <A href="#@comp:SLICE_80">SLICE_80</A>
ROUTE         1     0.000<A href="#@net:n11278:R5C7D.FCO:R5C8A.FCI:0.000">      R5C7D.FCO to R5C8A.FCI     </A> <A href="#@net:n11278">n11278</A>
FCITOFCO_D  ---     0.162      R5C8A.FCI to      R5C8A.FCO <A href="#@comp:SLICE_79">SLICE_79</A>
ROUTE         1     0.000<A href="#@net:n11279:R5C8A.FCO:R5C8B.FCI:0.000">      R5C8A.FCO to R5C8B.FCI     </A> <A href="#@net:n11279">n11279</A>
FCITOFCO_D  ---     0.162      R5C8B.FCI to      R5C8B.FCO <A href="#@comp:SLICE_78">SLICE_78</A>
ROUTE         1     0.000<A href="#@net:n11280:R5C8B.FCO:R5C8C.FCI:0.000">      R5C8B.FCO to R5C8C.FCI     </A> <A href="#@net:n11280">n11280</A>
FCITOFCO_D  ---     0.162      R5C8C.FCI to      R5C8C.FCO <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.000<A href="#@net:n11281:R5C8C.FCO:R5C8D.FCI:0.000">      R5C8C.FCO to R5C8D.FCI     </A> <A href="#@net:n11281">n11281</A>
FCITOFCO_D  ---     0.162      R5C8D.FCI to      R5C8D.FCO <A href="#@comp:SLICE_76">SLICE_76</A>
ROUTE         1     0.000<A href="#@net:n11282:R5C8D.FCO:R5C9A.FCI:0.000">      R5C8D.FCO to R5C9A.FCI     </A> <A href="#@net:n11282">n11282</A>
FCITOFCO_D  ---     0.162      R5C9A.FCI to      R5C9A.FCO <A href="#@comp:SLICE_75">SLICE_75</A>
ROUTE         1     0.000<A href="#@net:n11283:R5C9A.FCO:R5C9B.FCI:0.000">      R5C9A.FCO to R5C9B.FCI     </A> <A href="#@net:n11283">n11283</A>
FCITOFCO_D  ---     0.162      R5C9B.FCI to      R5C9B.FCO <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     0.000<A href="#@net:n11284:R5C9B.FCO:R5C9C.FCI:0.000">      R5C9B.FCO to R5C9C.FCI     </A> <A href="#@net:n11284">n11284</A>
FCITOFCO_D  ---     0.162      R5C9C.FCI to      R5C9C.FCO <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     0.000<A href="#@net:n11285:R5C9C.FCO:R5C9D.FCI:0.000">      R5C9C.FCO to R5C9D.FCI     </A> <A href="#@net:n11285">n11285</A>
FCITOFCO_D  ---     0.162      R5C9D.FCI to      R5C9D.FCO <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.000<A href="#@net:n11286:R5C9D.FCO:R5C10A.FCI:0.000">      R5C9D.FCO to R5C10A.FCI    </A> <A href="#@net:n11286">n11286</A>
FCITOFCO_D  ---     0.162     R5C10A.FCI to     R5C10A.FCO <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.000<A href="#@net:n11287:R5C10A.FCO:R5C10B.FCI:0.000">     R5C10A.FCO to R5C10B.FCI    </A> <A href="#@net:n11287">n11287</A>
FCITOFCO_D  ---     0.162     R5C10B.FCI to     R5C10B.FCO <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.000<A href="#@net:n11288:R5C10B.FCO:R5C10C.FCI:0.000">     R5C10B.FCO to R5C10C.FCI    </A> <A href="#@net:n11288">n11288</A>
FCITOFCO_D  ---     0.162     R5C10C.FCI to     R5C10C.FCO <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     0.000<A href="#@net:n11289:R5C10C.FCO:R5C10D.FCI:0.000">     R5C10C.FCO to R5C10D.FCI    </A> <A href="#@net:n11289">n11289</A>
FCITOFCO_D  ---     0.162     R5C10D.FCI to     R5C10D.FCO <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     0.000<A href="#@net:n11290:R5C10D.FCO:R5C11A.FCI:0.000">     R5C10D.FCO to R5C11A.FCI    </A> <A href="#@net:n11290">n11290</A>
FCITOFCO_D  ---     0.162     R5C11A.FCI to     R5C11A.FCO <A href="#@comp:SLICE_67">SLICE_67</A>
ROUTE         1     0.000<A href="#@net:n11291:R5C11A.FCO:R5C11B.FCI:0.000">     R5C11A.FCO to R5C11B.FCI    </A> <A href="#@net:n11291">n11291</A>
FCITOFCO_D  ---     0.162     R5C11B.FCI to     R5C11B.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n11292:R5C11B.FCO:R5C11C.FCI:0.000">     R5C11B.FCO to R5C11C.FCI    </A> <A href="#@net:n11292">n11292</A>
FCITOFCO_D  ---     0.162     R5C11C.FCI to     R5C11C.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n11293:R5C11C.FCO:R5C11D.FCI:0.000">     R5C11C.FCO to R5C11D.FCI    </A> <A href="#@net:n11293">n11293</A>
FCITOFCO_D  ---     0.162     R5C11D.FCI to     R5C11D.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n11294:R5C11D.FCO:R5C12A.FCI:0.000">     R5C11D.FCO to R5C12A.FCI    </A> <A href="#@net:n11294">n11294</A>
FCITOFCO_D  ---     0.162     R5C12A.FCI to     R5C12A.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n11295:R5C12A.FCO:R5C12B.FCI:0.000">     R5C12A.FCO to R5C12B.FCI    </A> <A href="#@net:n11295">n11295</A>
FCITOFCO_D  ---     0.162     R5C12B.FCI to     R5C12B.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n11296:R5C12B.FCO:R5C12C.FCI:0.000">     R5C12B.FCO to R5C12C.FCI    </A> <A href="#@net:n11296">n11296</A>
FCITOFCO_D  ---     0.162     R5C12C.FCI to     R5C12C.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n11297:R5C12C.FCO:R5C12D.FCI:0.000">     R5C12C.FCO to R5C12D.FCI    </A> <A href="#@net:n11297">n11297</A>
FCITOFCO_D  ---     0.162     R5C12D.FCI to     R5C12D.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n11298:R5C12D.FCO:R5C13A.FCI:0.000">     R5C12D.FCO to R5C13A.FCI    </A> <A href="#@net:n11298">n11298</A>
FCITOFCO_D  ---     0.162     R5C13A.FCI to     R5C13A.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n11299:R5C13A.FCO:R5C13B.FCI:0.000">     R5C13A.FCO to R5C13B.FCI    </A> <A href="#@net:n11299">n11299</A>
FCITOFCO_D  ---     0.162     R5C13B.FCI to     R5C13B.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n11300:R5C13B.FCO:R5C13C.FCI:0.000">     R5C13B.FCO to R5C13C.FCI    </A> <A href="#@net:n11300">n11300</A>
FCITOFCO_D  ---     0.162     R5C13C.FCI to     R5C13C.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n11301:R5C13C.FCO:R5C13D.FCI:0.000">     R5C13C.FCO to R5C13D.FCI    </A> <A href="#@net:n11301">n11301</A>
FCITOF1_DE  ---     0.643     R5C13D.FCI to      R5C13D.F1 <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n2799:R5C13D.F1:R5C13D.DI1:0.000">      R5C13D.F1 to R5C13D.DI1    </A> <A href="#@net:n2799">n2799</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   14.589   (61.5% logic, 38.5% route), 35 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.161,OSC.OSC,R21C2B.CLK,osc_clk:REG_DEL, 0.452,R21C2B.CLK,R21C2B.Q1,uart_rx1/SLICE_12:ROUTE, 3.213,R21C2B.Q1,R3C9D.CLK,uart_rx1/UartClk[2]">Source Clock Path</A> OSCH_inst to uart_rx1/SLICE_2286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161<A href="#@net:osc_clk:OSC.OSC:R21C2B.CLK:4.161">        OSC.OSC to R21C2B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 <A href="#@comp:uart_rx1/SLICE_12">uart_rx1/SLICE_12</A>
ROUTE        30     3.213<A href="#@net:uart_rx1/UartClk[2]:R21C2B.Q1:R3C9D.CLK:3.213">      R21C2B.Q1 to R3C9D.CLK     </A> <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>
                  --------
                    7.826   (5.8% logic, 94.2% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.199,OSC.OSC,R5C13D.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R5C13D.CLK:4.199">        OSC.OSC to R5C13D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 7.096ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:uart_rx1/SLICE_2286">uart_rx1/o_Rx_Byte_i6</A>  (from <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_55">phase_inc_carrGen_i0_i62</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              14.581ns  (62.2% logic, 37.8% route), 36 logic levels.

 Constraint Details:

     14.581ns physical path delay uart_rx1/SLICE_2286 to SLICE_55 exceeds
     11.278ns delay constraint less
      3.627ns skew and
      0.166ns DIN_SET requirement (totaling 7.485ns) by 7.096ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.452,R3C9D.CLK,R3C9D.Q0,uart_rx1/SLICE_2286:ROUTE, 0.659,R3C9D.Q0,R3C8C.D0,o_Rx_Byte_c_5:CTOF_DEL, 0.495,R3C8C.D0,R3C8C.F0,SLICE_2408:ROUTE, 1.030,R3C8C.F0,R3C6A.A0,n8225:CTOF_DEL, 0.495,R3C6A.A0,R3C6A.F0,SLICE_2405:ROUTE, 0.656,R3C6A.F0,R3C6A.A1,n12919:CTOF_DEL, 0.495,R3C6A.A1,R3C6A.F1,SLICE_2405:ROUTE, 0.626,R3C6A.F1,R3C6D.D1,n13372:CTOF_DEL, 0.495,R3C6D.D1,R3C6D.F1,SLICE_2403:ROUTE, 0.729,R3C6D.F1,R3C8D.D0,n9000:CTOF_DEL, 0.495,R3C8D.D0,R3C8D.F0,SLICE_2475:ROUTE, 1.810,R3C8D.F0,R5C6D.A0,n9593:C0TOFCO_DEL, 1.023,R5C6D.A0,R5C6D.FCO,SLICE_84:ROUTE, 0.000,R5C6D.FCO,R5C7A.FCI,n11274:FCITOFCO_DEL, 0.162,R5C7A.FCI,R5C7A.FCO,SLICE_83:ROUTE, 0.000,R5C7A.FCO,R5C7B.FCI,n11275:FCITOFCO_DEL, 0.162,R5C7B.FCI,R5C7B.FCO,SLICE_82:ROUTE, 0.000,R5C7B.FCO,R5C7C.FCI,n11276:FCITOFCO_DEL, 0.162,R5C7C.FCI,R5C7C.FCO,SLICE_81:ROUTE, 0.000,R5C7C.FCO,R5C7D.FCI,n11277:FCITOFCO_DEL, 0.162,R5C7D.FCI,R5C7D.FCO,SLICE_80:ROUTE, 0.000,R5C7D.FCO,R5C8A.FCI,n11278:FCITOFCO_DEL, 0.162,R5C8A.FCI,R5C8A.FCO,SLICE_79:ROUTE, 0.000,R5C8A.FCO,R5C8B.FCI,n11279:FCITOFCO_DEL, 0.162,R5C8B.FCI,R5C8B.FCO,SLICE_78:ROUTE, 0.000,R5C8B.FCO,R5C8C.FCI,n11280:FCITOFCO_DEL, 0.162,R5C8C.FCI,R5C8C.FCO,SLICE_77:ROUTE, 0.000,R5C8C.FCO,R5C8D.FCI,n11281:FCITOFCO_DEL, 0.162,R5C8D.FCI,R5C8D.FCO,SLICE_76:ROUTE, 0.000,R5C8D.FCO,R5C9A.FCI,n11282:FCITOFCO_DEL, 0.162,R5C9A.FCI,R5C9A.FCO,SLICE_75:ROUTE, 0.000,R5C9A.FCO,R5C9B.FCI,n11283:FCITOFCO_DEL, 0.162,R5C9B.FCI,R5C9B.FCO,SLICE_74:ROUTE, 0.000,R5C9B.FCO,R5C9C.FCI,n11284:FCITOFCO_DEL, 0.162,R5C9C.FCI,R5C9C.FCO,SLICE_73:ROUTE, 0.000,R5C9C.FCO,R5C9D.FCI,n11285:FCITOFCO_DEL, 0.162,R5C9D.FCI,R5C9D.FCO,SLICE_72:ROUTE, 0.000,R5C9D.FCO,R5C10A.FCI,n11286:FCITOFCO_DEL, 0.162,R5C10A.FCI,R5C10A.FCO,SLICE_71:ROUTE, 0.000,R5C10A.FCO,R5C10B.FCI,n11287:FCITOFCO_DEL, 0.162,R5C10B.FCI,R5C10B.FCO,SLICE_70:ROUTE, 0.000,R5C10B.FCO,R5C10C.FCI,n11288:FCITOFCO_DEL, 0.162,R5C10C.FCI,R5C10C.FCO,SLICE_69:ROUTE, 0.000,R5C10C.FCO,R5C10D.FCI,n11289:FCITOFCO_DEL, 0.162,R5C10D.FCI,R5C10D.FCO,SLICE_68:ROUTE, 0.000,R5C10D.FCO,R5C11A.FCI,n11290:FCITOFCO_DEL, 0.162,R5C11A.FCI,R5C11A.FCO,SLICE_67:ROUTE, 0.000,R5C11A.FCO,R5C11B.FCI,n11291:FCITOFCO_DEL, 0.162,R5C11B.FCI,R5C11B.FCO,SLICE_66:ROUTE, 0.000,R5C11B.FCO,R5C11C.FCI,n11292:FCITOFCO_DEL, 0.162,R5C11C.FCI,R5C11C.FCO,SLICE_65:ROUTE, 0.000,R5C11C.FCO,R5C11D.FCI,n11293:FCITOFCO_DEL, 0.162,R5C11D.FCI,R5C11D.FCO,SLICE_64:ROUTE, 0.000,R5C11D.FCO,R5C12A.FCI,n11294:FCITOFCO_DEL, 0.162,R5C12A.FCI,R5C12A.FCO,SLICE_63:ROUTE, 0.000,R5C12A.FCO,R5C12B.FCI,n11295:FCITOFCO_DEL, 0.162,R5C12B.FCI,R5C12B.FCO,SLICE_62:ROUTE, 0.000,R5C12B.FCO,R5C12C.FCI,n11296:FCITOFCO_DEL, 0.162,R5C12C.FCI,R5C12C.FCO,SLICE_61:ROUTE, 0.000,R5C12C.FCO,R5C12D.FCI,n11297:FCITOFCO_DEL, 0.162,R5C12D.FCI,R5C12D.FCO,SLICE_60:ROUTE, 0.000,R5C12D.FCO,R5C13A.FCI,n11298:FCITOFCO_DEL, 0.162,R5C13A.FCI,R5C13A.FCO,SLICE_59:ROUTE, 0.000,R5C13A.FCO,R5C13B.FCI,n11299:FCITOFCO_DEL, 0.162,R5C13B.FCI,R5C13B.FCO,SLICE_58:ROUTE, 0.000,R5C13B.FCO,R5C13C.FCI,n11300:FCITOFCO_DEL, 0.162,R5C13C.FCI,R5C13C.FCO,SLICE_57:ROUTE, 0.000,R5C13C.FCO,R5C13D.FCI,n11301:FCITOFCO_DEL, 0.162,R5C13D.FCI,R5C13D.FCO,SLICE_56:ROUTE, 0.000,R5C13D.FCO,R5C14A.FCI,n11302:FCITOF0_DEL, 0.585,R5C14A.FCI,R5C14A.F0,SLICE_55:ROUTE, 0.000,R5C14A.F0,R5C14A.DI0,n2798">Data path</A> uart_rx1/SLICE_2286 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9D.CLK to       R3C9D.Q0 <A href="#@comp:uart_rx1/SLICE_2286">uart_rx1/SLICE_2286</A> (from <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>)
ROUTE         3     0.659<A href="#@net:o_Rx_Byte_c_5:R3C9D.Q0:R3C8C.D0:0.659">       R3C9D.Q0 to R3C8C.D0      </A> <A href="#@net:o_Rx_Byte_c_5">o_Rx_Byte_c_5</A>
CTOF_DEL    ---     0.495       R3C8C.D0 to       R3C8C.F0 <A href="#@comp:SLICE_2408">SLICE_2408</A>
ROUTE        10     1.030<A href="#@net:n8225:R3C8C.F0:R3C6A.A0:1.030">       R3C8C.F0 to R3C6A.A0      </A> <A href="#@net:n8225">n8225</A>
CTOF_DEL    ---     0.495       R3C6A.A0 to       R3C6A.F0 <A href="#@comp:SLICE_2405">SLICE_2405</A>
ROUTE         1     0.656<A href="#@net:n12919:R3C6A.F0:R3C6A.A1:0.656">       R3C6A.F0 to R3C6A.A1      </A> <A href="#@net:n12919">n12919</A>
CTOF_DEL    ---     0.495       R3C6A.A1 to       R3C6A.F1 <A href="#@comp:SLICE_2405">SLICE_2405</A>
ROUTE         1     0.626<A href="#@net:n13372:R3C6A.F1:R3C6D.D1:0.626">       R3C6A.F1 to R3C6D.D1      </A> <A href="#@net:n13372">n13372</A>
CTOF_DEL    ---     0.495       R3C6D.D1 to       R3C6D.F1 <A href="#@comp:SLICE_2403">SLICE_2403</A>
ROUTE        75     0.729<A href="#@net:n9000:R3C6D.F1:R3C8D.D0:0.729">       R3C6D.F1 to R3C8D.D0      </A> <A href="#@net:n9000">n9000</A>
CTOF_DEL    ---     0.495       R3C8D.D0 to       R3C8D.F0 <A href="#@comp:SLICE_2475">SLICE_2475</A>
ROUTE         1     1.810<A href="#@net:n9593:R3C8D.F0:R5C6D.A0:1.810">       R3C8D.F0 to R5C6D.A0      </A> <A href="#@net:n9593">n9593</A>
C0TOFCO_DE  ---     1.023       R5C6D.A0 to      R5C6D.FCO <A href="#@comp:SLICE_84">SLICE_84</A>
ROUTE         1     0.000<A href="#@net:n11274:R5C6D.FCO:R5C7A.FCI:0.000">      R5C6D.FCO to R5C7A.FCI     </A> <A href="#@net:n11274">n11274</A>
FCITOFCO_D  ---     0.162      R5C7A.FCI to      R5C7A.FCO <A href="#@comp:SLICE_83">SLICE_83</A>
ROUTE         1     0.000<A href="#@net:n11275:R5C7A.FCO:R5C7B.FCI:0.000">      R5C7A.FCO to R5C7B.FCI     </A> <A href="#@net:n11275">n11275</A>
FCITOFCO_D  ---     0.162      R5C7B.FCI to      R5C7B.FCO <A href="#@comp:SLICE_82">SLICE_82</A>
ROUTE         1     0.000<A href="#@net:n11276:R5C7B.FCO:R5C7C.FCI:0.000">      R5C7B.FCO to R5C7C.FCI     </A> <A href="#@net:n11276">n11276</A>
FCITOFCO_D  ---     0.162      R5C7C.FCI to      R5C7C.FCO <A href="#@comp:SLICE_81">SLICE_81</A>
ROUTE         1     0.000<A href="#@net:n11277:R5C7C.FCO:R5C7D.FCI:0.000">      R5C7C.FCO to R5C7D.FCI     </A> <A href="#@net:n11277">n11277</A>
FCITOFCO_D  ---     0.162      R5C7D.FCI to      R5C7D.FCO <A href="#@comp:SLICE_80">SLICE_80</A>
ROUTE         1     0.000<A href="#@net:n11278:R5C7D.FCO:R5C8A.FCI:0.000">      R5C7D.FCO to R5C8A.FCI     </A> <A href="#@net:n11278">n11278</A>
FCITOFCO_D  ---     0.162      R5C8A.FCI to      R5C8A.FCO <A href="#@comp:SLICE_79">SLICE_79</A>
ROUTE         1     0.000<A href="#@net:n11279:R5C8A.FCO:R5C8B.FCI:0.000">      R5C8A.FCO to R5C8B.FCI     </A> <A href="#@net:n11279">n11279</A>
FCITOFCO_D  ---     0.162      R5C8B.FCI to      R5C8B.FCO <A href="#@comp:SLICE_78">SLICE_78</A>
ROUTE         1     0.000<A href="#@net:n11280:R5C8B.FCO:R5C8C.FCI:0.000">      R5C8B.FCO to R5C8C.FCI     </A> <A href="#@net:n11280">n11280</A>
FCITOFCO_D  ---     0.162      R5C8C.FCI to      R5C8C.FCO <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.000<A href="#@net:n11281:R5C8C.FCO:R5C8D.FCI:0.000">      R5C8C.FCO to R5C8D.FCI     </A> <A href="#@net:n11281">n11281</A>
FCITOFCO_D  ---     0.162      R5C8D.FCI to      R5C8D.FCO <A href="#@comp:SLICE_76">SLICE_76</A>
ROUTE         1     0.000<A href="#@net:n11282:R5C8D.FCO:R5C9A.FCI:0.000">      R5C8D.FCO to R5C9A.FCI     </A> <A href="#@net:n11282">n11282</A>
FCITOFCO_D  ---     0.162      R5C9A.FCI to      R5C9A.FCO <A href="#@comp:SLICE_75">SLICE_75</A>
ROUTE         1     0.000<A href="#@net:n11283:R5C9A.FCO:R5C9B.FCI:0.000">      R5C9A.FCO to R5C9B.FCI     </A> <A href="#@net:n11283">n11283</A>
FCITOFCO_D  ---     0.162      R5C9B.FCI to      R5C9B.FCO <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     0.000<A href="#@net:n11284:R5C9B.FCO:R5C9C.FCI:0.000">      R5C9B.FCO to R5C9C.FCI     </A> <A href="#@net:n11284">n11284</A>
FCITOFCO_D  ---     0.162      R5C9C.FCI to      R5C9C.FCO <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     0.000<A href="#@net:n11285:R5C9C.FCO:R5C9D.FCI:0.000">      R5C9C.FCO to R5C9D.FCI     </A> <A href="#@net:n11285">n11285</A>
FCITOFCO_D  ---     0.162      R5C9D.FCI to      R5C9D.FCO <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.000<A href="#@net:n11286:R5C9D.FCO:R5C10A.FCI:0.000">      R5C9D.FCO to R5C10A.FCI    </A> <A href="#@net:n11286">n11286</A>
FCITOFCO_D  ---     0.162     R5C10A.FCI to     R5C10A.FCO <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.000<A href="#@net:n11287:R5C10A.FCO:R5C10B.FCI:0.000">     R5C10A.FCO to R5C10B.FCI    </A> <A href="#@net:n11287">n11287</A>
FCITOFCO_D  ---     0.162     R5C10B.FCI to     R5C10B.FCO <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.000<A href="#@net:n11288:R5C10B.FCO:R5C10C.FCI:0.000">     R5C10B.FCO to R5C10C.FCI    </A> <A href="#@net:n11288">n11288</A>
FCITOFCO_D  ---     0.162     R5C10C.FCI to     R5C10C.FCO <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     0.000<A href="#@net:n11289:R5C10C.FCO:R5C10D.FCI:0.000">     R5C10C.FCO to R5C10D.FCI    </A> <A href="#@net:n11289">n11289</A>
FCITOFCO_D  ---     0.162     R5C10D.FCI to     R5C10D.FCO <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     0.000<A href="#@net:n11290:R5C10D.FCO:R5C11A.FCI:0.000">     R5C10D.FCO to R5C11A.FCI    </A> <A href="#@net:n11290">n11290</A>
FCITOFCO_D  ---     0.162     R5C11A.FCI to     R5C11A.FCO <A href="#@comp:SLICE_67">SLICE_67</A>
ROUTE         1     0.000<A href="#@net:n11291:R5C11A.FCO:R5C11B.FCI:0.000">     R5C11A.FCO to R5C11B.FCI    </A> <A href="#@net:n11291">n11291</A>
FCITOFCO_D  ---     0.162     R5C11B.FCI to     R5C11B.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n11292:R5C11B.FCO:R5C11C.FCI:0.000">     R5C11B.FCO to R5C11C.FCI    </A> <A href="#@net:n11292">n11292</A>
FCITOFCO_D  ---     0.162     R5C11C.FCI to     R5C11C.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n11293:R5C11C.FCO:R5C11D.FCI:0.000">     R5C11C.FCO to R5C11D.FCI    </A> <A href="#@net:n11293">n11293</A>
FCITOFCO_D  ---     0.162     R5C11D.FCI to     R5C11D.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n11294:R5C11D.FCO:R5C12A.FCI:0.000">     R5C11D.FCO to R5C12A.FCI    </A> <A href="#@net:n11294">n11294</A>
FCITOFCO_D  ---     0.162     R5C12A.FCI to     R5C12A.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n11295:R5C12A.FCO:R5C12B.FCI:0.000">     R5C12A.FCO to R5C12B.FCI    </A> <A href="#@net:n11295">n11295</A>
FCITOFCO_D  ---     0.162     R5C12B.FCI to     R5C12B.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n11296:R5C12B.FCO:R5C12C.FCI:0.000">     R5C12B.FCO to R5C12C.FCI    </A> <A href="#@net:n11296">n11296</A>
FCITOFCO_D  ---     0.162     R5C12C.FCI to     R5C12C.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n11297:R5C12C.FCO:R5C12D.FCI:0.000">     R5C12C.FCO to R5C12D.FCI    </A> <A href="#@net:n11297">n11297</A>
FCITOFCO_D  ---     0.162     R5C12D.FCI to     R5C12D.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n11298:R5C12D.FCO:R5C13A.FCI:0.000">     R5C12D.FCO to R5C13A.FCI    </A> <A href="#@net:n11298">n11298</A>
FCITOFCO_D  ---     0.162     R5C13A.FCI to     R5C13A.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n11299:R5C13A.FCO:R5C13B.FCI:0.000">     R5C13A.FCO to R5C13B.FCI    </A> <A href="#@net:n11299">n11299</A>
FCITOFCO_D  ---     0.162     R5C13B.FCI to     R5C13B.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n11300:R5C13B.FCO:R5C13C.FCI:0.000">     R5C13B.FCO to R5C13C.FCI    </A> <A href="#@net:n11300">n11300</A>
FCITOFCO_D  ---     0.162     R5C13C.FCI to     R5C13C.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n11301:R5C13C.FCO:R5C13D.FCI:0.000">     R5C13C.FCO to R5C13D.FCI    </A> <A href="#@net:n11301">n11301</A>
FCITOFCO_D  ---     0.162     R5C13D.FCI to     R5C13D.FCO <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n11302:R5C13D.FCO:R5C14A.FCI:0.000">     R5C13D.FCO to R5C14A.FCI    </A> <A href="#@net:n11302">n11302</A>
FCITOF0_DE  ---     0.585     R5C14A.FCI to      R5C14A.F0 <A href="#@comp:SLICE_55">SLICE_55</A>
ROUTE         1     0.000<A href="#@net:n2798:R5C14A.F0:R5C14A.DI0:0.000">      R5C14A.F0 to R5C14A.DI0    </A> <A href="#@net:n2798">n2798</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   14.581   (62.2% logic, 37.8% route), 36 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.161,OSC.OSC,R21C2B.CLK,osc_clk:REG_DEL, 0.452,R21C2B.CLK,R21C2B.Q1,uart_rx1/SLICE_12:ROUTE, 3.213,R21C2B.Q1,R3C9D.CLK,uart_rx1/UartClk[2]">Source Clock Path</A> OSCH_inst to uart_rx1/SLICE_2286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161<A href="#@net:osc_clk:OSC.OSC:R21C2B.CLK:4.161">        OSC.OSC to R21C2B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 <A href="#@comp:uart_rx1/SLICE_12">uart_rx1/SLICE_12</A>
ROUTE        30     3.213<A href="#@net:uart_rx1/UartClk[2]:R21C2B.Q1:R3C9D.CLK:3.213">      R21C2B.Q1 to R3C9D.CLK     </A> <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>
                  --------
                    7.826   (5.8% logic, 94.2% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.199,OSC.OSC,R5C14A.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R5C14A.CLK:4.199">        OSC.OSC to R5C14A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 7.062ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:uart_rx1/SLICE_2286">uart_rx1/o_Rx_Byte_i7</A>  (from <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_55">phase_inc_carrGen_i0_i62</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              14.547ns  (62.4% logic, 37.6% route), 36 logic levels.

 Constraint Details:

     14.547ns physical path delay uart_rx1/SLICE_2286 to SLICE_55 exceeds
     11.278ns delay constraint less
      3.627ns skew and
      0.166ns DIN_SET requirement (totaling 7.485ns) by 7.062ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.452,R3C9D.CLK,R3C9D.Q1,uart_rx1/SLICE_2286:ROUTE, 0.771,R3C9D.Q1,R3C8C.C0,o_Rx_Byte_c_6:CTOF_DEL, 0.495,R3C8C.C0,R3C8C.F0,SLICE_2408:ROUTE, 0.662,R3C8C.F0,R2C8A.D0,n8225:CTOF_DEL, 0.495,R2C8A.D0,R2C8A.F0,SLICE_2363:ROUTE, 0.830,R2C8A.F0,R3C8A.C0,n13381:CTOF_DEL, 0.495,R3C8A.C0,R3C8A.F0,SLICE_2421:ROUTE, 0.656,R3C8A.F0,R3C8A.A1,n7733:CTOF_DEL, 0.495,R3C8A.A1,R3C8A.F1,SLICE_2421:ROUTE, 0.747,R3C8A.F1,R3C8D.C0,n2338:CTOF_DEL, 0.495,R3C8D.C0,R3C8D.F0,SLICE_2475:ROUTE, 1.810,R3C8D.F0,R5C6D.A0,n9593:C0TOFCO_DEL, 1.023,R5C6D.A0,R5C6D.FCO,SLICE_84:ROUTE, 0.000,R5C6D.FCO,R5C7A.FCI,n11274:FCITOFCO_DEL, 0.162,R5C7A.FCI,R5C7A.FCO,SLICE_83:ROUTE, 0.000,R5C7A.FCO,R5C7B.FCI,n11275:FCITOFCO_DEL, 0.162,R5C7B.FCI,R5C7B.FCO,SLICE_82:ROUTE, 0.000,R5C7B.FCO,R5C7C.FCI,n11276:FCITOFCO_DEL, 0.162,R5C7C.FCI,R5C7C.FCO,SLICE_81:ROUTE, 0.000,R5C7C.FCO,R5C7D.FCI,n11277:FCITOFCO_DEL, 0.162,R5C7D.FCI,R5C7D.FCO,SLICE_80:ROUTE, 0.000,R5C7D.FCO,R5C8A.FCI,n11278:FCITOFCO_DEL, 0.162,R5C8A.FCI,R5C8A.FCO,SLICE_79:ROUTE, 0.000,R5C8A.FCO,R5C8B.FCI,n11279:FCITOFCO_DEL, 0.162,R5C8B.FCI,R5C8B.FCO,SLICE_78:ROUTE, 0.000,R5C8B.FCO,R5C8C.FCI,n11280:FCITOFCO_DEL, 0.162,R5C8C.FCI,R5C8C.FCO,SLICE_77:ROUTE, 0.000,R5C8C.FCO,R5C8D.FCI,n11281:FCITOFCO_DEL, 0.162,R5C8D.FCI,R5C8D.FCO,SLICE_76:ROUTE, 0.000,R5C8D.FCO,R5C9A.FCI,n11282:FCITOFCO_DEL, 0.162,R5C9A.FCI,R5C9A.FCO,SLICE_75:ROUTE, 0.000,R5C9A.FCO,R5C9B.FCI,n11283:FCITOFCO_DEL, 0.162,R5C9B.FCI,R5C9B.FCO,SLICE_74:ROUTE, 0.000,R5C9B.FCO,R5C9C.FCI,n11284:FCITOFCO_DEL, 0.162,R5C9C.FCI,R5C9C.FCO,SLICE_73:ROUTE, 0.000,R5C9C.FCO,R5C9D.FCI,n11285:FCITOFCO_DEL, 0.162,R5C9D.FCI,R5C9D.FCO,SLICE_72:ROUTE, 0.000,R5C9D.FCO,R5C10A.FCI,n11286:FCITOFCO_DEL, 0.162,R5C10A.FCI,R5C10A.FCO,SLICE_71:ROUTE, 0.000,R5C10A.FCO,R5C10B.FCI,n11287:FCITOFCO_DEL, 0.162,R5C10B.FCI,R5C10B.FCO,SLICE_70:ROUTE, 0.000,R5C10B.FCO,R5C10C.FCI,n11288:FCITOFCO_DEL, 0.162,R5C10C.FCI,R5C10C.FCO,SLICE_69:ROUTE, 0.000,R5C10C.FCO,R5C10D.FCI,n11289:FCITOFCO_DEL, 0.162,R5C10D.FCI,R5C10D.FCO,SLICE_68:ROUTE, 0.000,R5C10D.FCO,R5C11A.FCI,n11290:FCITOFCO_DEL, 0.162,R5C11A.FCI,R5C11A.FCO,SLICE_67:ROUTE, 0.000,R5C11A.FCO,R5C11B.FCI,n11291:FCITOFCO_DEL, 0.162,R5C11B.FCI,R5C11B.FCO,SLICE_66:ROUTE, 0.000,R5C11B.FCO,R5C11C.FCI,n11292:FCITOFCO_DEL, 0.162,R5C11C.FCI,R5C11C.FCO,SLICE_65:ROUTE, 0.000,R5C11C.FCO,R5C11D.FCI,n11293:FCITOFCO_DEL, 0.162,R5C11D.FCI,R5C11D.FCO,SLICE_64:ROUTE, 0.000,R5C11D.FCO,R5C12A.FCI,n11294:FCITOFCO_DEL, 0.162,R5C12A.FCI,R5C12A.FCO,SLICE_63:ROUTE, 0.000,R5C12A.FCO,R5C12B.FCI,n11295:FCITOFCO_DEL, 0.162,R5C12B.FCI,R5C12B.FCO,SLICE_62:ROUTE, 0.000,R5C12B.FCO,R5C12C.FCI,n11296:FCITOFCO_DEL, 0.162,R5C12C.FCI,R5C12C.FCO,SLICE_61:ROUTE, 0.000,R5C12C.FCO,R5C12D.FCI,n11297:FCITOFCO_DEL, 0.162,R5C12D.FCI,R5C12D.FCO,SLICE_60:ROUTE, 0.000,R5C12D.FCO,R5C13A.FCI,n11298:FCITOFCO_DEL, 0.162,R5C13A.FCI,R5C13A.FCO,SLICE_59:ROUTE, 0.000,R5C13A.FCO,R5C13B.FCI,n11299:FCITOFCO_DEL, 0.162,R5C13B.FCI,R5C13B.FCO,SLICE_58:ROUTE, 0.000,R5C13B.FCO,R5C13C.FCI,n11300:FCITOFCO_DEL, 0.162,R5C13C.FCI,R5C13C.FCO,SLICE_57:ROUTE, 0.000,R5C13C.FCO,R5C13D.FCI,n11301:FCITOFCO_DEL, 0.162,R5C13D.FCI,R5C13D.FCO,SLICE_56:ROUTE, 0.000,R5C13D.FCO,R5C14A.FCI,n11302:FCITOF0_DEL, 0.585,R5C14A.FCI,R5C14A.F0,SLICE_55:ROUTE, 0.000,R5C14A.F0,R5C14A.DI0,n2798">Data path</A> uart_rx1/SLICE_2286 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9D.CLK to       R3C9D.Q1 <A href="#@comp:uart_rx1/SLICE_2286">uart_rx1/SLICE_2286</A> (from <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>)
ROUTE         4     0.771<A href="#@net:o_Rx_Byte_c_6:R3C9D.Q1:R3C8C.C0:0.771">       R3C9D.Q1 to R3C8C.C0      </A> <A href="#@net:o_Rx_Byte_c_6">o_Rx_Byte_c_6</A>
CTOF_DEL    ---     0.495       R3C8C.C0 to       R3C8C.F0 <A href="#@comp:SLICE_2408">SLICE_2408</A>
ROUTE        10     0.662<A href="#@net:n8225:R3C8C.F0:R2C8A.D0:0.662">       R3C8C.F0 to R2C8A.D0      </A> <A href="#@net:n8225">n8225</A>
CTOF_DEL    ---     0.495       R2C8A.D0 to       R2C8A.F0 <A href="#@comp:SLICE_2363">SLICE_2363</A>
ROUTE        43     0.830<A href="#@net:n13381:R2C8A.F0:R3C8A.C0:0.830">       R2C8A.F0 to R3C8A.C0      </A> <A href="#@net:n13381">n13381</A>
CTOF_DEL    ---     0.495       R3C8A.C0 to       R3C8A.F0 <A href="#@comp:SLICE_2421">SLICE_2421</A>
ROUTE         1     0.656<A href="#@net:n7733:R3C8A.F0:R3C8A.A1:0.656">       R3C8A.F0 to R3C8A.A1      </A> <A href="#@net:n7733">n7733</A>
CTOF_DEL    ---     0.495       R3C8A.A1 to       R3C8A.F1 <A href="#@comp:SLICE_2421">SLICE_2421</A>
ROUTE         1     0.747<A href="#@net:n2338:R3C8A.F1:R3C8D.C0:0.747">       R3C8A.F1 to R3C8D.C0      </A> <A href="#@net:n2338">n2338</A>
CTOF_DEL    ---     0.495       R3C8D.C0 to       R3C8D.F0 <A href="#@comp:SLICE_2475">SLICE_2475</A>
ROUTE         1     1.810<A href="#@net:n9593:R3C8D.F0:R5C6D.A0:1.810">       R3C8D.F0 to R5C6D.A0      </A> <A href="#@net:n9593">n9593</A>
C0TOFCO_DE  ---     1.023       R5C6D.A0 to      R5C6D.FCO <A href="#@comp:SLICE_84">SLICE_84</A>
ROUTE         1     0.000<A href="#@net:n11274:R5C6D.FCO:R5C7A.FCI:0.000">      R5C6D.FCO to R5C7A.FCI     </A> <A href="#@net:n11274">n11274</A>
FCITOFCO_D  ---     0.162      R5C7A.FCI to      R5C7A.FCO <A href="#@comp:SLICE_83">SLICE_83</A>
ROUTE         1     0.000<A href="#@net:n11275:R5C7A.FCO:R5C7B.FCI:0.000">      R5C7A.FCO to R5C7B.FCI     </A> <A href="#@net:n11275">n11275</A>
FCITOFCO_D  ---     0.162      R5C7B.FCI to      R5C7B.FCO <A href="#@comp:SLICE_82">SLICE_82</A>
ROUTE         1     0.000<A href="#@net:n11276:R5C7B.FCO:R5C7C.FCI:0.000">      R5C7B.FCO to R5C7C.FCI     </A> <A href="#@net:n11276">n11276</A>
FCITOFCO_D  ---     0.162      R5C7C.FCI to      R5C7C.FCO <A href="#@comp:SLICE_81">SLICE_81</A>
ROUTE         1     0.000<A href="#@net:n11277:R5C7C.FCO:R5C7D.FCI:0.000">      R5C7C.FCO to R5C7D.FCI     </A> <A href="#@net:n11277">n11277</A>
FCITOFCO_D  ---     0.162      R5C7D.FCI to      R5C7D.FCO <A href="#@comp:SLICE_80">SLICE_80</A>
ROUTE         1     0.000<A href="#@net:n11278:R5C7D.FCO:R5C8A.FCI:0.000">      R5C7D.FCO to R5C8A.FCI     </A> <A href="#@net:n11278">n11278</A>
FCITOFCO_D  ---     0.162      R5C8A.FCI to      R5C8A.FCO <A href="#@comp:SLICE_79">SLICE_79</A>
ROUTE         1     0.000<A href="#@net:n11279:R5C8A.FCO:R5C8B.FCI:0.000">      R5C8A.FCO to R5C8B.FCI     </A> <A href="#@net:n11279">n11279</A>
FCITOFCO_D  ---     0.162      R5C8B.FCI to      R5C8B.FCO <A href="#@comp:SLICE_78">SLICE_78</A>
ROUTE         1     0.000<A href="#@net:n11280:R5C8B.FCO:R5C8C.FCI:0.000">      R5C8B.FCO to R5C8C.FCI     </A> <A href="#@net:n11280">n11280</A>
FCITOFCO_D  ---     0.162      R5C8C.FCI to      R5C8C.FCO <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.000<A href="#@net:n11281:R5C8C.FCO:R5C8D.FCI:0.000">      R5C8C.FCO to R5C8D.FCI     </A> <A href="#@net:n11281">n11281</A>
FCITOFCO_D  ---     0.162      R5C8D.FCI to      R5C8D.FCO <A href="#@comp:SLICE_76">SLICE_76</A>
ROUTE         1     0.000<A href="#@net:n11282:R5C8D.FCO:R5C9A.FCI:0.000">      R5C8D.FCO to R5C9A.FCI     </A> <A href="#@net:n11282">n11282</A>
FCITOFCO_D  ---     0.162      R5C9A.FCI to      R5C9A.FCO <A href="#@comp:SLICE_75">SLICE_75</A>
ROUTE         1     0.000<A href="#@net:n11283:R5C9A.FCO:R5C9B.FCI:0.000">      R5C9A.FCO to R5C9B.FCI     </A> <A href="#@net:n11283">n11283</A>
FCITOFCO_D  ---     0.162      R5C9B.FCI to      R5C9B.FCO <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     0.000<A href="#@net:n11284:R5C9B.FCO:R5C9C.FCI:0.000">      R5C9B.FCO to R5C9C.FCI     </A> <A href="#@net:n11284">n11284</A>
FCITOFCO_D  ---     0.162      R5C9C.FCI to      R5C9C.FCO <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     0.000<A href="#@net:n11285:R5C9C.FCO:R5C9D.FCI:0.000">      R5C9C.FCO to R5C9D.FCI     </A> <A href="#@net:n11285">n11285</A>
FCITOFCO_D  ---     0.162      R5C9D.FCI to      R5C9D.FCO <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.000<A href="#@net:n11286:R5C9D.FCO:R5C10A.FCI:0.000">      R5C9D.FCO to R5C10A.FCI    </A> <A href="#@net:n11286">n11286</A>
FCITOFCO_D  ---     0.162     R5C10A.FCI to     R5C10A.FCO <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.000<A href="#@net:n11287:R5C10A.FCO:R5C10B.FCI:0.000">     R5C10A.FCO to R5C10B.FCI    </A> <A href="#@net:n11287">n11287</A>
FCITOFCO_D  ---     0.162     R5C10B.FCI to     R5C10B.FCO <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.000<A href="#@net:n11288:R5C10B.FCO:R5C10C.FCI:0.000">     R5C10B.FCO to R5C10C.FCI    </A> <A href="#@net:n11288">n11288</A>
FCITOFCO_D  ---     0.162     R5C10C.FCI to     R5C10C.FCO <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     0.000<A href="#@net:n11289:R5C10C.FCO:R5C10D.FCI:0.000">     R5C10C.FCO to R5C10D.FCI    </A> <A href="#@net:n11289">n11289</A>
FCITOFCO_D  ---     0.162     R5C10D.FCI to     R5C10D.FCO <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     0.000<A href="#@net:n11290:R5C10D.FCO:R5C11A.FCI:0.000">     R5C10D.FCO to R5C11A.FCI    </A> <A href="#@net:n11290">n11290</A>
FCITOFCO_D  ---     0.162     R5C11A.FCI to     R5C11A.FCO <A href="#@comp:SLICE_67">SLICE_67</A>
ROUTE         1     0.000<A href="#@net:n11291:R5C11A.FCO:R5C11B.FCI:0.000">     R5C11A.FCO to R5C11B.FCI    </A> <A href="#@net:n11291">n11291</A>
FCITOFCO_D  ---     0.162     R5C11B.FCI to     R5C11B.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n11292:R5C11B.FCO:R5C11C.FCI:0.000">     R5C11B.FCO to R5C11C.FCI    </A> <A href="#@net:n11292">n11292</A>
FCITOFCO_D  ---     0.162     R5C11C.FCI to     R5C11C.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n11293:R5C11C.FCO:R5C11D.FCI:0.000">     R5C11C.FCO to R5C11D.FCI    </A> <A href="#@net:n11293">n11293</A>
FCITOFCO_D  ---     0.162     R5C11D.FCI to     R5C11D.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n11294:R5C11D.FCO:R5C12A.FCI:0.000">     R5C11D.FCO to R5C12A.FCI    </A> <A href="#@net:n11294">n11294</A>
FCITOFCO_D  ---     0.162     R5C12A.FCI to     R5C12A.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n11295:R5C12A.FCO:R5C12B.FCI:0.000">     R5C12A.FCO to R5C12B.FCI    </A> <A href="#@net:n11295">n11295</A>
FCITOFCO_D  ---     0.162     R5C12B.FCI to     R5C12B.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n11296:R5C12B.FCO:R5C12C.FCI:0.000">     R5C12B.FCO to R5C12C.FCI    </A> <A href="#@net:n11296">n11296</A>
FCITOFCO_D  ---     0.162     R5C12C.FCI to     R5C12C.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n11297:R5C12C.FCO:R5C12D.FCI:0.000">     R5C12C.FCO to R5C12D.FCI    </A> <A href="#@net:n11297">n11297</A>
FCITOFCO_D  ---     0.162     R5C12D.FCI to     R5C12D.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n11298:R5C12D.FCO:R5C13A.FCI:0.000">     R5C12D.FCO to R5C13A.FCI    </A> <A href="#@net:n11298">n11298</A>
FCITOFCO_D  ---     0.162     R5C13A.FCI to     R5C13A.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n11299:R5C13A.FCO:R5C13B.FCI:0.000">     R5C13A.FCO to R5C13B.FCI    </A> <A href="#@net:n11299">n11299</A>
FCITOFCO_D  ---     0.162     R5C13B.FCI to     R5C13B.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n11300:R5C13B.FCO:R5C13C.FCI:0.000">     R5C13B.FCO to R5C13C.FCI    </A> <A href="#@net:n11300">n11300</A>
FCITOFCO_D  ---     0.162     R5C13C.FCI to     R5C13C.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n11301:R5C13C.FCO:R5C13D.FCI:0.000">     R5C13C.FCO to R5C13D.FCI    </A> <A href="#@net:n11301">n11301</A>
FCITOFCO_D  ---     0.162     R5C13D.FCI to     R5C13D.FCO <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n11302:R5C13D.FCO:R5C14A.FCI:0.000">     R5C13D.FCO to R5C14A.FCI    </A> <A href="#@net:n11302">n11302</A>
FCITOF0_DE  ---     0.585     R5C14A.FCI to      R5C14A.F0 <A href="#@comp:SLICE_55">SLICE_55</A>
ROUTE         1     0.000<A href="#@net:n2798:R5C14A.F0:R5C14A.DI0:0.000">      R5C14A.F0 to R5C14A.DI0    </A> <A href="#@net:n2798">n2798</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   14.547   (62.4% logic, 37.6% route), 36 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.161,OSC.OSC,R21C2B.CLK,osc_clk:REG_DEL, 0.452,R21C2B.CLK,R21C2B.Q1,uart_rx1/SLICE_12:ROUTE, 3.213,R21C2B.Q1,R3C9D.CLK,uart_rx1/UartClk[2]">Source Clock Path</A> OSCH_inst to uart_rx1/SLICE_2286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161<A href="#@net:osc_clk:OSC.OSC:R21C2B.CLK:4.161">        OSC.OSC to R21C2B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 <A href="#@comp:uart_rx1/SLICE_12">uart_rx1/SLICE_12</A>
ROUTE        30     3.213<A href="#@net:uart_rx1/UartClk[2]:R21C2B.Q1:R3C9D.CLK:3.213">      R21C2B.Q1 to R3C9D.CLK     </A> <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>
                  --------
                    7.826   (5.8% logic, 94.2% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.199,OSC.OSC,R5C14A.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R5C14A.CLK:4.199">        OSC.OSC to R5C14A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 7.046ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:uart_rx1/SLICE_2286">uart_rx1/o_Rx_Byte_i7</A>  (from <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_56">phase_inc_carrGen_i0_i60</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:              14.531ns  (61.3% logic, 38.7% route), 35 logic levels.

 Constraint Details:

     14.531ns physical path delay uart_rx1/SLICE_2286 to SLICE_56 exceeds
     11.278ns delay constraint less
      3.627ns skew and
      0.166ns DIN_SET requirement (totaling 7.485ns) by 7.046ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.452,R3C9D.CLK,R3C9D.Q1,uart_rx1/SLICE_2286:ROUTE, 0.771,R3C9D.Q1,R3C8C.C0,o_Rx_Byte_c_6:CTOF_DEL, 0.495,R3C8C.C0,R3C8C.F0,SLICE_2408:ROUTE, 1.030,R3C8C.F0,R3C6A.A0,n8225:CTOF_DEL, 0.495,R3C6A.A0,R3C6A.F0,SLICE_2405:ROUTE, 0.656,R3C6A.F0,R3C6A.A1,n12919:CTOF_DEL, 0.495,R3C6A.A1,R3C6A.F1,SLICE_2405:ROUTE, 0.626,R3C6A.F1,R3C6D.D1,n13372:CTOF_DEL, 0.495,R3C6D.D1,R3C6D.F1,SLICE_2403:ROUTE, 0.729,R3C6D.F1,R3C8D.D0,n9000:CTOF_DEL, 0.495,R3C8D.D0,R3C8D.F0,SLICE_2475:ROUTE, 1.810,R3C8D.F0,R5C6D.A0,n9593:C0TOFCO_DEL, 1.023,R5C6D.A0,R5C6D.FCO,SLICE_84:ROUTE, 0.000,R5C6D.FCO,R5C7A.FCI,n11274:FCITOFCO_DEL, 0.162,R5C7A.FCI,R5C7A.FCO,SLICE_83:ROUTE, 0.000,R5C7A.FCO,R5C7B.FCI,n11275:FCITOFCO_DEL, 0.162,R5C7B.FCI,R5C7B.FCO,SLICE_82:ROUTE, 0.000,R5C7B.FCO,R5C7C.FCI,n11276:FCITOFCO_DEL, 0.162,R5C7C.FCI,R5C7C.FCO,SLICE_81:ROUTE, 0.000,R5C7C.FCO,R5C7D.FCI,n11277:FCITOFCO_DEL, 0.162,R5C7D.FCI,R5C7D.FCO,SLICE_80:ROUTE, 0.000,R5C7D.FCO,R5C8A.FCI,n11278:FCITOFCO_DEL, 0.162,R5C8A.FCI,R5C8A.FCO,SLICE_79:ROUTE, 0.000,R5C8A.FCO,R5C8B.FCI,n11279:FCITOFCO_DEL, 0.162,R5C8B.FCI,R5C8B.FCO,SLICE_78:ROUTE, 0.000,R5C8B.FCO,R5C8C.FCI,n11280:FCITOFCO_DEL, 0.162,R5C8C.FCI,R5C8C.FCO,SLICE_77:ROUTE, 0.000,R5C8C.FCO,R5C8D.FCI,n11281:FCITOFCO_DEL, 0.162,R5C8D.FCI,R5C8D.FCO,SLICE_76:ROUTE, 0.000,R5C8D.FCO,R5C9A.FCI,n11282:FCITOFCO_DEL, 0.162,R5C9A.FCI,R5C9A.FCO,SLICE_75:ROUTE, 0.000,R5C9A.FCO,R5C9B.FCI,n11283:FCITOFCO_DEL, 0.162,R5C9B.FCI,R5C9B.FCO,SLICE_74:ROUTE, 0.000,R5C9B.FCO,R5C9C.FCI,n11284:FCITOFCO_DEL, 0.162,R5C9C.FCI,R5C9C.FCO,SLICE_73:ROUTE, 0.000,R5C9C.FCO,R5C9D.FCI,n11285:FCITOFCO_DEL, 0.162,R5C9D.FCI,R5C9D.FCO,SLICE_72:ROUTE, 0.000,R5C9D.FCO,R5C10A.FCI,n11286:FCITOFCO_DEL, 0.162,R5C10A.FCI,R5C10A.FCO,SLICE_71:ROUTE, 0.000,R5C10A.FCO,R5C10B.FCI,n11287:FCITOFCO_DEL, 0.162,R5C10B.FCI,R5C10B.FCO,SLICE_70:ROUTE, 0.000,R5C10B.FCO,R5C10C.FCI,n11288:FCITOFCO_DEL, 0.162,R5C10C.FCI,R5C10C.FCO,SLICE_69:ROUTE, 0.000,R5C10C.FCO,R5C10D.FCI,n11289:FCITOFCO_DEL, 0.162,R5C10D.FCI,R5C10D.FCO,SLICE_68:ROUTE, 0.000,R5C10D.FCO,R5C11A.FCI,n11290:FCITOFCO_DEL, 0.162,R5C11A.FCI,R5C11A.FCO,SLICE_67:ROUTE, 0.000,R5C11A.FCO,R5C11B.FCI,n11291:FCITOFCO_DEL, 0.162,R5C11B.FCI,R5C11B.FCO,SLICE_66:ROUTE, 0.000,R5C11B.FCO,R5C11C.FCI,n11292:FCITOFCO_DEL, 0.162,R5C11C.FCI,R5C11C.FCO,SLICE_65:ROUTE, 0.000,R5C11C.FCO,R5C11D.FCI,n11293:FCITOFCO_DEL, 0.162,R5C11D.FCI,R5C11D.FCO,SLICE_64:ROUTE, 0.000,R5C11D.FCO,R5C12A.FCI,n11294:FCITOFCO_DEL, 0.162,R5C12A.FCI,R5C12A.FCO,SLICE_63:ROUTE, 0.000,R5C12A.FCO,R5C12B.FCI,n11295:FCITOFCO_DEL, 0.162,R5C12B.FCI,R5C12B.FCO,SLICE_62:ROUTE, 0.000,R5C12B.FCO,R5C12C.FCI,n11296:FCITOFCO_DEL, 0.162,R5C12C.FCI,R5C12C.FCO,SLICE_61:ROUTE, 0.000,R5C12C.FCO,R5C12D.FCI,n11297:FCITOFCO_DEL, 0.162,R5C12D.FCI,R5C12D.FCO,SLICE_60:ROUTE, 0.000,R5C12D.FCO,R5C13A.FCI,n11298:FCITOFCO_DEL, 0.162,R5C13A.FCI,R5C13A.FCO,SLICE_59:ROUTE, 0.000,R5C13A.FCO,R5C13B.FCI,n11299:FCITOFCO_DEL, 0.162,R5C13B.FCI,R5C13B.FCO,SLICE_58:ROUTE, 0.000,R5C13B.FCO,R5C13C.FCI,n11300:FCITOFCO_DEL, 0.162,R5C13C.FCI,R5C13C.FCO,SLICE_57:ROUTE, 0.000,R5C13C.FCO,R5C13D.FCI,n11301:FCITOF0_DEL, 0.585,R5C13D.FCI,R5C13D.F0,SLICE_56:ROUTE, 0.000,R5C13D.F0,R5C13D.DI0,n2800">Data path</A> uart_rx1/SLICE_2286 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R3C9D.CLK to       R3C9D.Q1 <A href="#@comp:uart_rx1/SLICE_2286">uart_rx1/SLICE_2286</A> (from <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>)
ROUTE         4     0.771<A href="#@net:o_Rx_Byte_c_6:R3C9D.Q1:R3C8C.C0:0.771">       R3C9D.Q1 to R3C8C.C0      </A> <A href="#@net:o_Rx_Byte_c_6">o_Rx_Byte_c_6</A>
CTOF_DEL    ---     0.495       R3C8C.C0 to       R3C8C.F0 <A href="#@comp:SLICE_2408">SLICE_2408</A>
ROUTE        10     1.030<A href="#@net:n8225:R3C8C.F0:R3C6A.A0:1.030">       R3C8C.F0 to R3C6A.A0      </A> <A href="#@net:n8225">n8225</A>
CTOF_DEL    ---     0.495       R3C6A.A0 to       R3C6A.F0 <A href="#@comp:SLICE_2405">SLICE_2405</A>
ROUTE         1     0.656<A href="#@net:n12919:R3C6A.F0:R3C6A.A1:0.656">       R3C6A.F0 to R3C6A.A1      </A> <A href="#@net:n12919">n12919</A>
CTOF_DEL    ---     0.495       R3C6A.A1 to       R3C6A.F1 <A href="#@comp:SLICE_2405">SLICE_2405</A>
ROUTE         1     0.626<A href="#@net:n13372:R3C6A.F1:R3C6D.D1:0.626">       R3C6A.F1 to R3C6D.D1      </A> <A href="#@net:n13372">n13372</A>
CTOF_DEL    ---     0.495       R3C6D.D1 to       R3C6D.F1 <A href="#@comp:SLICE_2403">SLICE_2403</A>
ROUTE        75     0.729<A href="#@net:n9000:R3C6D.F1:R3C8D.D0:0.729">       R3C6D.F1 to R3C8D.D0      </A> <A href="#@net:n9000">n9000</A>
CTOF_DEL    ---     0.495       R3C8D.D0 to       R3C8D.F0 <A href="#@comp:SLICE_2475">SLICE_2475</A>
ROUTE         1     1.810<A href="#@net:n9593:R3C8D.F0:R5C6D.A0:1.810">       R3C8D.F0 to R5C6D.A0      </A> <A href="#@net:n9593">n9593</A>
C0TOFCO_DE  ---     1.023       R5C6D.A0 to      R5C6D.FCO <A href="#@comp:SLICE_84">SLICE_84</A>
ROUTE         1     0.000<A href="#@net:n11274:R5C6D.FCO:R5C7A.FCI:0.000">      R5C6D.FCO to R5C7A.FCI     </A> <A href="#@net:n11274">n11274</A>
FCITOFCO_D  ---     0.162      R5C7A.FCI to      R5C7A.FCO <A href="#@comp:SLICE_83">SLICE_83</A>
ROUTE         1     0.000<A href="#@net:n11275:R5C7A.FCO:R5C7B.FCI:0.000">      R5C7A.FCO to R5C7B.FCI     </A> <A href="#@net:n11275">n11275</A>
FCITOFCO_D  ---     0.162      R5C7B.FCI to      R5C7B.FCO <A href="#@comp:SLICE_82">SLICE_82</A>
ROUTE         1     0.000<A href="#@net:n11276:R5C7B.FCO:R5C7C.FCI:0.000">      R5C7B.FCO to R5C7C.FCI     </A> <A href="#@net:n11276">n11276</A>
FCITOFCO_D  ---     0.162      R5C7C.FCI to      R5C7C.FCO <A href="#@comp:SLICE_81">SLICE_81</A>
ROUTE         1     0.000<A href="#@net:n11277:R5C7C.FCO:R5C7D.FCI:0.000">      R5C7C.FCO to R5C7D.FCI     </A> <A href="#@net:n11277">n11277</A>
FCITOFCO_D  ---     0.162      R5C7D.FCI to      R5C7D.FCO <A href="#@comp:SLICE_80">SLICE_80</A>
ROUTE         1     0.000<A href="#@net:n11278:R5C7D.FCO:R5C8A.FCI:0.000">      R5C7D.FCO to R5C8A.FCI     </A> <A href="#@net:n11278">n11278</A>
FCITOFCO_D  ---     0.162      R5C8A.FCI to      R5C8A.FCO <A href="#@comp:SLICE_79">SLICE_79</A>
ROUTE         1     0.000<A href="#@net:n11279:R5C8A.FCO:R5C8B.FCI:0.000">      R5C8A.FCO to R5C8B.FCI     </A> <A href="#@net:n11279">n11279</A>
FCITOFCO_D  ---     0.162      R5C8B.FCI to      R5C8B.FCO <A href="#@comp:SLICE_78">SLICE_78</A>
ROUTE         1     0.000<A href="#@net:n11280:R5C8B.FCO:R5C8C.FCI:0.000">      R5C8B.FCO to R5C8C.FCI     </A> <A href="#@net:n11280">n11280</A>
FCITOFCO_D  ---     0.162      R5C8C.FCI to      R5C8C.FCO <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.000<A href="#@net:n11281:R5C8C.FCO:R5C8D.FCI:0.000">      R5C8C.FCO to R5C8D.FCI     </A> <A href="#@net:n11281">n11281</A>
FCITOFCO_D  ---     0.162      R5C8D.FCI to      R5C8D.FCO <A href="#@comp:SLICE_76">SLICE_76</A>
ROUTE         1     0.000<A href="#@net:n11282:R5C8D.FCO:R5C9A.FCI:0.000">      R5C8D.FCO to R5C9A.FCI     </A> <A href="#@net:n11282">n11282</A>
FCITOFCO_D  ---     0.162      R5C9A.FCI to      R5C9A.FCO <A href="#@comp:SLICE_75">SLICE_75</A>
ROUTE         1     0.000<A href="#@net:n11283:R5C9A.FCO:R5C9B.FCI:0.000">      R5C9A.FCO to R5C9B.FCI     </A> <A href="#@net:n11283">n11283</A>
FCITOFCO_D  ---     0.162      R5C9B.FCI to      R5C9B.FCO <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     0.000<A href="#@net:n11284:R5C9B.FCO:R5C9C.FCI:0.000">      R5C9B.FCO to R5C9C.FCI     </A> <A href="#@net:n11284">n11284</A>
FCITOFCO_D  ---     0.162      R5C9C.FCI to      R5C9C.FCO <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     0.000<A href="#@net:n11285:R5C9C.FCO:R5C9D.FCI:0.000">      R5C9C.FCO to R5C9D.FCI     </A> <A href="#@net:n11285">n11285</A>
FCITOFCO_D  ---     0.162      R5C9D.FCI to      R5C9D.FCO <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.000<A href="#@net:n11286:R5C9D.FCO:R5C10A.FCI:0.000">      R5C9D.FCO to R5C10A.FCI    </A> <A href="#@net:n11286">n11286</A>
FCITOFCO_D  ---     0.162     R5C10A.FCI to     R5C10A.FCO <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.000<A href="#@net:n11287:R5C10A.FCO:R5C10B.FCI:0.000">     R5C10A.FCO to R5C10B.FCI    </A> <A href="#@net:n11287">n11287</A>
FCITOFCO_D  ---     0.162     R5C10B.FCI to     R5C10B.FCO <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.000<A href="#@net:n11288:R5C10B.FCO:R5C10C.FCI:0.000">     R5C10B.FCO to R5C10C.FCI    </A> <A href="#@net:n11288">n11288</A>
FCITOFCO_D  ---     0.162     R5C10C.FCI to     R5C10C.FCO <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     0.000<A href="#@net:n11289:R5C10C.FCO:R5C10D.FCI:0.000">     R5C10C.FCO to R5C10D.FCI    </A> <A href="#@net:n11289">n11289</A>
FCITOFCO_D  ---     0.162     R5C10D.FCI to     R5C10D.FCO <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     0.000<A href="#@net:n11290:R5C10D.FCO:R5C11A.FCI:0.000">     R5C10D.FCO to R5C11A.FCI    </A> <A href="#@net:n11290">n11290</A>
FCITOFCO_D  ---     0.162     R5C11A.FCI to     R5C11A.FCO <A href="#@comp:SLICE_67">SLICE_67</A>
ROUTE         1     0.000<A href="#@net:n11291:R5C11A.FCO:R5C11B.FCI:0.000">     R5C11A.FCO to R5C11B.FCI    </A> <A href="#@net:n11291">n11291</A>
FCITOFCO_D  ---     0.162     R5C11B.FCI to     R5C11B.FCO <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     0.000<A href="#@net:n11292:R5C11B.FCO:R5C11C.FCI:0.000">     R5C11B.FCO to R5C11C.FCI    </A> <A href="#@net:n11292">n11292</A>
FCITOFCO_D  ---     0.162     R5C11C.FCI to     R5C11C.FCO <A href="#@comp:SLICE_65">SLICE_65</A>
ROUTE         1     0.000<A href="#@net:n11293:R5C11C.FCO:R5C11D.FCI:0.000">     R5C11C.FCO to R5C11D.FCI    </A> <A href="#@net:n11293">n11293</A>
FCITOFCO_D  ---     0.162     R5C11D.FCI to     R5C11D.FCO <A href="#@comp:SLICE_64">SLICE_64</A>
ROUTE         1     0.000<A href="#@net:n11294:R5C11D.FCO:R5C12A.FCI:0.000">     R5C11D.FCO to R5C12A.FCI    </A> <A href="#@net:n11294">n11294</A>
FCITOFCO_D  ---     0.162     R5C12A.FCI to     R5C12A.FCO <A href="#@comp:SLICE_63">SLICE_63</A>
ROUTE         1     0.000<A href="#@net:n11295:R5C12A.FCO:R5C12B.FCI:0.000">     R5C12A.FCO to R5C12B.FCI    </A> <A href="#@net:n11295">n11295</A>
FCITOFCO_D  ---     0.162     R5C12B.FCI to     R5C12B.FCO <A href="#@comp:SLICE_62">SLICE_62</A>
ROUTE         1     0.000<A href="#@net:n11296:R5C12B.FCO:R5C12C.FCI:0.000">     R5C12B.FCO to R5C12C.FCI    </A> <A href="#@net:n11296">n11296</A>
FCITOFCO_D  ---     0.162     R5C12C.FCI to     R5C12C.FCO <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         1     0.000<A href="#@net:n11297:R5C12C.FCO:R5C12D.FCI:0.000">     R5C12C.FCO to R5C12D.FCI    </A> <A href="#@net:n11297">n11297</A>
FCITOFCO_D  ---     0.162     R5C12D.FCI to     R5C12D.FCO <A href="#@comp:SLICE_60">SLICE_60</A>
ROUTE         1     0.000<A href="#@net:n11298:R5C12D.FCO:R5C13A.FCI:0.000">     R5C12D.FCO to R5C13A.FCI    </A> <A href="#@net:n11298">n11298</A>
FCITOFCO_D  ---     0.162     R5C13A.FCI to     R5C13A.FCO <A href="#@comp:SLICE_59">SLICE_59</A>
ROUTE         1     0.000<A href="#@net:n11299:R5C13A.FCO:R5C13B.FCI:0.000">     R5C13A.FCO to R5C13B.FCI    </A> <A href="#@net:n11299">n11299</A>
FCITOFCO_D  ---     0.162     R5C13B.FCI to     R5C13B.FCO <A href="#@comp:SLICE_58">SLICE_58</A>
ROUTE         1     0.000<A href="#@net:n11300:R5C13B.FCO:R5C13C.FCI:0.000">     R5C13B.FCO to R5C13C.FCI    </A> <A href="#@net:n11300">n11300</A>
FCITOFCO_D  ---     0.162     R5C13C.FCI to     R5C13C.FCO <A href="#@comp:SLICE_57">SLICE_57</A>
ROUTE         1     0.000<A href="#@net:n11301:R5C13C.FCO:R5C13D.FCI:0.000">     R5C13C.FCO to R5C13D.FCI    </A> <A href="#@net:n11301">n11301</A>
FCITOF0_DE  ---     0.585     R5C13D.FCI to      R5C13D.F0 <A href="#@comp:SLICE_56">SLICE_56</A>
ROUTE         1     0.000<A href="#@net:n2800:R5C13D.F0:R5C13D.DI0:0.000">      R5C13D.F0 to R5C13D.DI0    </A> <A href="#@net:n2800">n2800</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                   14.531   (61.3% logic, 38.7% route), 35 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.161,OSC.OSC,R21C2B.CLK,osc_clk:REG_DEL, 0.452,R21C2B.CLK,R21C2B.Q1,uart_rx1/SLICE_12:ROUTE, 3.213,R21C2B.Q1,R3C9D.CLK,uart_rx1/UartClk[2]">Source Clock Path</A> OSCH_inst to uart_rx1/SLICE_2286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.161<A href="#@net:osc_clk:OSC.OSC:R21C2B.CLK:4.161">        OSC.OSC to R21C2B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
REG_DEL     ---     0.452     R21C2B.CLK to      R21C2B.Q1 <A href="#@comp:uart_rx1/SLICE_12">uart_rx1/SLICE_12</A>
ROUTE        30     3.213<A href="#@net:uart_rx1/UartClk[2]:R21C2B.Q1:R3C9D.CLK:3.213">      R21C2B.Q1 to R3C9D.CLK     </A> <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>
                  --------
                    7.826   (5.8% logic, 94.2% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 4.199,OSC.OSC,R5C13D.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R5C13D.CLK:4.199">        OSC.OSC to R5C13D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  53.926MHz is the maximum frequency for this preference.


</A><A name="CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk"></A>================================================================================
Preference: CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" ; Setup Analysis.
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 7.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_6">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOut">PWMOut</A>

   Data Path Delay:     8.147ns  (47.9% logic, 52.1% route), 2 logic levels.

   Clock Path Delay:    4.162ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.162ns delay OSCH_inst to PWM1/SLICE_6 and
      8.147ns delay PWM1/SLICE_6 to PWMOut (totaling 12.309ns) meets
     20.000ns offset OSCH_inst to PWMOut by 7.691ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 4.162,OSC.OSC,R23C40B.CLK,osc_clk">Clock path</A> OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.162<A href="#@net:osc_clk:OSC.OSC:R23C40B.CLK:4.162">        OSC.OSC to R23C40B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R23C40B.CLK,R23C40B.Q1,PWM1/SLICE_6:ROUTE, 4.247,R23C40B.Q1,43.PADDO,PWMOutP4_c:DOPAD_DEL, 3.448,43.PADDO,43.PAD,PWMOut">Data path</A> PWM1/SLICE_6 to PWMOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R23C40B.CLK to     R23C40B.Q1 <A href="#@comp:PWM1/SLICE_6">PWM1/SLICE_6</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         6     4.247<A href="#@net:PWMOutP4_c:R23C40B.Q1:43.PADDO:4.247">     R23C40B.Q1 to 43.PADDO      </A> <A href="#@net:PWMOutP4_c">PWMOutP4_c</A>
DOPAD_DEL   ---     3.448       43.PADDO to         43.PAD <A href="#@comp:PWMOut">PWMOut</A>
                  --------
                    8.147   (47.9% logic, 52.1% route), 2 logic levels.


Passed:  The following path meets requirements by 7.989ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:ncoGen/SLICE_151">ncoGen/phase_accum_i63</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:sinGen">sinGen</A>

   Data Path Delay:     7.812ns  (56.3% logic, 43.7% route), 3 logic levels.

   Clock Path Delay:    4.199ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.199ns delay OSCH_inst to ncoGen/SLICE_151 and
      7.812ns delay ncoGen/SLICE_151 to sinGen (totaling 12.011ns) meets
     20.000ns offset OSCH_inst to sinGen by 7.989ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 4.199,OSC.OSC,R3C20D.CLK,osc_clk">Clock path</A> OSCH_inst to ncoGen/SLICE_151:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R3C20D.CLK:4.199">        OSC.OSC to R3C20D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R3C20D.CLK,R3C20D.Q1,ncoGen/SLICE_151:ROUTE, 2.096,R3C20D.Q1,R2C10B.D0,phase_accum_63:CTOF_DEL, 0.495,R2C10B.D0,R2C10B.F0,ncoGen/SLICE_2495:ROUTE, 1.321,R2C10B.F0,142.PADDO,sinGen_c:DOPAD_DEL, 3.448,142.PADDO,142.PAD,sinGen">Data path</A> ncoGen/SLICE_151 to sinGen:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C20D.CLK to      R3C20D.Q1 <A href="#@comp:ncoGen/SLICE_151">ncoGen/SLICE_151</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         3     2.096<A href="#@net:phase_accum_63:R3C20D.Q1:R2C10B.D0:2.096">      R3C20D.Q1 to R2C10B.D0     </A> <A href="#@net:phase_accum_63">phase_accum_63</A>
CTOF_DEL    ---     0.495      R2C10B.D0 to      R2C10B.F0 <A href="#@comp:ncoGen/SLICE_2495">ncoGen/SLICE_2495</A>
ROUTE         1     1.321<A href="#@net:sinGen_c:R2C10B.F0:142.PADDO:1.321">      R2C10B.F0 to 142.PADDO     </A> <A href="#@net:sinGen_c">sinGen_c</A>
DOPAD_DEL   ---     3.448      142.PADDO to        142.PAD <A href="#@comp:sinGen">sinGen</A>
                  --------
                    7.812   (56.3% logic, 43.7% route), 3 logic levels.


Passed:  The following path meets requirements by 8.623ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_6">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOutN1">PWMOutN1</A>

   Data Path Delay:     7.215ns  (60.9% logic, 39.1% route), 3 logic levels.

   Clock Path Delay:    4.162ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.162ns delay OSCH_inst to PWM1/SLICE_6 and
      7.215ns delay PWM1/SLICE_6 to PWMOutN1 (totaling 11.377ns) meets
     20.000ns offset OSCH_inst to PWMOutN1 by 8.623ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 4.162,OSC.OSC,R23C40B.CLK,osc_clk">Clock path</A> OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.162<A href="#@net:osc_clk:OSC.OSC:R23C40B.CLK:4.162">        OSC.OSC to R23C40B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R23C40B.CLK,R23C40B.Q1,PWM1/SLICE_6:ROUTE, 1.550,R23C40B.Q1,R25C37C.B0,PWMOutP4_c:CTOF_DEL, 0.495,R25C37C.B0,R25C37C.F0,SLICE_2486:ROUTE, 1.270,R25C37C.F0,65.PADDO,PWMOutN4_c:DOPAD_DEL, 3.448,65.PADDO,65.PAD,PWMOutN1">Data path</A> PWM1/SLICE_6 to PWMOutN1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R23C40B.CLK to     R23C40B.Q1 <A href="#@comp:PWM1/SLICE_6">PWM1/SLICE_6</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         6     1.550<A href="#@net:PWMOutP4_c:R23C40B.Q1:R25C37C.B0:1.550">     R23C40B.Q1 to R25C37C.B0    </A> <A href="#@net:PWMOutP4_c">PWMOutP4_c</A>
CTOF_DEL    ---     0.495     R25C37C.B0 to     R25C37C.F0 <A href="#@comp:SLICE_2486">SLICE_2486</A>
ROUTE         4     1.270<A href="#@net:PWMOutN4_c:R25C37C.F0:65.PADDO:1.270">     R25C37C.F0 to 65.PADDO      </A> <A href="#@net:PWMOutN4_c">PWMOutN4_c</A>
DOPAD_DEL   ---     3.448       65.PADDO to         65.PAD <A href="#@comp:PWMOutN1">PWMOutN1</A>
                  --------
                    7.215   (60.9% logic, 39.1% route), 3 logic levels.


Passed:  The following path meets requirements by 8.623ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_6">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOutN2">PWMOutN2</A>

   Data Path Delay:     7.215ns  (60.9% logic, 39.1% route), 3 logic levels.

   Clock Path Delay:    4.162ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.162ns delay OSCH_inst to PWM1/SLICE_6 and
      7.215ns delay PWM1/SLICE_6 to PWMOutN2 (totaling 11.377ns) meets
     20.000ns offset OSCH_inst to PWMOutN2 by 8.623ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 4.162,OSC.OSC,R23C40B.CLK,osc_clk">Clock path</A> OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.162<A href="#@net:osc_clk:OSC.OSC:R23C40B.CLK:4.162">        OSC.OSC to R23C40B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R23C40B.CLK,R23C40B.Q1,PWM1/SLICE_6:ROUTE, 1.550,R23C40B.Q1,R25C37C.B0,PWMOutP4_c:CTOF_DEL, 0.495,R25C37C.B0,R25C37C.F0,SLICE_2486:ROUTE, 1.270,R25C37C.F0,67.PADDO,PWMOutN4_c:DOPAD_DEL, 3.448,67.PADDO,67.PAD,PWMOutN2">Data path</A> PWM1/SLICE_6 to PWMOutN2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R23C40B.CLK to     R23C40B.Q1 <A href="#@comp:PWM1/SLICE_6">PWM1/SLICE_6</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         6     1.550<A href="#@net:PWMOutP4_c:R23C40B.Q1:R25C37C.B0:1.550">     R23C40B.Q1 to R25C37C.B0    </A> <A href="#@net:PWMOutP4_c">PWMOutP4_c</A>
CTOF_DEL    ---     0.495     R25C37C.B0 to     R25C37C.F0 <A href="#@comp:SLICE_2486">SLICE_2486</A>
ROUTE         4     1.270<A href="#@net:PWMOutN4_c:R25C37C.F0:67.PADDO:1.270">     R25C37C.F0 to 67.PADDO      </A> <A href="#@net:PWMOutN4_c">PWMOutN4_c</A>
DOPAD_DEL   ---     3.448       67.PADDO to         67.PAD <A href="#@comp:PWMOutN2">PWMOutN2</A>
                  --------
                    7.215   (60.9% logic, 39.1% route), 3 logic levels.


Passed:  The following path meets requirements by 8.737ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_6">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOutN3">PWMOutN3</A>

   Data Path Delay:     7.101ns  (61.9% logic, 38.1% route), 3 logic levels.

   Clock Path Delay:    4.162ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.162ns delay OSCH_inst to PWM1/SLICE_6 and
      7.101ns delay PWM1/SLICE_6 to PWMOutN3 (totaling 11.263ns) meets
     20.000ns offset OSCH_inst to PWMOutN3 by 8.737ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 4.162,OSC.OSC,R23C40B.CLK,osc_clk">Clock path</A> OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.162<A href="#@net:osc_clk:OSC.OSC:R23C40B.CLK:4.162">        OSC.OSC to R23C40B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R23C40B.CLK,R23C40B.Q1,PWM1/SLICE_6:ROUTE, 1.550,R23C40B.Q1,R25C37C.B0,PWMOutP4_c:CTOF_DEL, 0.495,R25C37C.B0,R25C37C.F0,SLICE_2486:ROUTE, 1.156,R25C37C.F0,70.PADDO,PWMOutN4_c:DOPAD_DEL, 3.448,70.PADDO,70.PAD,PWMOutN3">Data path</A> PWM1/SLICE_6 to PWMOutN3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R23C40B.CLK to     R23C40B.Q1 <A href="#@comp:PWM1/SLICE_6">PWM1/SLICE_6</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         6     1.550<A href="#@net:PWMOutP4_c:R23C40B.Q1:R25C37C.B0:1.550">     R23C40B.Q1 to R25C37C.B0    </A> <A href="#@net:PWMOutP4_c">PWMOutP4_c</A>
CTOF_DEL    ---     0.495     R25C37C.B0 to     R25C37C.F0 <A href="#@comp:SLICE_2486">SLICE_2486</A>
ROUTE         4     1.156<A href="#@net:PWMOutN4_c:R25C37C.F0:70.PADDO:1.156">     R25C37C.F0 to 70.PADDO      </A> <A href="#@net:PWMOutN4_c">PWMOutN4_c</A>
DOPAD_DEL   ---     3.448       70.PADDO to         70.PAD <A href="#@comp:PWMOutN3">PWMOutN3</A>
                  --------
                    7.101   (61.9% logic, 38.1% route), 3 logic levels.


Passed:  The following path meets requirements by 8.737ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_6">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOutN4">PWMOutN4</A>

   Data Path Delay:     7.101ns  (61.9% logic, 38.1% route), 3 logic levels.

   Clock Path Delay:    4.162ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.162ns delay OSCH_inst to PWM1/SLICE_6 and
      7.101ns delay PWM1/SLICE_6 to PWMOutN4 (totaling 11.263ns) meets
     20.000ns offset OSCH_inst to PWMOutN4 by 8.737ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 4.162,OSC.OSC,R23C40B.CLK,osc_clk">Clock path</A> OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.162<A href="#@net:osc_clk:OSC.OSC:R23C40B.CLK:4.162">        OSC.OSC to R23C40B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R23C40B.CLK,R23C40B.Q1,PWM1/SLICE_6:ROUTE, 1.550,R23C40B.Q1,R25C37C.B0,PWMOutP4_c:CTOF_DEL, 0.495,R25C37C.B0,R25C37C.F0,SLICE_2486:ROUTE, 1.156,R25C37C.F0,71.PADDO,PWMOutN4_c:DOPAD_DEL, 3.448,71.PADDO,71.PAD,PWMOutN4">Data path</A> PWM1/SLICE_6 to PWMOutN4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R23C40B.CLK to     R23C40B.Q1 <A href="#@comp:PWM1/SLICE_6">PWM1/SLICE_6</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         6     1.550<A href="#@net:PWMOutP4_c:R23C40B.Q1:R25C37C.B0:1.550">     R23C40B.Q1 to R25C37C.B0    </A> <A href="#@net:PWMOutP4_c">PWMOutP4_c</A>
CTOF_DEL    ---     0.495     R25C37C.B0 to     R25C37C.F0 <A href="#@comp:SLICE_2486">SLICE_2486</A>
ROUTE         4     1.156<A href="#@net:PWMOutN4_c:R25C37C.F0:71.PADDO:1.156">     R25C37C.F0 to 71.PADDO      </A> <A href="#@net:PWMOutN4_c">PWMOutN4_c</A>
DOPAD_DEL   ---     3.448       71.PADDO to         71.PAD <A href="#@comp:PWMOutN4">PWMOutN4</A>
                  --------
                    7.101   (61.9% logic, 38.1% route), 3 logic levels.


Passed:  The following path meets requirements by 8.922ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2223">CIC1Sin/d_out_i0_i11</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[5]">MYLED[5]</A>

   Data Path Delay:     6.879ns  (47.2% logic, 52.8% route), 2 logic levels.

   Clock Path Delay:    4.199ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.199ns delay OSCH_inst to CIC1Sin/SLICE_2223 and
      6.879ns delay CIC1Sin/SLICE_2223 to MYLED[5] (totaling 11.078ns) meets
     20.000ns offset OSCH_inst to MYLED[5] by 8.922ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 4.199,OSC.OSC,R11C28B.CLK,osc_clk">Clock path</A> OSCH_inst to CIC1Sin/SLICE_2223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R11C28B.CLK:4.199">        OSC.OSC to R11C28B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R11C28B.CLK,R11C28B.Q0,CIC1Sin/SLICE_2223:ROUTE, 3.630,R11C28B.Q0,105.PADDO,MYLED_c_5:DOPAD_DEL, 2.797,105.PADDO,105.PAD,MYLED[5]">Data path</A> CIC1Sin/SLICE_2223 to MYLED[5]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C28B.CLK to     R11C28B.Q0 <A href="#@comp:CIC1Sin/SLICE_2223">CIC1Sin/SLICE_2223</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     3.630<A href="#@net:MYLED_c_5:R11C28B.Q0:105.PADDO:3.630">     R11C28B.Q0 to 105.PADDO     </A> <A href="#@net:MYLED_c_5">MYLED_c_5</A>
DOPAD_DEL   ---     2.797      105.PADDO to        105.PAD <A href="#@comp:MYLED[5]">MYLED[5]</A>
                  --------
                    6.879   (47.2% logic, 52.8% route), 2 logic levels.


Passed:  The following path meets requirements by 9.173ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_6">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOutP2">PWMOutP2</A>

   Data Path Delay:     6.665ns  (58.5% logic, 41.5% route), 2 logic levels.

   Clock Path Delay:    4.162ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.162ns delay OSCH_inst to PWM1/SLICE_6 and
      6.665ns delay PWM1/SLICE_6 to PWMOutP2 (totaling 10.827ns) meets
     20.000ns offset OSCH_inst to PWMOutP2 by 9.173ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 4.162,OSC.OSC,R23C40B.CLK,osc_clk">Clock path</A> OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.162<A href="#@net:osc_clk:OSC.OSC:R23C40B.CLK:4.162">        OSC.OSC to R23C40B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R23C40B.CLK,R23C40B.Q1,PWM1/SLICE_6:ROUTE, 2.765,R23C40B.Q1,62.PADDO,PWMOutP4_c:DOPAD_DEL, 3.448,62.PADDO,62.PAD,PWMOutP2">Data path</A> PWM1/SLICE_6 to PWMOutP2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R23C40B.CLK to     R23C40B.Q1 <A href="#@comp:PWM1/SLICE_6">PWM1/SLICE_6</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         6     2.765<A href="#@net:PWMOutP4_c:R23C40B.Q1:62.PADDO:2.765">     R23C40B.Q1 to 62.PADDO      </A> <A href="#@net:PWMOutP4_c">PWMOutP4_c</A>
DOPAD_DEL   ---     3.448       62.PADDO to         62.PAD <A href="#@comp:PWMOutP2">PWMOutP2</A>
                  --------
                    6.665   (58.5% logic, 41.5% route), 2 logic levels.


Passed:  The following path meets requirements by 9.173ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_6">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOutP1">PWMOutP1</A>

   Data Path Delay:     6.665ns  (58.5% logic, 41.5% route), 2 logic levels.

   Clock Path Delay:    4.162ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.162ns delay OSCH_inst to PWM1/SLICE_6 and
      6.665ns delay PWM1/SLICE_6 to PWMOutP1 (totaling 10.827ns) meets
     20.000ns offset OSCH_inst to PWMOutP1 by 9.173ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 4.162,OSC.OSC,R23C40B.CLK,osc_clk">Clock path</A> OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.162<A href="#@net:osc_clk:OSC.OSC:R23C40B.CLK:4.162">        OSC.OSC to R23C40B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R23C40B.CLK,R23C40B.Q1,PWM1/SLICE_6:ROUTE, 2.765,R23C40B.Q1,61.PADDO,PWMOutP4_c:DOPAD_DEL, 3.448,61.PADDO,61.PAD,PWMOutP1">Data path</A> PWM1/SLICE_6 to PWMOutP1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R23C40B.CLK to     R23C40B.Q1 <A href="#@comp:PWM1/SLICE_6">PWM1/SLICE_6</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         6     2.765<A href="#@net:PWMOutP4_c:R23C40B.Q1:61.PADDO:2.765">     R23C40B.Q1 to 61.PADDO      </A> <A href="#@net:PWMOutP4_c">PWMOutP4_c</A>
DOPAD_DEL   ---     3.448       61.PADDO to         61.PAD <A href="#@comp:PWMOutP1">PWMOutP1</A>
                  --------
                    6.665   (58.5% logic, 41.5% route), 2 logic levels.


Passed:  The following path meets requirements by 9.694ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2222">CIC1Sin/d_out_i0_i10</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[4]">MYLED[4]</A>

   Data Path Delay:     6.107ns  (53.2% logic, 46.8% route), 2 logic levels.

   Clock Path Delay:    4.199ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      4.199ns delay OSCH_inst to CIC1Sin/SLICE_2222 and
      6.107ns delay CIC1Sin/SLICE_2222 to MYLED[4] (totaling 10.306ns) meets
     20.000ns offset OSCH_inst to MYLED[4] by 9.694ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 4.199,OSC.OSC,R11C28C.CLK,osc_clk">Clock path</A> OSCH_inst to CIC1Sin/SLICE_2222:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     4.199<A href="#@net:osc_clk:OSC.OSC:R11C28C.CLK:4.199">        OSC.OSC to R11C28C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    4.199   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.452,R11C28C.CLK,R11C28C.Q0,CIC1Sin/SLICE_2222:ROUTE, 2.858,R11C28C.Q0,104.PADDO,MYLED_c_4:DOPAD_DEL, 2.797,104.PADDO,104.PAD,MYLED[4]">Data path</A> CIC1Sin/SLICE_2222 to MYLED[4]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C28C.CLK to     R11C28C.Q0 <A href="#@comp:CIC1Sin/SLICE_2222">CIC1Sin/SLICE_2222</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     2.858<A href="#@net:MYLED_c_4:R11C28C.Q0:104.PADDO:2.858">     R11C28C.Q0 to 104.PADDO     </A> <A href="#@net:MYLED_c_4">MYLED_c_4</A>
DOPAD_DEL   ---     2.797      104.PADDO to        104.PAD <A href="#@comp:MYLED[4]">MYLED[4]</A>
                  --------
                    6.107   (53.2% logic, 46.8% route), 2 logic levels.

Report:   12.309ns is the minimum offset for this preference.


</A><A name="CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk"></A>================================================================================
Preference: CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET "osc_clk" ; Hold Analysis.
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 8.810ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:Mixer1/SLICE_2224">Mixer1/RFInR1_13</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:DiffOut">DiffOut</A>

   Data Path Delay:     5.156ns  (70.1% logic, 29.9% route), 2 logic levels.

   Clock Path Delay:    3.654ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.654ns delay OSCH_inst to Mixer1/SLICE_2224 and
      5.156ns delay Mixer1/SLICE_2224 to DiffOut (totaling 8.810ns) meets
      0.000ns hold offset OSCH_inst to DiffOut by 8.810ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 3.654,OSC.OSC,R2C22B.CLK,osc_clk">Clock path</A> OSCH_inst to Mixer1/SLICE_2224:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.654<A href="#@net:osc_clk:OSC.OSC:R2C22B.CLK:3.654">        OSC.OSC to R2C22B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    3.654   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R2C22B.CLK,R2C22B.Q1,Mixer1/SLICE_2224:ROUTE, 1.544,R2C22B.Q1,122.PADDO,DiffOut_c:DOPAD_DEL, 3.220,122.PADDO,122.PAD,DiffOut">Data path</A> Mixer1/SLICE_2224 to DiffOut:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392     R2C22B.CLK to      R2C22B.Q1 <A href="#@comp:Mixer1/SLICE_2224">Mixer1/SLICE_2224</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     1.544<A href="#@net:DiffOut_c:R2C22B.Q1:122.PADDO:1.544">      R2C22B.Q1 to 122.PADDO     </A> <A href="#@net:DiffOut_c">DiffOut_c</A>
DOPAD_DEL   ---     3.220      122.PADDO to        122.PAD <A href="#@comp:DiffOut">DiffOut</A>
                  --------
                    5.156   (70.1% logic, 29.9% route), 2 logic levels.


Passed:  The following path meets requirements by 8.817ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:uart_rx1/SLICE_2288">uart_rx1/o_Rx_DV_59</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:o_Rx_DV">o_Rx_DV</A>

   Data Path Delay:     5.163ns  (70.0% logic, 30.0% route), 2 logic levels.

   Clock Path Delay:    3.654ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.654ns delay OSCH_inst to uart_rx1/SLICE_2288 and
      5.163ns delay uart_rx1/SLICE_2288 to o_Rx_DV (totaling 8.817ns) meets
      0.000ns hold offset OSCH_inst to o_Rx_DV by 8.817ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 3.654,OSC.OSC,R3C10A.CLK,osc_clk">Clock path</A> OSCH_inst to uart_rx1/SLICE_2288:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.654<A href="#@net:osc_clk:OSC.OSC:R3C10A.CLK:3.654">        OSC.OSC to R3C10A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    3.654   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R3C10A.CLK,R3C10A.Q0,uart_rx1/SLICE_2288:ROUTE, 1.551,R3C10A.Q0,143.PADDO,o_Rx_DV_c:DOPAD_DEL, 3.220,143.PADDO,143.PAD,o_Rx_DV">Data path</A> uart_rx1/SLICE_2288 to o_Rx_DV:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392     R3C10A.CLK to      R3C10A.Q0 <A href="#@comp:uart_rx1/SLICE_2288">uart_rx1/SLICE_2288</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         3     1.551<A href="#@net:o_Rx_DV_c:R3C10A.Q0:143.PADDO:1.551">      R3C10A.Q0 to 143.PADDO     </A> <A href="#@net:o_Rx_DV_c">o_Rx_DV_c</A>
DOPAD_DEL   ---     3.220      143.PADDO to        143.PAD <A href="#@comp:o_Rx_DV">o_Rx_DV</A>
                  --------
                    5.163   (70.0% logic, 30.0% route), 2 logic levels.


Passed:  The following path meets requirements by 8.924ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2220">CIC1Sin/d_out_i0_i6</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[0]">MYLED[0]</A>

   Data Path Delay:     5.270ns  (57.0% logic, 43.0% route), 2 logic levels.

   Clock Path Delay:    3.654ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.654ns delay OSCH_inst to CIC1Sin/SLICE_2220 and
      5.270ns delay CIC1Sin/SLICE_2220 to MYLED[0] (totaling 8.924ns) meets
      0.000ns hold offset OSCH_inst to MYLED[0] by 8.924ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 3.654,OSC.OSC,R10C28C.CLK,osc_clk">Clock path</A> OSCH_inst to CIC1Sin/SLICE_2220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.654<A href="#@net:osc_clk:OSC.OSC:R10C28C.CLK:3.654">        OSC.OSC to R10C28C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    3.654   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R10C28C.CLK,R10C28C.Q0,CIC1Sin/SLICE_2220:ROUTE, 2.267,R10C28C.Q0,97.PADDO,MYLED_c_0:DOPAD_DEL, 2.611,97.PADDO,97.PAD,MYLED[0]">Data path</A> CIC1Sin/SLICE_2220 to MYLED[0]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R10C28C.CLK to     R10C28C.Q0 <A href="#@comp:CIC1Sin/SLICE_2220">CIC1Sin/SLICE_2220</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     2.267<A href="#@net:MYLED_c_0:R10C28C.Q0:97.PADDO:2.267">     R10C28C.Q0 to 97.PADDO      </A> <A href="#@net:MYLED_c_0">MYLED_c_0</A>
DOPAD_DEL   ---     2.611       97.PADDO to         97.PAD <A href="#@comp:MYLED[0]">MYLED[0]</A>
                  --------
                    5.270   (57.0% logic, 43.0% route), 2 logic levels.


Passed:  The following path meets requirements by 8.924ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2220">CIC1Sin/d_out_i0_i7</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[1]">MYLED[1]</A>

   Data Path Delay:     5.270ns  (57.0% logic, 43.0% route), 2 logic levels.

   Clock Path Delay:    3.654ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.654ns delay OSCH_inst to CIC1Sin/SLICE_2220 and
      5.270ns delay CIC1Sin/SLICE_2220 to MYLED[1] (totaling 8.924ns) meets
      0.000ns hold offset OSCH_inst to MYLED[1] by 8.924ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 3.654,OSC.OSC,R10C28C.CLK,osc_clk">Clock path</A> OSCH_inst to CIC1Sin/SLICE_2220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.654<A href="#@net:osc_clk:OSC.OSC:R10C28C.CLK:3.654">        OSC.OSC to R10C28C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    3.654   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R10C28C.CLK,R10C28C.Q1,CIC1Sin/SLICE_2220:ROUTE, 2.267,R10C28C.Q1,98.PADDO,MYLED_c_1:DOPAD_DEL, 2.611,98.PADDO,98.PAD,MYLED[1]">Data path</A> CIC1Sin/SLICE_2220 to MYLED[1]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R10C28C.CLK to     R10C28C.Q1 <A href="#@comp:CIC1Sin/SLICE_2220">CIC1Sin/SLICE_2220</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     2.267<A href="#@net:MYLED_c_1:R10C28C.Q1:98.PADDO:2.267">     R10C28C.Q1 to 98.PADDO      </A> <A href="#@net:MYLED_c_1">MYLED_c_1</A>
DOPAD_DEL   ---     2.611       98.PADDO to         98.PAD <A href="#@comp:MYLED[1]">MYLED[1]</A>
                  --------
                    5.270   (57.0% logic, 43.0% route), 2 logic levels.


Passed:  The following path meets requirements by 8.985ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2221">CIC1Sin/d_out_i0_i8</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[2]">MYLED[2]</A>

   Data Path Delay:     5.331ns  (56.3% logic, 43.7% route), 2 logic levels.

   Clock Path Delay:    3.654ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.654ns delay OSCH_inst to CIC1Sin/SLICE_2221 and
      5.331ns delay CIC1Sin/SLICE_2221 to MYLED[2] (totaling 8.985ns) meets
      0.000ns hold offset OSCH_inst to MYLED[2] by 8.985ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 3.654,OSC.OSC,R11C28A.CLK,osc_clk">Clock path</A> OSCH_inst to CIC1Sin/SLICE_2221:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.654<A href="#@net:osc_clk:OSC.OSC:R11C28A.CLK:3.654">        OSC.OSC to R11C28A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    3.654   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R11C28A.CLK,R11C28A.Q0,CIC1Sin/SLICE_2221:ROUTE, 2.328,R11C28A.Q0,99.PADDO,MYLED_c_2:DOPAD_DEL, 2.611,99.PADDO,99.PAD,MYLED[2]">Data path</A> CIC1Sin/SLICE_2221 to MYLED[2]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R11C28A.CLK to     R11C28A.Q0 <A href="#@comp:CIC1Sin/SLICE_2221">CIC1Sin/SLICE_2221</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     2.328<A href="#@net:MYLED_c_2:R11C28A.Q0:99.PADDO:2.328">     R11C28A.Q0 to 99.PADDO      </A> <A href="#@net:MYLED_c_2">MYLED_c_2</A>
DOPAD_DEL   ---     2.611       99.PADDO to         99.PAD <A href="#@comp:MYLED[2]">MYLED[2]</A>
                  --------
                    5.331   (56.3% logic, 43.7% route), 2 logic levels.


Passed:  The following path meets requirements by 8.985ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2221">CIC1Sin/d_out_i0_i9</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[3]">MYLED[3]</A>

   Data Path Delay:     5.331ns  (56.3% logic, 43.7% route), 2 logic levels.

   Clock Path Delay:    3.654ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.654ns delay OSCH_inst to CIC1Sin/SLICE_2221 and
      5.331ns delay CIC1Sin/SLICE_2221 to MYLED[3] (totaling 8.985ns) meets
      0.000ns hold offset OSCH_inst to MYLED[3] by 8.985ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 3.654,OSC.OSC,R11C28A.CLK,osc_clk">Clock path</A> OSCH_inst to CIC1Sin/SLICE_2221:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.654<A href="#@net:osc_clk:OSC.OSC:R11C28A.CLK:3.654">        OSC.OSC to R11C28A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    3.654   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R11C28A.CLK,R11C28A.Q1,CIC1Sin/SLICE_2221:ROUTE, 2.328,R11C28A.Q1,100.PADDO,MYLED_c_3:DOPAD_DEL, 2.611,100.PADDO,100.PAD,MYLED[3]">Data path</A> CIC1Sin/SLICE_2221 to MYLED[3]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R11C28A.CLK to     R11C28A.Q1 <A href="#@comp:CIC1Sin/SLICE_2221">CIC1Sin/SLICE_2221</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     2.328<A href="#@net:MYLED_c_3:R11C28A.Q1:100.PADDO:2.328">     R11C28A.Q1 to 100.PADDO     </A> <A href="#@net:MYLED_c_3">MYLED_c_3</A>
DOPAD_DEL   ---     2.611      100.PADDO to        100.PAD <A href="#@comp:MYLED[3]">MYLED[3]</A>
                  --------
                    5.331   (56.3% logic, 43.7% route), 2 logic levels.


Passed:  The following path meets requirements by 9.024ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_2222">CIC1Sin/d_out_i0_i10</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:MYLED[4]">MYLED[4]</A>

   Data Path Delay:     5.370ns  (55.9% logic, 44.1% route), 2 logic levels.

   Clock Path Delay:    3.654ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.654ns delay OSCH_inst to CIC1Sin/SLICE_2222 and
      5.370ns delay CIC1Sin/SLICE_2222 to MYLED[4] (totaling 9.024ns) meets
      0.000ns hold offset OSCH_inst to MYLED[4] by 9.024ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 3.654,OSC.OSC,R11C28C.CLK,osc_clk">Clock path</A> OSCH_inst to CIC1Sin/SLICE_2222:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.654<A href="#@net:osc_clk:OSC.OSC:R11C28C.CLK:3.654">        OSC.OSC to R11C28C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    3.654   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R11C28C.CLK,R11C28C.Q0,CIC1Sin/SLICE_2222:ROUTE, 2.367,R11C28C.Q0,104.PADDO,MYLED_c_4:DOPAD_DEL, 2.611,104.PADDO,104.PAD,MYLED[4]">Data path</A> CIC1Sin/SLICE_2222 to MYLED[4]:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R11C28C.CLK to     R11C28C.Q0 <A href="#@comp:CIC1Sin/SLICE_2222">CIC1Sin/SLICE_2222</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     2.367<A href="#@net:MYLED_c_4:R11C28C.Q0:104.PADDO:2.367">     R11C28C.Q0 to 104.PADDO     </A> <A href="#@net:MYLED_c_4">MYLED_c_4</A>
DOPAD_DEL   ---     2.611      104.PADDO to        104.PAD <A href="#@comp:MYLED[4]">MYLED[4]</A>
                  --------
                    5.370   (55.9% logic, 44.1% route), 2 logic levels.


Passed:  The following path meets requirements by 9.051ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_6">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOutP3">PWMOutP3</A>

   Data Path Delay:     5.436ns  (66.4% logic, 33.6% route), 2 logic levels.

   Clock Path Delay:    3.615ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.615ns delay OSCH_inst to PWM1/SLICE_6 and
      5.436ns delay PWM1/SLICE_6 to PWMOutP3 (totaling 9.051ns) meets
      0.000ns hold offset OSCH_inst to PWMOutP3 by 9.051ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 3.615,OSC.OSC,R23C40B.CLK,osc_clk">Clock path</A> OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.615<A href="#@net:osc_clk:OSC.OSC:R23C40B.CLK:3.615">        OSC.OSC to R23C40B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    3.615   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R23C40B.CLK,R23C40B.Q1,PWM1/SLICE_6:ROUTE, 1.824,R23C40B.Q1,68.PADDO,PWMOutP4_c:DOPAD_DEL, 3.220,68.PADDO,68.PAD,PWMOutP3">Data path</A> PWM1/SLICE_6 to PWMOutP3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R23C40B.CLK to     R23C40B.Q1 <A href="#@comp:PWM1/SLICE_6">PWM1/SLICE_6</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         6     1.824<A href="#@net:PWMOutP4_c:R23C40B.Q1:68.PADDO:1.824">     R23C40B.Q1 to 68.PADDO      </A> <A href="#@net:PWMOutP4_c">PWMOutP4_c</A>
DOPAD_DEL   ---     3.220       68.PADDO to         68.PAD <A href="#@comp:PWMOutP3">PWMOutP3</A>
                  --------
                    5.436   (66.4% logic, 33.6% route), 2 logic levels.


Passed:  The following path meets requirements by 9.051ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_6">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOutP4">PWMOutP4</A>

   Data Path Delay:     5.436ns  (66.4% logic, 33.6% route), 2 logic levels.

   Clock Path Delay:    3.615ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.615ns delay OSCH_inst to PWM1/SLICE_6 and
      5.436ns delay PWM1/SLICE_6 to PWMOutP4 (totaling 9.051ns) meets
      0.000ns hold offset OSCH_inst to PWMOutP4 by 9.051ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 3.615,OSC.OSC,R23C40B.CLK,osc_clk">Clock path</A> OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.615<A href="#@net:osc_clk:OSC.OSC:R23C40B.CLK:3.615">        OSC.OSC to R23C40B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    3.615   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R23C40B.CLK,R23C40B.Q1,PWM1/SLICE_6:ROUTE, 1.824,R23C40B.Q1,69.PADDO,PWMOutP4_c:DOPAD_DEL, 3.220,69.PADDO,69.PAD,PWMOutP4">Data path</A> PWM1/SLICE_6 to PWMOutP4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R23C40B.CLK to     R23C40B.Q1 <A href="#@comp:PWM1/SLICE_6">PWM1/SLICE_6</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         6     1.824<A href="#@net:PWMOutP4_c:R23C40B.Q1:69.PADDO:1.824">     R23C40B.Q1 to 69.PADDO      </A> <A href="#@net:PWMOutP4_c">PWMOutP4_c</A>
DOPAD_DEL   ---     3.220       69.PADDO to         69.PAD <A href="#@comp:PWMOutP4">PWMOutP4</A>
                  --------
                    5.436   (66.4% logic, 33.6% route), 2 logic levels.


Passed:  The following path meets requirements by 9.578ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:PWM1/SLICE_6">PWM1/PWMOut_15</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    Port       Pad            <A href="#@comp:PWMOutP1">PWMOutP1</A>

   Data Path Delay:     5.963ns  (60.6% logic, 39.4% route), 2 logic levels.

   Clock Path Delay:    3.615ns  (0.0% logic, 100.0% route), 0 logic levels.

 Constraint Details:
      3.615ns delay OSCH_inst to PWM1/SLICE_6 and
      5.963ns delay PWM1/SLICE_6 to PWMOutP1 (totaling 9.578ns) meets
      0.000ns hold offset OSCH_inst to PWMOutP1 by 9.578ns

 Physical Path Details:

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:ROUTE, 3.615,OSC.OSC,R23C40B.CLK,osc_clk">Clock path</A> OSCH_inst to PWM1/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     3.615<A href="#@net:osc_clk:OSC.OSC:R23C40B.CLK:3.615">        OSC.OSC to R23C40B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    3.615   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:CLOCK_TO_OUT ALLPORTS 20.000000 ns CLKNET 'osc_clk' ;:REG_DEL, 0.392,R23C40B.CLK,R23C40B.Q1,PWM1/SLICE_6:ROUTE, 2.351,R23C40B.Q1,61.PADDO,PWMOutP4_c:DOPAD_DEL, 3.220,61.PADDO,61.PAD,PWMOutP1">Data path</A> PWM1/SLICE_6 to PWMOutP1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.392    R23C40B.CLK to     R23C40B.Q1 <A href="#@comp:PWM1/SLICE_6">PWM1/SLICE_6</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         6     2.351<A href="#@net:PWMOutP4_c:R23C40B.Q1:61.PADDO:2.351">     R23C40B.Q1 to 61.PADDO      </A> <A href="#@net:PWMOutP4_c">PWMOutP4_c</A>
DOPAD_DEL   ---     3.220       61.PADDO to         61.PAD <A href="#@comp:PWMOutP1">PWMOutP1</A>
                  --------
                    5.963   (60.6% logic, 39.4% route), 2 logic levels.

Report:    8.810ns is the maximum offset for this preference.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_clk" 88.670000 MHz ; |   88.670 MHz|   53.926 MHz|  36 *
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 20.000000 ns      |             |             |
CLKNET "osc_clk" ; Setup Analysis.      |    20.000 ns|    12.309 ns|   2  
                                        |             |             |
CLOCK_TO_OUT ALLPORTS 20.000000 ns      |             |             |
CLKNET "osc_clk" ; Hold Analysis.       |     0.000 ns|     8.810 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
n9593                                   |       1|      10|    100.00%
                                        |        |        |
n11274                                  |       1|      10|    100.00%
                                        |        |        |
n11275                                  |       1|      10|    100.00%
                                        |        |        |
n11276                                  |       1|      10|    100.00%
                                        |        |        |
n11277                                  |       1|      10|    100.00%
                                        |        |        |
n11278                                  |       1|      10|    100.00%
                                        |        |        |
n11279                                  |       1|      10|    100.00%
                                        |        |        |
n11280                                  |       1|      10|    100.00%
                                        |        |        |
n11281                                  |       1|      10|    100.00%
                                        |        |        |
n11282                                  |       1|      10|    100.00%
                                        |        |        |
n11283                                  |       1|      10|    100.00%
                                        |        |        |
n11284                                  |       1|      10|    100.00%
                                        |        |        |
n11285                                  |       1|      10|    100.00%
                                        |        |        |
n11286                                  |       1|      10|    100.00%
                                        |        |        |
n11287                                  |       1|      10|    100.00%
                                        |        |        |
n11288                                  |       1|      10|    100.00%
                                        |        |        |
n11289                                  |       1|      10|    100.00%
                                        |        |        |
n11290                                  |       1|      10|    100.00%
                                        |        |        |
n11291                                  |       1|      10|    100.00%
                                        |        |        |
n11292                                  |       1|      10|    100.00%
                                        |        |        |
n11293                                  |       1|      10|    100.00%
                                        |        |        |
n11294                                  |       1|      10|    100.00%
                                        |        |        |
n11295                                  |       1|      10|    100.00%
                                        |        |        |
n11296                                  |       1|      10|    100.00%
                                        |        |        |
n11297                                  |       1|      10|    100.00%
                                        |        |        |
n11298                                  |       1|      10|    100.00%
                                        |        |        |
n11299                                  |       1|      10|    100.00%
                                        |        |        |
n11300                                  |       1|      10|    100.00%
                                        |        |        |
n11301                                  |       1|      10|    100.00%
                                        |        |        |
n8225                                   |      10|      10|    100.00%
                                        |        |        |
n11302                                  |       1|       8|     80.00%
                                        |        |        |
n9000                                   |      75|       8|     80.00%
                                        |        |        |
n13372                                  |       1|       8|     80.00%
                                        |        |        |
n12919                                  |       1|       8|     80.00%
                                        |        |        |
o_Rx_Byte_c_6                           |       4|       6|     60.00%
                                        |        |        |
n2797                                   |       1|       4|     40.00%
                                        |        |        |
n2798                                   |       1|       4|     40.00%
                                        |        |        |
n2338                                   |       1|       2|     20.00%
                                        |        |        |
n7733                                   |       1|       2|     20.00%
                                        |        |        |
o_Rx_Byte_c_5                           |       3|       2|     20.00%
                                        |        |        |
o_Rx_Byte_c_7                           |       3|       2|     20.00%
                                        |        |        |
n13381                                  |      43|       2|     20.00%
                                        |        |        |
----------------------------------------------------------------------------


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>   Source: uart_rx1/SLICE_12.Q1   Loads: 30
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:osc_clk">osc_clk</A>   Source: OSCH_inst.OSC   Loads: 1362
   Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:uart_rx1/UartClk[2]">uart_rx1/UartClk[2]</A>   Source: uart_rx1/SLICE_12.Q1
      Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;   Transfers: 9

   Clock Domain: <A href="#@net:CIC1_out_clkSin">CIC1_out_clkSin</A>   Source: CIC1Sin/SLICE_2199.Q0
      Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;   Transfers: 10

Clock Domain: <A href="#@net:CIC1_out_clkSin">CIC1_out_clkSin</A>   Source: CIC1Sin/SLICE_2199.Q0   Loads: 153
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 10  Score: 71326
Cumulative negative slack: 71326

Constraints cover 1622472 paths, 1 nets, and 16498 connections (99.99% coverage)

