Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Sep 29 18:21:54 2025
| Host         : VikramAsus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file lab_5_top_level_students_timing_summary_routed.rpt -pb lab_5_top_level_students_timing_summary_routed.pb -rpx lab_5_top_level_students_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_5_top_level_students
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.523        0.000                      0                12588        0.025        0.000                      0                12588        4.020        0.000                       0                  6281  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.523        0.000                      0                12588        0.025        0.000                      0                12588        4.020        0.000                       0                  6281  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scaled_adc_data_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 2.932ns (49.093%)  route 3.040ns (50.907%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.269 r  XADC_INST/inst/DO[8]
                         net (fo=4, routed)           1.837     8.106    AVERAGER/do_out[8]
    SLICE_X11Y59         LUT3 (Prop_lut3_I1_O)        0.152     8.258 r  AVERAGER/sum[11]_i_4/O
                         net (fo=2, routed)           0.666     8.924    AVERAGER/sum[11]_i_4_n_0
    SLICE_X11Y59         LUT4 (Prop_lut4_I3_O)        0.326     9.250 r  AVERAGER/sum[11]_i_8/O
                         net (fo=1, routed)           0.000     9.250    AVERAGER/sum[11]_i_8_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.800 r  AVERAGER/sum_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.800    AVERAGER/sum_reg[11]_i_1_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  AVERAGER/sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.914    AVERAGER/sum_reg[15]_i_1_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  AVERAGER/sum_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    AVERAGER/sum_reg[19]_i_1_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  AVERAGER/sum_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.142    AVERAGER/sum_reg[23]_i_1_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.490 r  AVERAGER/sum_reg[27]_i_1/O[1]
                         net (fo=2, routed)           0.538    11.027    AVERAGER_n_21
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.527    14.868    clk_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/CLK
                         clock pessimism              0.258    15.126    
                         clock uncertainty           -0.035    15.091    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.541    14.550    scaled_adc_data_reg
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.632ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scaled_adc_data_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 2.840ns (48.434%)  route 3.024ns (51.566%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.269 r  XADC_INST/inst/DO[8]
                         net (fo=4, routed)           1.837     8.106    AVERAGER/do_out[8]
    SLICE_X11Y59         LUT3 (Prop_lut3_I1_O)        0.152     8.258 r  AVERAGER/sum[11]_i_4/O
                         net (fo=2, routed)           0.666     8.924    AVERAGER/sum[11]_i_4_n_0
    SLICE_X11Y59         LUT4 (Prop_lut4_I3_O)        0.326     9.250 r  AVERAGER/sum[11]_i_8/O
                         net (fo=1, routed)           0.000     9.250    AVERAGER/sum[11]_i_8_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.800 r  AVERAGER/sum_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.800    AVERAGER/sum_reg[11]_i_1_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  AVERAGER/sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.914    AVERAGER/sum_reg[15]_i_1_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  AVERAGER/sum_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    AVERAGER/sum_reg[19]_i_1_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  AVERAGER/sum_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.142    AVERAGER/sum_reg[23]_i_1_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.398 r  AVERAGER/sum_reg[27]_i_1/O[2]
                         net (fo=2, routed)           0.521    10.919    AVERAGER_n_20
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.527    14.868    clk_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/CLK
                         clock pessimism              0.258    15.126    
                         clock uncertainty           -0.035    15.091    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.540    14.551    scaled_adc_data_reg
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                  3.632    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scaled_adc_data_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 2.818ns (48.220%)  route 3.026ns (51.780%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.269 r  XADC_INST/inst/DO[8]
                         net (fo=4, routed)           1.837     8.106    AVERAGER/do_out[8]
    SLICE_X11Y59         LUT3 (Prop_lut3_I1_O)        0.152     8.258 r  AVERAGER/sum[11]_i_4/O
                         net (fo=2, routed)           0.666     8.924    AVERAGER/sum[11]_i_4_n_0
    SLICE_X11Y59         LUT4 (Prop_lut4_I3_O)        0.326     9.250 r  AVERAGER/sum[11]_i_8/O
                         net (fo=1, routed)           0.000     9.250    AVERAGER/sum[11]_i_8_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.800 r  AVERAGER/sum_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.800    AVERAGER/sum_reg[11]_i_1_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  AVERAGER/sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.914    AVERAGER/sum_reg[15]_i_1_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  AVERAGER/sum_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    AVERAGER/sum_reg[19]_i_1_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.376 r  AVERAGER/sum_reg[23]_i_1/O[1]
                         net (fo=2, routed)           0.523    10.899    AVERAGER_n_25
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.527    14.868    clk_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/CLK
                         clock pessimism              0.258    15.126    
                         clock uncertainty           -0.035    15.091    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.541    14.550    scaled_adc_data_reg
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scaled_adc_data_reg/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 2.913ns (50.269%)  route 2.882ns (49.731%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.269 r  XADC_INST/inst/DO[8]
                         net (fo=4, routed)           1.837     8.106    AVERAGER/do_out[8]
    SLICE_X11Y59         LUT3 (Prop_lut3_I1_O)        0.152     8.258 r  AVERAGER/sum[11]_i_4/O
                         net (fo=2, routed)           0.666     8.924    AVERAGER/sum[11]_i_4_n_0
    SLICE_X11Y59         LUT4 (Prop_lut4_I3_O)        0.326     9.250 r  AVERAGER/sum[11]_i_8/O
                         net (fo=1, routed)           0.000     9.250    AVERAGER/sum[11]_i_8_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.800 r  AVERAGER/sum_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.800    AVERAGER/sum_reg[11]_i_1_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  AVERAGER/sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.914    AVERAGER/sum_reg[15]_i_1_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  AVERAGER/sum_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    AVERAGER/sum_reg[19]_i_1_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  AVERAGER/sum_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.142    AVERAGER/sum_reg[23]_i_1_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.471 r  AVERAGER/sum_reg[27]_i_1/O[3]
                         net (fo=2, routed)           0.379    10.850    AVERAGER_n_19
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.527    14.868    clk_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/CLK
                         clock pessimism              0.258    15.126    
                         clock uncertainty           -0.035    15.091    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -0.544    14.547    scaled_adc_data_reg
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scaled_adc_data_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 2.726ns (47.411%)  route 3.024ns (52.589%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.269 r  XADC_INST/inst/DO[8]
                         net (fo=4, routed)           1.837     8.106    AVERAGER/do_out[8]
    SLICE_X11Y59         LUT3 (Prop_lut3_I1_O)        0.152     8.258 r  AVERAGER/sum[11]_i_4/O
                         net (fo=2, routed)           0.666     8.924    AVERAGER/sum[11]_i_4_n_0
    SLICE_X11Y59         LUT4 (Prop_lut4_I3_O)        0.326     9.250 r  AVERAGER/sum[11]_i_8/O
                         net (fo=1, routed)           0.000     9.250    AVERAGER/sum[11]_i_8_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.800 r  AVERAGER/sum_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.800    AVERAGER/sum_reg[11]_i_1_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  AVERAGER/sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.914    AVERAGER/sum_reg[15]_i_1_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  AVERAGER/sum_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    AVERAGER/sum_reg[19]_i_1_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.284 r  AVERAGER/sum_reg[23]_i_1/O[2]
                         net (fo=2, routed)           0.521    10.805    AVERAGER_n_24
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.527    14.868    clk_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/CLK
                         clock pessimism              0.258    15.126    
                         clock uncertainty           -0.035    15.091    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.540    14.551    scaled_adc_data_reg
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scaled_adc_data_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.730ns  (logic 2.704ns (47.190%)  route 3.026ns (52.810%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.269 r  XADC_INST/inst/DO[8]
                         net (fo=4, routed)           1.837     8.106    AVERAGER/do_out[8]
    SLICE_X11Y59         LUT3 (Prop_lut3_I1_O)        0.152     8.258 r  AVERAGER/sum[11]_i_4/O
                         net (fo=2, routed)           0.666     8.924    AVERAGER/sum[11]_i_4_n_0
    SLICE_X11Y59         LUT4 (Prop_lut4_I3_O)        0.326     9.250 r  AVERAGER/sum[11]_i_8/O
                         net (fo=1, routed)           0.000     9.250    AVERAGER/sum[11]_i_8_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.800 r  AVERAGER/sum_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.800    AVERAGER/sum_reg[11]_i_1_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  AVERAGER/sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.914    AVERAGER/sum_reg[15]_i_1_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.262 r  AVERAGER/sum_reg[19]_i_1/O[1]
                         net (fo=2, routed)           0.523    10.785    AVERAGER_n_29
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.527    14.868    clk_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/CLK
                         clock pessimism              0.258    15.126    
                         clock uncertainty           -0.035    15.091    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.541    14.550    scaled_adc_data_reg
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                  3.765    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scaled_adc_data_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 2.819ns (49.447%)  route 2.882ns (50.553%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT4=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.269 r  XADC_INST/inst/DO[8]
                         net (fo=4, routed)           1.837     8.106    AVERAGER/do_out[8]
    SLICE_X11Y59         LUT3 (Prop_lut3_I1_O)        0.152     8.258 r  AVERAGER/sum[11]_i_4/O
                         net (fo=2, routed)           0.666     8.924    AVERAGER/sum[11]_i_4_n_0
    SLICE_X11Y59         LUT4 (Prop_lut4_I3_O)        0.326     9.250 r  AVERAGER/sum[11]_i_8/O
                         net (fo=1, routed)           0.000     9.250    AVERAGER/sum[11]_i_8_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.800 r  AVERAGER/sum_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.800    AVERAGER/sum_reg[11]_i_1_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  AVERAGER/sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.914    AVERAGER/sum_reg[15]_i_1_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  AVERAGER/sum_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    AVERAGER/sum_reg[19]_i_1_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.142 r  AVERAGER/sum_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.142    AVERAGER/sum_reg[23]_i_1_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.377 r  AVERAGER/sum_reg[27]_i_1/O[0]
                         net (fo=2, routed)           0.379    10.756    AVERAGER_n_22
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.527    14.868    clk_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/CLK
                         clock pessimism              0.258    15.126    
                         clock uncertainty           -0.035    15.091    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.537    14.554    scaled_adc_data_reg
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -10.756    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scaled_adc_data_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 2.799ns (49.254%)  route 2.884ns (50.746%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.269 r  XADC_INST/inst/DO[8]
                         net (fo=4, routed)           1.837     8.106    AVERAGER/do_out[8]
    SLICE_X11Y59         LUT3 (Prop_lut3_I1_O)        0.152     8.258 r  AVERAGER/sum[11]_i_4/O
                         net (fo=2, routed)           0.666     8.924    AVERAGER/sum[11]_i_4_n_0
    SLICE_X11Y59         LUT4 (Prop_lut4_I3_O)        0.326     9.250 r  AVERAGER/sum[11]_i_8/O
                         net (fo=1, routed)           0.000     9.250    AVERAGER/sum[11]_i_8_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.800 r  AVERAGER/sum_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.800    AVERAGER/sum_reg[11]_i_1_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  AVERAGER/sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.914    AVERAGER/sum_reg[15]_i_1_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.028 r  AVERAGER/sum_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.028    AVERAGER/sum_reg[19]_i_1_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.357 r  AVERAGER/sum_reg[23]_i_1/O[3]
                         net (fo=2, routed)           0.381    10.738    AVERAGER_n_23
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.527    14.868    clk_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/CLK
                         clock pessimism              0.258    15.126    
                         clock uncertainty           -0.035    15.091    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.544    14.547    scaled_adc_data_reg
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scaled_adc_data_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 2.612ns (46.347%)  route 3.024ns (53.653%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.269 r  XADC_INST/inst/DO[8]
                         net (fo=4, routed)           1.837     8.106    AVERAGER/do_out[8]
    SLICE_X11Y59         LUT3 (Prop_lut3_I1_O)        0.152     8.258 r  AVERAGER/sum[11]_i_4/O
                         net (fo=2, routed)           0.666     8.924    AVERAGER/sum[11]_i_4_n_0
    SLICE_X11Y59         LUT4 (Prop_lut4_I3_O)        0.326     9.250 r  AVERAGER/sum[11]_i_8/O
                         net (fo=1, routed)           0.000     9.250    AVERAGER/sum[11]_i_8_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.800 r  AVERAGER/sum_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.800    AVERAGER/sum_reg[11]_i_1_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.914 r  AVERAGER/sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.914    AVERAGER/sum_reg[15]_i_1_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.170 r  AVERAGER/sum_reg[19]_i_1/O[2]
                         net (fo=2, routed)           0.521    10.691    AVERAGER_n_28
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.527    14.868    clk_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/CLK
                         clock pessimism              0.258    15.126    
                         clock uncertainty           -0.035    15.091    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.540    14.551    scaled_adc_data_reg
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                  3.860    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scaled_adc_data_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 2.576ns (45.839%)  route 3.044ns (54.161%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.269 r  XADC_INST/inst/DO[8]
                         net (fo=4, routed)           1.837     8.106    AVERAGER/do_out[8]
    SLICE_X11Y59         LUT3 (Prop_lut3_I1_O)        0.152     8.258 r  AVERAGER/sum[11]_i_4/O
                         net (fo=2, routed)           0.666     8.924    AVERAGER/sum[11]_i_4_n_0
    SLICE_X11Y59         LUT4 (Prop_lut4_I3_O)        0.326     9.250 r  AVERAGER/sum[11]_i_8/O
                         net (fo=1, routed)           0.000     9.250    AVERAGER/sum[11]_i_8_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.800 r  AVERAGER/sum_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.800    AVERAGER/sum_reg[11]_i_1_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.134 r  AVERAGER/sum_reg[15]_i_1/O[1]
                         net (fo=2, routed)           0.541    10.675    AVERAGER_n_33
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.527    14.868    clk_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/CLK
                         clock pessimism              0.258    15.126    
                         clock uncertainty           -0.035    15.091    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.541    14.550    scaled_adc_data_reg
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                         -10.675    
  -------------------------------------------------------------------
                         slack                                  3.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 REG_ARRAY_reg_r_170/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_ARRAY_reg_r_171/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.655%)  route 0.215ns (60.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.559     1.442    clk_IBUF_BUFG
    SLICE_X32Y34         FDRE                                         r  REG_ARRAY_reg_r_170/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  REG_ARRAY_reg_r_170/Q
                         net (fo=1, routed)           0.215     1.798    REG_ARRAY_reg_r_170_n_0
    SLICE_X37Y33         FDRE                                         r  REG_ARRAY_reg_r_171/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.825     1.952    clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  REG_ARRAY_reg_r_171/C
                         clock pessimism             -0.249     1.703    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.070     1.773    REG_ARRAY_reg_r_171
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 REG_ARRAY_reg_r_2584/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_ARRAY_reg_r_2585/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.300%)  route 0.182ns (58.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.562     1.445    clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  REG_ARRAY_reg_r_2584/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  REG_ARRAY_reg_r_2584/Q
                         net (fo=1, routed)           0.182     1.755    REG_ARRAY_reg_r_2584_n_0
    SLICE_X37Y44         FDRE                                         r  REG_ARRAY_reg_r_2585/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.832     1.959    clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  REG_ARRAY_reg_r_2585/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.017     1.727    REG_ARRAY_reg_r_2585
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 REG_ARRAY_reg_r_2555/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_ARRAY_reg_r_2556/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.426%)  route 0.181ns (58.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.562     1.445    clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  REG_ARRAY_reg_r_2555/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  REG_ARRAY_reg_r_2555/Q
                         net (fo=1, routed)           0.181     1.754    REG_ARRAY_reg_r_2555_n_0
    SLICE_X32Y42         FDRE                                         r  REG_ARRAY_reg_r_2556/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.831     1.958    clk_IBUF_BUFG
    SLICE_X32Y42         FDRE                                         r  REG_ARRAY_reg_r_2556/C
                         clock pessimism             -0.249     1.709    
    SLICE_X32Y42         FDRE (Hold_fdre_C_D)         0.017     1.726    REG_ARRAY_reg_r_2556
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 REG_ARRAY_reg_r_2203/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_ARRAY_reg_r_2204/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.150%)  route 0.176ns (57.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.562     1.445    clk_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  REG_ARRAY_reg_r_2203/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  REG_ARRAY_reg_r_2203/Q
                         net (fo=1, routed)           0.176     1.749    REG_ARRAY_reg_r_2203_n_0
    SLICE_X35Y40         FDRE                                         r  REG_ARRAY_reg_r_2204/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.830     1.957    clk_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  REG_ARRAY_reg_r_2204/C
                         clock pessimism             -0.249     1.708    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)        -0.007     1.701    REG_ARRAY_reg_r_2204
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 REG_ARRAY_reg_r_1203/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_ARRAY_reg_r_1204/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.136%)  route 0.219ns (60.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.559     1.442    clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  REG_ARRAY_reg_r_1203/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  REG_ARRAY_reg_r_1203/Q
                         net (fo=1, routed)           0.219     1.802    REG_ARRAY_reg_r_1203_n_0
    SLICE_X32Y36         FDRE                                         r  REG_ARRAY_reg_r_1204/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.827     1.954    clk_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  REG_ARRAY_reg_r_1204/C
                         clock pessimism             -0.249     1.705    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.046     1.751    REG_ARRAY_reg_r_1204
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 REG_ARRAY_reg_r_1477/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_ARRAY_reg_r_1478/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.724%)  route 0.211ns (62.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.558     1.441    clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  REG_ARRAY_reg_r_1477/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  REG_ARRAY_reg_r_1477/Q
                         net (fo=1, routed)           0.211     1.780    REG_ARRAY_reg_r_1477_n_0
    SLICE_X37Y34         FDRE                                         r  REG_ARRAY_reg_r_1478/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.826     1.953    clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  REG_ARRAY_reg_r_1478/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.017     1.721    REG_ARRAY_reg_r_1478
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 REG_ARRAY_reg_r_2546/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_ARRAY_reg_r_2547/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.981%)  route 0.230ns (62.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.562     1.445    clk_IBUF_BUFG
    SLICE_X32Y41         FDRE                                         r  REG_ARRAY_reg_r_2546/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  REG_ARRAY_reg_r_2546/Q
                         net (fo=1, routed)           0.230     1.816    REG_ARRAY_reg_r_2546_n_0
    SLICE_X36Y42         FDRE                                         r  REG_ARRAY_reg_r_2547/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  REG_ARRAY_reg_r_2547/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.046     1.755    REG_ARRAY_reg_r_2547
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 REG_ARRAY_reg_r_1422/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_ARRAY_reg_r_1423/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.413%)  route 0.224ns (63.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.561     1.444    clk_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  REG_ARRAY_reg_r_1422/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  REG_ARRAY_reg_r_1422/Q
                         net (fo=1, routed)           0.224     1.796    REG_ARRAY_reg_r_1422_n_0
    SLICE_X36Y38         FDRE                                         r  REG_ARRAY_reg_r_1423/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.830     1.957    clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  REG_ARRAY_reg_r_1423/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.025     1.733    REG_ARRAY_reg_r_1423
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 REG_ARRAY_reg_r_4086/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_ARRAY_reg_r_4087/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.497%)  route 0.256ns (64.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.561     1.444    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  REG_ARRAY_reg_r_4086/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  REG_ARRAY_reg_r_4086/Q
                         net (fo=1, routed)           0.256     1.841    REG_ARRAY_reg_r_4086_n_0
    SLICE_X32Y54         FDRE                                         r  REG_ARRAY_reg_r_4087/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.829     1.957    clk_IBUF_BUFG
    SLICE_X32Y54         FDRE                                         r  REG_ARRAY_reg_r_4087/C
                         clock pessimism             -0.249     1.708    
    SLICE_X32Y54         FDRE (Hold_fdre_C_D)         0.070     1.778    REG_ARRAY_reg_r_4087
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 REG_ARRAY_reg_r_2912/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_ARRAY_reg_r_2913/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.237%)  route 0.235ns (64.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.565     1.448    clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  REG_ARRAY_reg_r_2912/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.128     1.576 r  REG_ARRAY_reg_r_2912/Q
                         net (fo=1, routed)           0.235     1.811    REG_ARRAY_reg_r_2912_n_0
    SLICE_X49Y48         FDRE                                         r  REG_ARRAY_reg_r_2913/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.837     1.964    clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  REG_ARRAY_reg_r_2913/C
                         clock pessimism             -0.244     1.720    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.017     1.737    REG_ARRAY_reg_r_2913
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      XADC_INST/inst/DCLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y24    scaled_adc_data_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y44   REG_ARRAY_reg[4095][0]_REG_ARRAY_reg_r_4093/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y62   REG_ARRAY_reg[4095][10]_REG_ARRAY_reg_r_4093/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y63   REG_ARRAY_reg[4095][11]_REG_ARRAY_reg_r_4093/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y65   REG_ARRAY_reg[4095][12]_REG_ARRAY_reg_r_4093/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y66   REG_ARRAY_reg[4095][13]_REG_ARRAY_reg_r_4093/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y69   REG_ARRAY_reg[4095][14]_REG_ARRAY_reg_r_4093/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y71   REG_ARRAY_reg[4095][15]_REG_ARRAY_reg_r_4093/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y35   REG_ARRAY_reg[1024][0]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y35   REG_ARRAY_reg[1024][0]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78   REG_ARRAY_reg[1024][10]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78   REG_ARRAY_reg[1024][10]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y71   REG_ARRAY_reg[1024][11]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y71   REG_ARRAY_reg[1024][11]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y86   REG_ARRAY_reg[1024][12]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y86   REG_ARRAY_reg[1024][12]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y80   REG_ARRAY_reg[1024][13]_srl32___REG_ARRAY_reg_r_1022/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y80   REG_ARRAY_reg[1024][13]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y35   REG_ARRAY_reg[1024][0]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y35   REG_ARRAY_reg[1024][0]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78   REG_ARRAY_reg[1024][10]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y78   REG_ARRAY_reg[1024][10]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y71   REG_ARRAY_reg[1024][11]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y71   REG_ARRAY_reg[1024][11]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y86   REG_ARRAY_reg[1024][12]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y86   REG_ARRAY_reg[1024][12]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y80   REG_ARRAY_reg[1024][13]_srl32___REG_ARRAY_reg_r_1022/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y80   REG_ARRAY_reg[1024][13]_srl32___REG_ARRAY_reg_r_1022/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.299ns  (logic 5.913ns (36.276%)  route 10.387ns (63.724%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=26, routed)          2.862     4.323    AVERAGER/bin_bcd_select_IBUF[1]
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.118     4.441 f  AVERAGER/CA_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.955     5.397    AVERAGER/CA_OBUF_inst_i_22_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.326     5.723 f  AVERAGER/CA_OBUF_inst_i_8/O
                         net (fo=2, routed)           1.031     6.753    AVERAGER/CA_OBUF_inst_i_8_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I1_O)        0.124     6.877 r  AVERAGER/CB_OBUF_inst_i_2/O
                         net (fo=6, routed)           1.231     8.108    AVERAGER/q_reg[1]
    SLICE_X15Y57         LUT5 (Prop_lut5_I2_O)        0.150     8.258 r  AVERAGER/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.308    12.566    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.733    16.299 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    16.299    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.017ns  (logic 5.925ns (36.991%)  route 10.092ns (63.009%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=26, routed)          2.862     4.323    AVERAGER/bin_bcd_select_IBUF[1]
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.118     4.441 f  AVERAGER/CA_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.955     5.397    AVERAGER/CA_OBUF_inst_i_22_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.326     5.723 f  AVERAGER/CA_OBUF_inst_i_8/O
                         net (fo=2, routed)           1.031     6.753    AVERAGER/CA_OBUF_inst_i_8_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I1_O)        0.124     6.877 r  AVERAGER/CB_OBUF_inst_i_2/O
                         net (fo=6, routed)           1.236     8.113    AVERAGER/q_reg[1]
    SLICE_X15Y57         LUT5 (Prop_lut5_I1_O)        0.152     8.265 r  AVERAGER/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.008    12.273    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.744    16.017 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    16.017    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.944ns  (logic 5.673ns (35.583%)  route 10.270ns (64.417%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=26, routed)          2.862     4.323    AVERAGER/bin_bcd_select_IBUF[1]
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.118     4.441 f  AVERAGER/CA_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.955     5.397    AVERAGER/CA_OBUF_inst_i_22_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.326     5.723 f  AVERAGER/CA_OBUF_inst_i_8/O
                         net (fo=2, routed)           1.031     6.753    AVERAGER/CA_OBUF_inst_i_8_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I1_O)        0.124     6.877 r  AVERAGER/CB_OBUF_inst_i_2/O
                         net (fo=6, routed)           1.231     8.108    AVERAGER/q_reg[1]
    SLICE_X15Y57         LUT5 (Prop_lut5_I3_O)        0.124     8.232 r  AVERAGER/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.192    12.424    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.944 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    15.944    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.763ns  (logic 5.658ns (35.892%)  route 10.105ns (64.108%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=26, routed)          2.862     4.323    AVERAGER/bin_bcd_select_IBUF[1]
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.118     4.441 f  AVERAGER/CA_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.955     5.397    AVERAGER/CA_OBUF_inst_i_22_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.326     5.723 f  AVERAGER/CA_OBUF_inst_i_8/O
                         net (fo=2, routed)           1.031     6.753    AVERAGER/CA_OBUF_inst_i_8_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I1_O)        0.124     6.877 r  AVERAGER/CB_OBUF_inst_i_2/O
                         net (fo=6, routed)           1.236     8.113    AVERAGER/q_reg[1]
    SLICE_X15Y57         LUT5 (Prop_lut5_I2_O)        0.124     8.237 r  AVERAGER/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.022    12.259    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.763 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    15.763    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.573ns  (logic 5.682ns (36.489%)  route 9.891ns (63.511%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=26, routed)          2.862     4.323    AVERAGER/bin_bcd_select_IBUF[1]
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.118     4.441 r  AVERAGER/CA_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.955     5.397    AVERAGER/CA_OBUF_inst_i_22_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.326     5.723 r  AVERAGER/CA_OBUF_inst_i_8/O
                         net (fo=2, routed)           1.031     6.753    AVERAGER/CA_OBUF_inst_i_8_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I1_O)        0.124     6.877 f  AVERAGER/CB_OBUF_inst_i_2/O
                         net (fo=6, routed)           1.000     7.877    AVERAGER/q_reg[1]
    SLICE_X15Y58         LUT5 (Prop_lut5_I3_O)        0.124     8.001 r  AVERAGER/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.043    12.044    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.573 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    15.573    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.257ns  (logic 5.688ns (37.285%)  route 9.568ns (62.715%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=26, routed)          2.862     4.323    AVERAGER/bin_bcd_select_IBUF[1]
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.118     4.441 f  AVERAGER/CA_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.955     5.397    AVERAGER/CA_OBUF_inst_i_22_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.326     5.723 f  AVERAGER/CA_OBUF_inst_i_8/O
                         net (fo=2, routed)           1.031     6.753    AVERAGER/CA_OBUF_inst_i_8_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I1_O)        0.124     6.877 r  AVERAGER/CB_OBUF_inst_i_2/O
                         net (fo=6, routed)           0.622     7.500    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CC
    SLICE_X15Y59         LUT5 (Prop_lut5_I3_O)        0.124     7.624 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.098    11.722    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.257 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    15.257    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.806ns  (logic 5.664ns (38.254%)  route 9.142ns (61.746%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=26, routed)          2.862     4.323    AVERAGER/bin_bcd_select_IBUF[1]
    SLICE_X9Y62          LUT3 (Prop_lut3_I1_O)        0.118     4.441 f  AVERAGER/CA_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.955     5.397    AVERAGER/CA_OBUF_inst_i_22_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.326     5.723 f  AVERAGER/CA_OBUF_inst_i_8/O
                         net (fo=2, routed)           0.853     6.575    AVERAGER/CA_OBUF_inst_i_8_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I4_O)        0.124     6.699 r  AVERAGER/CA_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.602     7.301    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_1
    SLICE_X15Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.425 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.871    11.296    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.806 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    14.806    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.236ns  (logic 5.074ns (38.338%)  route 8.162ns (61.662%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=19, routed)          3.952     5.404    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/bin_bcd_select_IBUF[0]
    SLICE_X13Y54         LUT6 (Prop_lut6_I5_O)        0.124     5.528 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.210     9.739    DP_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    13.236 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000    13.236    DP
    V7                                                                r  DP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.162ns  (logic 1.473ns (35.392%)  route 2.689ns (64.608%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=26, routed)          1.189     1.418    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/bin_bcd_select_IBUF[1]
    SLICE_X13Y54         LUT6 (Prop_lut6_I1_O)        0.045     1.463 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.500     2.964    DP_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.199     4.162 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     4.162    DP
    V7                                                                r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.527ns  (logic 1.568ns (34.631%)  route 2.959ns (65.369%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=19, routed)          1.282     1.503    AVERAGER/bin_bcd_select_IBUF[0]
    SLICE_X9Y61          LUT6 (Prop_lut6_I2_O)        0.045     1.548 f  AVERAGER/CA_OBUF_inst_i_7/O
                         net (fo=2, routed)           0.063     1.611    AVERAGER/CA_OBUF_inst_i_7_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I3_O)        0.045     1.656 r  AVERAGER/CA_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.228     1.884    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_1
    SLICE_X15Y59         LUT5 (Prop_lut5_I0_O)        0.045     1.929 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.387     3.315    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.527 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     4.527    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.666ns  (logic 1.600ns (34.297%)  route 3.066ns (65.703%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=26, routed)          1.058     1.288    AVERAGER/bin_bcd_select_IBUF[1]
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.045     1.333 f  AVERAGER/CA_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.222     1.555    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_1_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I3_O)        0.045     1.600 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.310     1.910    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[1]_1
    SLICE_X15Y59         LUT5 (Prop_lut5_I2_O)        0.045     1.955 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.475     3.430    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.666 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     4.666    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.686ns  (logic 1.570ns (33.498%)  route 3.117ns (66.502%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=26, routed)          1.058     1.288    AVERAGER/bin_bcd_select_IBUF[1]
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.045     1.333 r  AVERAGER/CA_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.222     1.555    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_1_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I3_O)        0.045     1.600 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.377     1.977    AVERAGER/CE_0
    SLICE_X15Y57         LUT5 (Prop_lut5_I3_O)        0.045     2.022 r  AVERAGER/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.459     3.481    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.686 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     4.686    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.749ns  (logic 1.594ns (33.576%)  route 3.154ns (66.424%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=26, routed)          1.149     1.379    AVERAGER/bin_bcd_select_IBUF[1]
    SLICE_X9Y61          LUT6 (Prop_lut6_I4_O)        0.045     1.424 r  AVERAGER/CA_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.316     1.739    AVERAGER/CA_OBUF_inst_i_21_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.784 r  AVERAGER/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.228     2.012    AVERAGER/q_reg[1]_0
    SLICE_X15Y58         LUT5 (Prop_lut5_I0_O)        0.045     2.057 r  AVERAGER/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.461     3.519    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.749 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     4.749    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.778ns  (logic 1.672ns (34.989%)  route 3.106ns (65.011%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=26, routed)          1.058     1.288    AVERAGER/bin_bcd_select_IBUF[1]
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.045     1.333 f  AVERAGER/CA_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.222     1.555    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_1_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I3_O)        0.045     1.600 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.377     1.977    AVERAGER/CE_0
    SLICE_X15Y57         LUT5 (Prop_lut5_I2_O)        0.049     2.026 r  AVERAGER/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.448     3.475    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.303     4.778 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     4.778    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.797ns  (logic 1.585ns (33.047%)  route 3.212ns (66.953%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=26, routed)          1.058     1.288    AVERAGER/bin_bcd_select_IBUF[1]
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.045     1.333 r  AVERAGER/CA_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.222     1.555    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_1_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I3_O)        0.045     1.600 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.429     2.029    AVERAGER/CE_0
    SLICE_X15Y57         LUT5 (Prop_lut5_I1_O)        0.045     2.074 r  AVERAGER/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.502     3.576    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.797 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     4.797    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.933ns  (logic 1.660ns (33.648%)  route 3.273ns (66.352%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=26, routed)          1.058     1.288    AVERAGER/bin_bcd_select_IBUF[1]
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.045     1.333 r  AVERAGER/CA_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.222     1.555    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_1_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I3_O)        0.045     1.600 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.429     2.029    AVERAGER/CE_0
    SLICE_X15Y57         LUT5 (Prop_lut5_I1_O)        0.046     2.075 r  AVERAGER/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.563     3.638    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         1.294     4.933 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     4.933    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.843ns  (logic 5.347ns (38.628%)  route 8.496ns (61.372%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214     6.269 r  XADC_INST/inst/DO[7]
                         net (fo=4, routed)           1.969     8.238    AVERAGER/do_out[7]
    SLICE_X8Y61          LUT6 (Prop_lut6_I2_O)        0.124     8.362 r  AVERAGER/CA_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.956     9.318    AVERAGER/CA_OBUF_inst_i_18_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I1_O)        0.124     9.442 r  AVERAGER/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.263    10.705    AVERAGER/q_reg[1]_0
    SLICE_X15Y57         LUT5 (Prop_lut5_I0_O)        0.152    10.857 r  AVERAGER/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.308    15.165    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.733    18.898 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    18.898    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.553ns  (logic 5.358ns (39.531%)  route 8.195ns (60.469%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214     6.269 r  XADC_INST/inst/DO[7]
                         net (fo=4, routed)           1.969     8.238    AVERAGER/do_out[7]
    SLICE_X8Y61          LUT6 (Prop_lut6_I2_O)        0.124     8.362 r  AVERAGER/CA_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.956     9.318    AVERAGER/CA_OBUF_inst_i_18_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I1_O)        0.124     9.442 r  AVERAGER/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.262    10.704    AVERAGER/q_reg[1]_0
    SLICE_X15Y57         LUT5 (Prop_lut5_I0_O)        0.152    10.856 r  AVERAGER/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.008    14.864    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.744    18.608 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    18.608    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.486ns  (logic 5.106ns (37.862%)  route 8.380ns (62.138%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214     6.269 f  XADC_INST/inst/DO[7]
                         net (fo=4, routed)           1.969     8.238    AVERAGER/do_out[7]
    SLICE_X8Y61          LUT6 (Prop_lut6_I2_O)        0.124     8.362 f  AVERAGER/CA_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.956     9.318    AVERAGER/CA_OBUF_inst_i_18_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I1_O)        0.124     9.442 f  AVERAGER/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.263    10.705    AVERAGER/q_reg[1]_0
    SLICE_X15Y57         LUT5 (Prop_lut5_I4_O)        0.124    10.829 r  AVERAGER/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.192    15.020    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    18.540 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    18.540    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.329ns  (logic 5.115ns (38.375%)  route 8.214ns (61.625%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.269 f  XADC_INST/inst/DO[8]
                         net (fo=4, routed)           1.778     8.047    AVERAGER/do_out[8]
    SLICE_X9Y64          LUT6 (Prop_lut6_I3_O)        0.124     8.171 f  AVERAGER/CA_OBUF_inst_i_15/O
                         net (fo=1, routed)           1.089     9.260    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_1
    SLICE_X9Y60          LUT6 (Prop_lut6_I2_O)        0.124     9.384 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           1.304    10.688    AVERAGER/CE_0
    SLICE_X15Y58         LUT5 (Prop_lut5_I2_O)        0.124    10.812 r  AVERAGER/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.043    14.855    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    18.384 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    18.384    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.299ns  (logic 5.090ns (38.277%)  route 8.209ns (61.723%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214     6.269 f  XADC_INST/inst/DO[7]
                         net (fo=4, routed)           1.969     8.238    AVERAGER/do_out[7]
    SLICE_X8Y61          LUT6 (Prop_lut6_I2_O)        0.124     8.362 f  AVERAGER/CA_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.956     9.318    AVERAGER/CA_OBUF_inst_i_18_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I1_O)        0.124     9.442 f  AVERAGER/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.262    10.704    AVERAGER/q_reg[1]_0
    SLICE_X15Y57         LUT5 (Prop_lut5_I4_O)        0.124    10.828 r  AVERAGER/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.022    14.849    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    18.354 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    18.354    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.932ns  (logic 5.121ns (39.599%)  route 7.811ns (60.401%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.269 f  XADC_INST/inst/DO[8]
                         net (fo=4, routed)           1.778     8.047    AVERAGER/do_out[8]
    SLICE_X9Y64          LUT6 (Prop_lut6_I3_O)        0.124     8.171 f  AVERAGER/CA_OBUF_inst_i_15/O
                         net (fo=1, routed)           1.089     9.260    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CB_OBUF_inst_i_1
    SLICE_X9Y60          LUT6 (Prop_lut6_I2_O)        0.124     9.384 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.846    10.230    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[1]_1
    SLICE_X15Y59         LUT5 (Prop_lut5_I2_O)        0.124    10.354 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.098    14.452    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    17.987 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    17.987    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.855ns  (logic 5.097ns (39.646%)  route 7.759ns (60.354%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214     6.269 f  XADC_INST/inst/DO[7]
                         net (fo=4, routed)           1.969     8.238    AVERAGER/do_out[7]
    SLICE_X8Y61          LUT6 (Prop_lut6_I2_O)        0.124     8.362 f  AVERAGER/CA_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.956     9.318    AVERAGER/CA_OBUF_inst_i_18_n_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I1_O)        0.124     9.442 f  AVERAGER/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.963    10.405    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_0
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.529 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.871    14.400    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511    17.910 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    17.910    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.531ns  (logic 4.078ns (42.783%)  route 5.453ns (57.216%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.556     5.077    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CLK
    SLICE_X15Y57         FDSE                                         r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDSE (Prop_fdse_C_Q)         0.456     5.533 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=11, routed)          1.243     6.776    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[2]_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.900 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/DP_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.210    11.110    DP_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    14.607 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000    14.607    DP
    V7                                                                r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.168ns  (logic 4.090ns (44.616%)  route 5.077ns (55.384%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.557     5.078    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/CLK
    SLICE_X15Y55         FDRE                                         r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[3]/Q
                         net (fo=9, routed)           1.275     6.808    SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/q_reg[3]_0
    SLICE_X15Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.932 r  SEVEN_SEGMENT_DISPLAY/DIGIT_SELECTOR/AN4_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.803    10.735    AN4_OBUF
    W4                   OBUF (Prop_obuf_I_O)         3.510    14.246 r  AN4_OBUF_inst/O
                         net (fo=0)                   0.000    14.246    AN4
    W4                                                                r  AN4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.872ns  (logic 3.940ns (44.413%)  route 4.932ns (55.587%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.644     5.164    clk_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_CLK_P[19])
                                                      0.434     5.598 r  scaled_adc_data_reg/P[19]
                         net (fo=4, routed)           4.932    10.530    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    14.036 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.036    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 1.357ns (61.922%)  route 0.834ns (38.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.651     1.535    clk_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.126     1.661 r  scaled_adc_data_reg/P[14]
                         net (fo=4, routed)           0.834     2.495    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.726 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.726    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.328ns (58.912%)  route 0.926ns (41.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.651     1.535    clk_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.126     1.661 r  scaled_adc_data_reg/P[15]
                         net (fo=3, routed)           0.926     2.587    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.789 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.789    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 1.334ns (53.494%)  route 1.160ns (46.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.651     1.535    clk_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.126     1.661 r  scaled_adc_data_reg/P[26]
                         net (fo=4, routed)           1.160     2.821    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     4.029 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.029    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.581ns  (logic 1.345ns (52.125%)  route 1.235ns (47.875%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.651     1.535    clk_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      0.126     1.661 r  scaled_adc_data_reg/P[25]
                         net (fo=4, routed)           1.235     2.896    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     4.115 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.115    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.668ns  (logic 1.336ns (50.084%)  route 1.332ns (49.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.651     1.535    clk_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.126     1.661 r  scaled_adc_data_reg/P[16]
                         net (fo=3, routed)           1.332     2.992    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     4.202 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.202    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.710ns  (logic 1.335ns (49.270%)  route 1.375ns (50.730%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.651     1.535    clk_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_CLK_P[22])
                                                      0.126     1.661 r  scaled_adc_data_reg/P[22]
                         net (fo=4, routed)           1.375     3.036    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     4.245 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.245    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.743ns  (logic 1.336ns (48.686%)  route 1.408ns (51.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.651     1.535    clk_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.126     1.661 r  scaled_adc_data_reg/P[17]
                         net (fo=4, routed)           1.408     3.069    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     4.278 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.278    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.784ns  (logic 1.352ns (48.567%)  route 1.432ns (51.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.651     1.535    clk_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.126     1.661 r  scaled_adc_data_reg/P[23]
                         net (fo=5, routed)           1.432     3.093    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     4.319 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.319    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.814ns  (logic 1.332ns (47.327%)  route 1.482ns (52.673%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.651     1.535    clk_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.126     1.661 r  scaled_adc_data_reg/P[13]
                         net (fo=3, routed)           1.482     3.143    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     4.349 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.349    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scaled_adc_data_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.818ns  (logic 1.328ns (47.119%)  route 1.490ns (52.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.651     1.535    clk_IBUF_BUFG
    DSP48_X0Y24          DSP48E1                                      r  scaled_adc_data_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.126     1.661 r  scaled_adc_data_reg/P[20]
                         net (fo=4, routed)           1.490     3.151    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     4.353 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.353    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4216 Endpoints
Min Delay          4216 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_2839/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.843ns  (logic 1.441ns (9.711%)  route 13.401ns (90.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4177, routed)       13.401    14.843    reset_IBUF
    SLICE_X51Y57         FDRE                                         r  REG_ARRAY_reg_r_2839/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.441     4.782    clk_IBUF_BUFG
    SLICE_X51Y57         FDRE                                         r  REG_ARRAY_reg_r_2839/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_2840/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.843ns  (logic 1.441ns (9.711%)  route 13.401ns (90.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4177, routed)       13.401    14.843    reset_IBUF
    SLICE_X51Y57         FDRE                                         r  REG_ARRAY_reg_r_2840/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.441     4.782    clk_IBUF_BUFG
    SLICE_X51Y57         FDRE                                         r  REG_ARRAY_reg_r_2840/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_2885/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.843ns  (logic 1.441ns (9.711%)  route 13.401ns (90.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4177, routed)       13.401    14.843    reset_IBUF
    SLICE_X51Y57         FDRE                                         r  REG_ARRAY_reg_r_2885/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.441     4.782    clk_IBUF_BUFG
    SLICE_X51Y57         FDRE                                         r  REG_ARRAY_reg_r_2885/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_2886/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.843ns  (logic 1.441ns (9.711%)  route 13.401ns (90.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4177, routed)       13.401    14.843    reset_IBUF
    SLICE_X50Y57         FDRE                                         r  REG_ARRAY_reg_r_2886/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.441     4.782    clk_IBUF_BUFG
    SLICE_X50Y57         FDRE                                         r  REG_ARRAY_reg_r_2886/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_2887/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.843ns  (logic 1.441ns (9.711%)  route 13.401ns (90.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4177, routed)       13.401    14.843    reset_IBUF
    SLICE_X50Y57         FDRE                                         r  REG_ARRAY_reg_r_2887/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.441     4.782    clk_IBUF_BUFG
    SLICE_X50Y57         FDRE                                         r  REG_ARRAY_reg_r_2887/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_2888/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.843ns  (logic 1.441ns (9.711%)  route 13.401ns (90.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4177, routed)       13.401    14.843    reset_IBUF
    SLICE_X50Y57         FDRE                                         r  REG_ARRAY_reg_r_2888/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.441     4.782    clk_IBUF_BUFG
    SLICE_X50Y57         FDRE                                         r  REG_ARRAY_reg_r_2888/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_2889/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.843ns  (logic 1.441ns (9.711%)  route 13.401ns (90.289%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4177, routed)       13.401    14.843    reset_IBUF
    SLICE_X50Y57         FDRE                                         r  REG_ARRAY_reg_r_2889/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.441     4.782    clk_IBUF_BUFG
    SLICE_X50Y57         FDRE                                         r  REG_ARRAY_reg_r_2889/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_4071/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.697ns  (logic 1.441ns (9.807%)  route 13.255ns (90.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4177, routed)       13.255    14.697    reset_IBUF
    SLICE_X51Y56         FDRE                                         r  REG_ARRAY_reg_r_4071/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.442     4.783    clk_IBUF_BUFG
    SLICE_X51Y56         FDRE                                         r  REG_ARRAY_reg_r_4071/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_4072/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.697ns  (logic 1.441ns (9.807%)  route 13.255ns (90.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4177, routed)       13.255    14.697    reset_IBUF
    SLICE_X51Y56         FDRE                                         r  REG_ARRAY_reg_r_4072/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.442     4.783    clk_IBUF_BUFG
    SLICE_X51Y56         FDRE                                         r  REG_ARRAY_reg_r_4072/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_4073/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.697ns  (logic 1.441ns (9.807%)  route 13.255ns (90.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=4177, routed)       13.255    14.697    reset_IBUF
    SLICE_X51Y56         FDRE                                         r  REG_ARRAY_reg_r_4073/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        1.442     4.783    clk_IBUF_BUFG
    SLICE_X51Y56         FDRE                                         r  REG_ARRAY_reg_r_4073/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_2309/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.210ns (18.171%)  route 0.944ns (81.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4177, routed)        0.944     1.153    reset_IBUF
    SLICE_X11Y39         FDRE                                         r  REG_ARRAY_reg_r_2309/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.834     1.961    clk_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  REG_ARRAY_reg_r_2309/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_2310/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.210ns (18.171%)  route 0.944ns (81.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4177, routed)        0.944     1.153    reset_IBUF
    SLICE_X11Y39         FDRE                                         r  REG_ARRAY_reg_r_2310/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.834     1.961    clk_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  REG_ARRAY_reg_r_2310/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_2311/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.210ns (18.171%)  route 0.944ns (81.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4177, routed)        0.944     1.153    reset_IBUF
    SLICE_X11Y39         FDRE                                         r  REG_ARRAY_reg_r_2311/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.834     1.961    clk_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  REG_ARRAY_reg_r_2311/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_2312/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.210ns (18.171%)  route 0.944ns (81.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4177, routed)        0.944     1.153    reset_IBUF
    SLICE_X11Y39         FDRE                                         r  REG_ARRAY_reg_r_2312/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.834     1.961    clk_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  REG_ARRAY_reg_r_2312/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_2313/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.210ns (18.171%)  route 0.944ns (81.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4177, routed)        0.944     1.153    reset_IBUF
    SLICE_X10Y39         FDRE                                         r  REG_ARRAY_reg_r_2313/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.834     1.961    clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  REG_ARRAY_reg_r_2313/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_2314/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.210ns (18.171%)  route 0.944ns (81.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4177, routed)        0.944     1.153    reset_IBUF
    SLICE_X10Y39         FDRE                                         r  REG_ARRAY_reg_r_2314/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.834     1.961    clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  REG_ARRAY_reg_r_2314/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_2315/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.210ns (18.171%)  route 0.944ns (81.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4177, routed)        0.944     1.153    reset_IBUF
    SLICE_X10Y39         FDRE                                         r  REG_ARRAY_reg_r_2315/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.834     1.961    clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  REG_ARRAY_reg_r_2315/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_2316/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.210ns (18.171%)  route 0.944ns (81.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4177, routed)        0.944     1.153    reset_IBUF
    SLICE_X10Y39         FDRE                                         r  REG_ARRAY_reg_r_2316/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.834     1.961    clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  REG_ARRAY_reg_r_2316/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_2352/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.210ns (17.121%)  route 1.014ns (82.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4177, routed)        1.014     1.224    reset_IBUF
    SLICE_X11Y40         FDRE                                         r  REG_ARRAY_reg_r_2352/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.835     1.962    clk_IBUF_BUFG
    SLICE_X11Y40         FDRE                                         r  REG_ARRAY_reg_r_2352/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            REG_ARRAY_reg_r_2353/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.210ns (17.121%)  route 1.014ns (82.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=4177, routed)        1.014     1.224    reset_IBUF
    SLICE_X11Y40         FDRE                                         r  REG_ARRAY_reg_r_2353/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6280, routed)        0.835     1.962    clk_IBUF_BUFG
    SLICE_X11Y40         FDRE                                         r  REG_ARRAY_reg_r_2353/C





