$date
  Mon Sep 19 15:06:18 2016
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 5 ! ra1_s[4:0] $end
$var reg 5 " ra2_s[4:0] $end
$var reg 5 # wa3_s[4:0] $end
$var reg 32 $ rd1_s[31:0] $end
$var reg 32 % rd2_s[31:0] $end
$var reg 32 & wd3_s[31:0] $end
$var reg 1 ' clk_s $end
$var reg 1 ( we3_s $end
$scope module dut $end
$var reg 5 ) ra1[4:0] $end
$var reg 5 * ra2[4:0] $end
$var reg 5 + wa3[4:0] $end
$var reg 32 , rd1[31:0] $end
$var reg 32 - rd2[31:0] $end
$var reg 32 . wd3[31:0] $end
$var reg 1 / clk $end
$var reg 1 0 we3 $end
$comment mem is not handled $end
$upscope $end
$enddefinitions $end
#0
b00000 !
bUUUUU "
bUUUUU #
b10101011110011011010101111001101 $
b10101011110011011010101111001101 %
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU &
0'
U(
b00000 )
bUUUUU *
bUUUUU +
b10101011110011011010101111001101 ,
b10101011110011011010101111001101 -
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU .
0/
U0
#5000000
1'
1/
#10000000
b00001 "
b00010010001101000101011001111000 %
0'
b00001 *
b00010010001101000101011001111000 -
0/
#15000000
1'
1/
#20000000
b00011 #
b11111010111110101111101011111010 &
0'
1(
b00011 +
b11111010111110101111101011111010 .
0/
10
#25000000
1'
1/
#30000000
b00011 !
b11111010111110101111101011111010 $
0'
b00011 )
b11111010111110101111101011111010 ,
0/
#35000000
1'
1/
#40000000
0'
0(
0/
00
#45000000
1'
1/
#50000000
0'
0/
