/* IMAGE 0 LABELS */
#ifndef IMAGE_0_CODE_ADDRESSES
#define IMAGE_0_CODE_ADDRESSES

#define image_0_start_task_initialization_task        (0x18)
#define image_0_initialization_task        (0x18)
#define image_0_start_task_g9991_tx_task_1st_wakeup_request        (0x9e0)
#define image_0_g9991_tx_task_1st_wakeup_request        (0x9e0)
#define image_0_start_task_flush_task_1st_wakeup_request        (0x184)
#define image_0_flush_task_1st_wakeup_request        (0x184)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x28c)
#define image_0_budget_allocator_1st_wakeup_request        (0x28c)
#define image_0_start_task_g9991_flow_control_wakeup_request        (0xc24)
#define image_0_g9991_flow_control_wakeup_request        (0xc24)
#define image_0_start_task_debug_routine        (0x98)
#define image_0_debug_routine        (0x98)
#define image_0_start_task_g9991_system_port_wakeup_request        (0x1198)
#define image_0_g9991_system_port_wakeup_request        (0x1198)
#define image_0_start_task_ds_tx_task_wakeup_request        (0xcf8)
#define image_0_ds_tx_task_wakeup_request        (0xcf8)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x748)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x748)
#define image_0_debug_routine_handler        (0xc)
#define image_0_basic_rate_limiter_complex_scheduler        (0x5a0)
#define image_0_basic_rate_limiter_basic_scheduler_no_cs        (0x5d8)
#define image_0_basic_rate_limiter_queue_with_cs_bs        (0x60c)
#define image_0_basic_rate_limiter_queue_with_bs        (0x660)
#define image_0_basic_scheduler_update_dwrr        (0x738)
#define image_0_ds_tx_scheduling_update_status        (0xfa8)
#define image_0_ds_tx_scheduling_action_not_valid        (0x10ac)

#endif

/* IMAGE 1 LABELS */
#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#define image_1_start_task_initialization_task        (0x18)
#define image_1_initialization_task        (0x18)
#define image_1_start_task_g9991_reassembly_wakeup_request        (0x144)
#define image_1_g9991_reassembly_wakeup_request        (0x144)
#define image_1_start_task_debug_routine        (0x58)
#define image_1_debug_routine        (0x58)
#define image_1_debug_routine_handler        (0xc)

#endif

/* IMAGE 2 LABELS */
#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#define image_2_start_task_initialization_task        (0x18)
#define image_2_initialization_task        (0x18)
#define image_2_start_task_ghost_reporting_1st_wakeup_request        (0x144)
#define image_2_ghost_reporting_1st_wakeup_request        (0x144)
#define image_2_start_task_cpu_rx_wakeup_request        (0xbd8)
#define image_2_cpu_rx_wakeup_request        (0xbd8)
#define image_2_start_task_cpu_tx_wakeup_request        (0x558)
#define image_2_cpu_tx_wakeup_request        (0x558)
#define image_2_cpu_tx_read_ring_indices        (0x558)
#define image_2_start_task_debug_routine        (0x58)
#define image_2_debug_routine        (0x58)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x185c)
#define image_2_cpu_recycle_wakeup_request        (0x185c)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x19b0)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x19b0)
#define image_2_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x1b40)
#define image_2_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x1b40)
#define image_2_tmp7        (0x12a0)
#define image_2_info_string0        (0x12a0)
#define image_2_info_string1        (0x12a0)
#define image_2_info_string2        (0x12a0)
#define image_2_info_string3        (0x12a0)
#define image_2_info_string4        (0x12a0)
#define image_2_info_string5        (0x12a0)
#define image_2_info_string6        (0x12a0)
#define image_2_section_abbrev        (0x12a0)
#define image_2_section_info        (0x12a0)
#define image_2_cu_begin0        (0x12a0)
#define image_2_debug_range        (0x12a0)
#define image_2_debug_ranges0        (0x12a0)
#define image_2_debug_macinfo        (0x12a0)
#define image_2_cu_macro_begin0        (0x12a0)
#define image_2_line_table_start0        (0x12a0)
#define image_2_start_task_cpu_rx_copy_wakeup_request        (0x12a0)
#define image_2_cpu_rx_copy_wakeup_request        (0x12a0)
#define image_2_start_task_timer_common_task_wakeup_request        (0x1a74)
#define image_2_timer_common_task_wakeup_request        (0x1a74)
#define image_2_c_cpu_rx_task        (0xebc)
#define image_2_func_begin0        (0xebc)
#define image_2_start_task_c_cpu_rx_wakeup_request        (0xebc)
#define image_2_c_cpu_rx_wakeup_request        (0xebc)
#define image_2_debug_routine_handler        (0xc)

#endif

/* IMAGE 3 LABELS */
#ifndef IMAGE_3_CODE_ADDRESSES
#define IMAGE_3_CODE_ADDRESSES

#define image_3_start_task_initialization_task        (0x18)
#define image_3_initialization_task        (0x18)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x196c)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x196c)
#define image_3_start_task_us_tx_task_1st_wakeup_request        (0x184)
#define image_3_us_tx_task_1st_wakeup_request        (0x184)
#define image_3_us_tx_task_wakeup_request        (0x184)
#define image_3_start_task_epon_update_fifo_read_1st_wakeup_request        (0x1bfc)
#define image_3_epon_update_fifo_read_1st_wakeup_request        (0x1bfc)
#define image_3_start_task_epon_tx_task_wakeup_request        (0x884)
#define image_3_epon_tx_task_wakeup_request        (0x884)
#define image_3_start_task_flush_task_1st_wakeup_request        (0xbc4)
#define image_3_flush_task_1st_wakeup_request        (0xbc4)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0xcac)
#define image_3_budget_allocator_1st_wakeup_request        (0xcac)
#define image_3_start_task_debug_routine        (0x98)
#define image_3_debug_routine        (0x98)
#define image_3_start_task_gpon_control_wakeup_request        (0x1380)
#define image_3_gpon_control_wakeup_request        (0x1380)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0x1010)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0x1010)
#define image_3_debug_routine_handler        (0xc)
#define image_3_scheduling_update_status        (0x688)
#define image_3_scheduling_action_not_valid        (0x784)
#define image_3_basic_scheduler_update_dwrr        (0xa20)
#define image_3_complex_scheduler_update_dwrr_basic_schedulers        (0xb80)
#define image_3_complex_scheduler_update_dwrr_complex_schedulers        (0xb90)
#define image_3_complex_scheduler_update_dwrr_queues        (0xba0)
#define image_3_basic_rate_limiter_complex_scheduler        (0x10d0)
#define image_3_basic_rate_limiter_basic_scheduler_no_cs        (0x1108)
#define image_3_basic_rate_limiter_queue_with_cs_bs        (0x113c)
#define image_3_basic_rate_limiter_queue_with_bs        (0x1190)
#define image_3_ovl_rate_limiter        (0x11cc)
#define image_3_complex_rate_limiter_queue_sir        (0x11e0)
#define image_3_complex_rate_limiter_queue_pir        (0x121c)
#define image_3_complex_rate_limiter_basic_scheduler_sir        (0x1258)
#define image_3_complex_rate_limiter_basic_scheduler_pir        (0x1294)

#endif

/* IMAGE 4 LABELS */
#ifndef IMAGE_4_CODE_ADDRESSES
#define IMAGE_4_CODE_ADDRESSES

#define image_4_start_task_initialization_task        (0x18)
#define image_4_initialization_task        (0x18)
#define image_4_start_task_processing_wakeup_request        (0x860)
#define image_4_processing_wakeup_request        (0x860)
#define image_4_start_task_debug_routine        (0x58)
#define image_4_debug_routine        (0x58)
#define image_4_debug_routine_handler        (0xc)
#define image_4_action_exception        (0x184)
#define image_4_processing_header_update_length_calc        (0x2330)
#define image_4_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2400)
#define image_4_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2408)
#define image_4_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2410)
#define image_4_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x2424)
#define image_4_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x2434)
#define image_4_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x2444)
#define image_4_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2464)
#define image_4_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x2470)
#define image_4_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2494)
#define image_4_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x24a0)
#define image_4_tcam_cmd_ic_submit        (0x333c)
#define image_4_tcam_cmd_outer_tpid        (0x3380)
#define image_4_tcam_cmd_inner_tpid        (0x3398)
#define image_4_tcam_cmd_ethertype        (0x33b0)
#define image_4_tcam_cmd_outer_vid        (0x33c8)
#define image_4_tcam_cmd_inner_vid        (0x33e0)
#define image_4_tcam_cmd_outer_pbit        (0x33f8)
#define image_4_tcam_cmd_inner_pbit        (0x3410)
#define image_4_tcam_cmd_vlan_num        (0x3428)
#define image_4_tcam_cmd_ip_protocol        (0x3440)
#define image_4_tcam_cmd_l3_protocol        (0x3458)
#define image_4_tcam_cmd_tos        (0x3470)
#define image_4_tcam_cmd_network_layer        (0x3488)
#define image_4_tcam_cmd_ingress_port        (0x34a8)
#define image_4_tcam_cmd_gem_flow        (0x34c0)
#define image_4_tcam_cmd_ipv6_label        (0x34d8)
#define image_4_tcam_cmd_src_ip        (0x3504)
#define image_4_tcam_cmd_src_ipv6_masked        (0x3558)
#define image_4_tcam_cmd_dst_ip        (0x358c)
#define image_4_tcam_cmd_dst_ipv6_masked        (0x35e0)
#define image_4_tcam_cmd_src_port        (0x3614)
#define image_4_tcam_cmd_dst_port        (0x362c)
#define image_4_tcam_cmd_src_mac        (0x3644)
#define image_4_tcam_cmd_dst_mac        (0x3670)
#define image_4_tcam_cmd_generic_l2        (0x369c)
#define image_4_tcam_cmd_generic_l3        (0x36d0)
#define image_4_tcam_cmd_generic_l4        (0x3704)
#define image_4_gpe_cmd_replace_16        (0x3cb8)
#define image_4_gpe_cmd_replace_32        (0x3cc0)
#define image_4_gpe_cmd_replace_bits_16        (0x3cd8)
#define image_4_gpe_cmd_copy_bits_16        (0x3cf8)
#define image_4_gpe_cmd_skip_if        (0x3d28)
#define image_4_gpe_vlan_action_cmd_drop        (0x3d48)
#define image_4_gpe_vlan_action_cmd_dscp        (0x3d4c)
#define image_4_gpe_vlan_action_cmd_mac_hdr_copy        (0x3d9c)

#endif

/* COMMON LABELS */
#ifndef COMMON_CODE_ADDRESSES
#define COMMON_CODE_ADDRESSES

#define INVALID_LABEL_ADDRESS 0xFFFFFF

#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x358c}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x35e0}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3670}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x362c}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x33b0}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x34c0}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x369c}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x36d0}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3704}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x333c}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x34a8}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3410}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3398}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x33e0}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3440}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x34d8}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3458}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3488}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x33f8}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3380}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x33c8}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3504}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3558}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3644}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3614}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3470}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3428}

#endif

