{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 10 10:43:20 2020 " "Info: Processing started: Thu Sep 10 10:43:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Blocs -c Blocs --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Blocs -c Blocs --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "Blocs.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/Quartus/Blocs/Blocs.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "div:U1\|Ssig " "Info: Detected ripple clock \"div:U1\|Ssig\" as buffer" {  } { { "../div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/Quartus/div/div.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "div:U1\|Ssig" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register div:U1\|reg\[0\] register div:U1\|reg\[24\] 270.42 MHz 3.698 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 270.42 MHz between source register \"div:U1\|reg\[0\]\" and destination register \"div:U1\|reg\[24\]\" (period= 3.698 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.486 ns + Longest register register " "Info: + Longest register to register delay is 3.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns div:U1\|reg\[0\] 1 REG LCFF_X8_Y20_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y20_N5; Fanout = 3; REG Node = 'div:U1\|reg\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { div:U1|reg[0] } "NODE_NAME" } } { "../div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/Quartus/div/div.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.393 ns) 0.715 ns div:U1\|Add0~1 2 COMB LCCOMB_X8_Y20_N6 2 " "Info: 2: + IC(0.322 ns) + CELL(0.393 ns) = 0.715 ns; Loc. = LCCOMB_X8_Y20_N6; Fanout = 2; COMB Node = 'div:U1\|Add0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { div:U1|reg[0] div:U1|Add0~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.786 ns div:U1\|Add0~3 3 COMB LCCOMB_X8_Y20_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.786 ns; Loc. = LCCOMB_X8_Y20_N8; Fanout = 2; COMB Node = 'div:U1\|Add0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div:U1|Add0~1 div:U1|Add0~3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.857 ns div:U1\|Add0~5 4 COMB LCCOMB_X8_Y20_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.857 ns; Loc. = LCCOMB_X8_Y20_N10; Fanout = 2; COMB Node = 'div:U1\|Add0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div:U1|Add0~3 div:U1|Add0~5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.928 ns div:U1\|Add0~7 5 COMB LCCOMB_X8_Y20_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.928 ns; Loc. = LCCOMB_X8_Y20_N12; Fanout = 2; COMB Node = 'div:U1\|Add0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div:U1|Add0~5 div:U1|Add0~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.087 ns div:U1\|Add0~9 6 COMB LCCOMB_X8_Y20_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.087 ns; Loc. = LCCOMB_X8_Y20_N14; Fanout = 2; COMB Node = 'div:U1\|Add0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { div:U1|Add0~7 div:U1|Add0~9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.158 ns div:U1\|Add0~11 7 COMB LCCOMB_X8_Y20_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.158 ns; Loc. = LCCOMB_X8_Y20_N16; Fanout = 2; COMB Node = 'div:U1\|Add0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div:U1|Add0~9 div:U1|Add0~11 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.229 ns div:U1\|Add0~13 8 COMB LCCOMB_X8_Y20_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.229 ns; Loc. = LCCOMB_X8_Y20_N18; Fanout = 2; COMB Node = 'div:U1\|Add0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div:U1|Add0~11 div:U1|Add0~13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.300 ns div:U1\|Add0~15 9 COMB LCCOMB_X8_Y20_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.300 ns; Loc. = LCCOMB_X8_Y20_N20; Fanout = 2; COMB Node = 'div:U1\|Add0~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div:U1|Add0~13 div:U1|Add0~15 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.371 ns div:U1\|Add0~17 10 COMB LCCOMB_X8_Y20_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.371 ns; Loc. = LCCOMB_X8_Y20_N22; Fanout = 2; COMB Node = 'div:U1\|Add0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div:U1|Add0~15 div:U1|Add0~17 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.442 ns div:U1\|Add0~19 11 COMB LCCOMB_X8_Y20_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.442 ns; Loc. = LCCOMB_X8_Y20_N24; Fanout = 2; COMB Node = 'div:U1\|Add0~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div:U1|Add0~17 div:U1|Add0~19 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.513 ns div:U1\|Add0~21 12 COMB LCCOMB_X8_Y20_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.513 ns; Loc. = LCCOMB_X8_Y20_N26; Fanout = 2; COMB Node = 'div:U1\|Add0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div:U1|Add0~19 div:U1|Add0~21 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.584 ns div:U1\|Add0~23 13 COMB LCCOMB_X8_Y20_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.584 ns; Loc. = LCCOMB_X8_Y20_N28; Fanout = 2; COMB Node = 'div:U1\|Add0~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div:U1|Add0~21 div:U1|Add0~23 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.730 ns div:U1\|Add0~25 14 COMB LCCOMB_X8_Y20_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.146 ns) = 1.730 ns; Loc. = LCCOMB_X8_Y20_N30; Fanout = 2; COMB Node = 'div:U1\|Add0~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { div:U1|Add0~23 div:U1|Add0~25 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.801 ns div:U1\|Add0~27 15 COMB LCCOMB_X8_Y19_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.801 ns; Loc. = LCCOMB_X8_Y19_N0; Fanout = 2; COMB Node = 'div:U1\|Add0~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div:U1|Add0~25 div:U1|Add0~27 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.872 ns div:U1\|Add0~29 16 COMB LCCOMB_X8_Y19_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.872 ns; Loc. = LCCOMB_X8_Y19_N2; Fanout = 2; COMB Node = 'div:U1\|Add0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div:U1|Add0~27 div:U1|Add0~29 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.943 ns div:U1\|Add0~31 17 COMB LCCOMB_X8_Y19_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.943 ns; Loc. = LCCOMB_X8_Y19_N4; Fanout = 2; COMB Node = 'div:U1\|Add0~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div:U1|Add0~29 div:U1|Add0~31 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.014 ns div:U1\|Add0~33 18 COMB LCCOMB_X8_Y19_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.014 ns; Loc. = LCCOMB_X8_Y19_N6; Fanout = 2; COMB Node = 'div:U1\|Add0~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div:U1|Add0~31 div:U1|Add0~33 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.085 ns div:U1\|Add0~35 19 COMB LCCOMB_X8_Y19_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.085 ns; Loc. = LCCOMB_X8_Y19_N8; Fanout = 2; COMB Node = 'div:U1\|Add0~35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div:U1|Add0~33 div:U1|Add0~35 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.156 ns div:U1\|Add0~37 20 COMB LCCOMB_X8_Y19_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.156 ns; Loc. = LCCOMB_X8_Y19_N10; Fanout = 2; COMB Node = 'div:U1\|Add0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div:U1|Add0~35 div:U1|Add0~37 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.227 ns div:U1\|Add0~39 21 COMB LCCOMB_X8_Y19_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.227 ns; Loc. = LCCOMB_X8_Y19_N12; Fanout = 2; COMB Node = 'div:U1\|Add0~39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div:U1|Add0~37 div:U1|Add0~39 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.386 ns div:U1\|Add0~41 22 COMB LCCOMB_X8_Y19_N14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.159 ns) = 2.386 ns; Loc. = LCCOMB_X8_Y19_N14; Fanout = 2; COMB Node = 'div:U1\|Add0~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { div:U1|Add0~39 div:U1|Add0~41 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.457 ns div:U1\|Add0~43 23 COMB LCCOMB_X8_Y19_N16 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.457 ns; Loc. = LCCOMB_X8_Y19_N16; Fanout = 2; COMB Node = 'div:U1\|Add0~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div:U1|Add0~41 div:U1|Add0~43 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.528 ns div:U1\|Add0~45 24 COMB LCCOMB_X8_Y19_N18 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.528 ns; Loc. = LCCOMB_X8_Y19_N18; Fanout = 2; COMB Node = 'div:U1\|Add0~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div:U1|Add0~43 div:U1|Add0~45 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.599 ns div:U1\|Add0~47 25 COMB LCCOMB_X8_Y19_N20 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.599 ns; Loc. = LCCOMB_X8_Y19_N20; Fanout = 2; COMB Node = 'div:U1\|Add0~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div:U1|Add0~45 div:U1|Add0~47 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.009 ns div:U1\|Add0~48 26 COMB LCCOMB_X8_Y19_N22 1 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 3.009 ns; Loc. = LCCOMB_X8_Y19_N22; Fanout = 1; COMB Node = 'div:U1\|Add0~48'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { div:U1|Add0~47 div:U1|Add0~48 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 926 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 3.402 ns div:U1\|reg~38 27 COMB LCCOMB_X8_Y19_N30 1 " "Info: 27: + IC(0.243 ns) + CELL(0.150 ns) = 3.402 ns; Loc. = LCCOMB_X8_Y19_N30; Fanout = 1; COMB Node = 'div:U1\|reg~38'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { div:U1|Add0~48 div:U1|reg~38 } "NODE_NAME" } } { "../div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/Quartus/div/div.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.486 ns div:U1\|reg\[24\] 28 REG LCFF_X8_Y19_N31 3 " "Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 3.486 ns; Loc. = LCFF_X8_Y19_N31; Fanout = 3; REG Node = 'div:U1\|reg\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { div:U1|reg~38 div:U1|reg[24] } "NODE_NAME" } } { "../div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/Quartus/div/div.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.921 ns ( 83.79 % ) " "Info: Total cell delay = 2.921 ns ( 83.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.565 ns ( 16.21 % ) " "Info: Total interconnect delay = 0.565 ns ( 16.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.486 ns" { div:U1|reg[0] div:U1|Add0~1 div:U1|Add0~3 div:U1|Add0~5 div:U1|Add0~7 div:U1|Add0~9 div:U1|Add0~11 div:U1|Add0~13 div:U1|Add0~15 div:U1|Add0~17 div:U1|Add0~19 div:U1|Add0~21 div:U1|Add0~23 div:U1|Add0~25 div:U1|Add0~27 div:U1|Add0~29 div:U1|Add0~31 div:U1|Add0~33 div:U1|Add0~35 div:U1|Add0~37 div:U1|Add0~39 div:U1|Add0~41 div:U1|Add0~43 div:U1|Add0~45 div:U1|Add0~47 div:U1|Add0~48 div:U1|reg~38 div:U1|reg[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.486 ns" { div:U1|reg[0] {} div:U1|Add0~1 {} div:U1|Add0~3 {} div:U1|Add0~5 {} div:U1|Add0~7 {} div:U1|Add0~9 {} div:U1|Add0~11 {} div:U1|Add0~13 {} div:U1|Add0~15 {} div:U1|Add0~17 {} div:U1|Add0~19 {} div:U1|Add0~21 {} div:U1|Add0~23 {} div:U1|Add0~25 {} div:U1|Add0~27 {} div:U1|Add0~29 {} div:U1|Add0~31 {} div:U1|Add0~33 {} div:U1|Add0~35 {} div:U1|Add0~37 {} div:U1|Add0~39 {} div:U1|Add0~41 {} div:U1|Add0~43 {} div:U1|Add0~45 {} div:U1|Add0~47 {} div:U1|Add0~48 {} div:U1|reg~38 {} div:U1|reg[24] {} } { 0.000ns 0.322ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.243ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.681 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Blocs.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/Quartus/Blocs/Blocs.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clock~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Blocs.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/Quartus/Blocs/Blocs.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns div:U1\|reg\[24\] 3 REG LCFF_X8_Y19_N31 3 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X8_Y19_N31; Fanout = 3; REG Node = 'div:U1\|reg\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { Clock~clkctrl div:U1|reg[24] } "NODE_NAME" } } { "../div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/Quartus/div/div.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { Clock Clock~clkctrl div:U1|reg[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { Clock {} Clock~combout {} Clock~clkctrl {} div:U1|reg[24] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.679 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Blocs.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/Quartus/Blocs/Blocs.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clock~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "Blocs.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/Quartus/Blocs/Blocs.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns div:U1\|reg\[0\] 3 REG LCFF_X8_Y20_N5 3 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X8_Y20_N5; Fanout = 3; REG Node = 'div:U1\|reg\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { Clock~clkctrl div:U1|reg[0] } "NODE_NAME" } } { "../div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/Quartus/div/div.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { Clock Clock~clkctrl div:U1|reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { Clock {} Clock~combout {} Clock~clkctrl {} div:U1|reg[0] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { Clock Clock~clkctrl div:U1|reg[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { Clock {} Clock~combout {} Clock~clkctrl {} div:U1|reg[24] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { Clock Clock~clkctrl div:U1|reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { Clock {} Clock~combout {} Clock~clkctrl {} div:U1|reg[0] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/Quartus/div/div.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/Quartus/div/div.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.486 ns" { div:U1|reg[0] div:U1|Add0~1 div:U1|Add0~3 div:U1|Add0~5 div:U1|Add0~7 div:U1|Add0~9 div:U1|Add0~11 div:U1|Add0~13 div:U1|Add0~15 div:U1|Add0~17 div:U1|Add0~19 div:U1|Add0~21 div:U1|Add0~23 div:U1|Add0~25 div:U1|Add0~27 div:U1|Add0~29 div:U1|Add0~31 div:U1|Add0~33 div:U1|Add0~35 div:U1|Add0~37 div:U1|Add0~39 div:U1|Add0~41 div:U1|Add0~43 div:U1|Add0~45 div:U1|Add0~47 div:U1|Add0~48 div:U1|reg~38 div:U1|reg[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.486 ns" { div:U1|reg[0] {} div:U1|Add0~1 {} div:U1|Add0~3 {} div:U1|Add0~5 {} div:U1|Add0~7 {} div:U1|Add0~9 {} div:U1|Add0~11 {} div:U1|Add0~13 {} div:U1|Add0~15 {} div:U1|Add0~17 {} div:U1|Add0~19 {} div:U1|Add0~21 {} div:U1|Add0~23 {} div:U1|Add0~25 {} div:U1|Add0~27 {} div:U1|Add0~29 {} div:U1|Add0~31 {} div:U1|Add0~33 {} div:U1|Add0~35 {} div:U1|Add0~37 {} div:U1|Add0~39 {} div:U1|Add0~41 {} div:U1|Add0~43 {} div:U1|Add0~45 {} div:U1|Add0~47 {} div:U1|Add0~48 {} div:U1|reg~38 {} div:U1|reg[24] {} } { 0.000ns 0.322ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.243ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { Clock Clock~clkctrl div:U1|reg[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { Clock {} Clock~combout {} Clock~clkctrl {} div:U1|reg[24] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { Clock Clock~clkctrl div:U1|reg[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { Clock {} Clock~combout {} Clock~clkctrl {} div:U1|reg[0] {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock q\[1\] Compteur:U2\|DIGIT_LSB\[1\] 11.467 ns register " "Info: tco from clock \"Clock\" to destination pin \"q\[1\]\" through register \"Compteur:U2\|DIGIT_LSB\[1\]\" is 11.467 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 5.689 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 5.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Blocs.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/Quartus/Blocs/Blocs.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.787 ns) 2.747 ns div:U1\|Ssig 2 REG LCFF_X7_Y19_N23 3 " "Info: 2: + IC(0.961 ns) + CELL(0.787 ns) = 2.747 ns; Loc. = LCFF_X7_Y19_N23; Fanout = 3; REG Node = 'div:U1\|Ssig'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { Clock div:U1|Ssig } "NODE_NAME" } } { "../div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/Quartus/div/div.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.000 ns) 4.095 ns div:U1\|Ssig~clkctrl 3 COMB CLKCTRL_G0 4 " "Info: 3: + IC(1.348 ns) + CELL(0.000 ns) = 4.095 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'div:U1\|Ssig~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { div:U1|Ssig div:U1|Ssig~clkctrl } "NODE_NAME" } } { "../div/div.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/Quartus/div/div.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.537 ns) 5.689 ns Compteur:U2\|DIGIT_LSB\[1\] 4 REG LCFF_X28_Y1_N19 12 " "Info: 4: + IC(1.057 ns) + CELL(0.537 ns) = 5.689 ns; Loc. = LCFF_X28_Y1_N19; Fanout = 12; REG Node = 'Compteur:U2\|DIGIT_LSB\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { div:U1|Ssig~clkctrl Compteur:U2|DIGIT_LSB[1] } "NODE_NAME" } } { "../Compteur/Compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/Quartus/Compteur/Compteur.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 40.83 % ) " "Info: Total cell delay = 2.323 ns ( 40.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.366 ns ( 59.17 % ) " "Info: Total interconnect delay = 3.366 ns ( 59.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.689 ns" { Clock div:U1|Ssig div:U1|Ssig~clkctrl Compteur:U2|DIGIT_LSB[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.689 ns" { Clock {} Clock~combout {} div:U1|Ssig {} div:U1|Ssig~clkctrl {} Compteur:U2|DIGIT_LSB[1] {} } { 0.000ns 0.000ns 0.961ns 1.348ns 1.057ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Compteur/Compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/Quartus/Compteur/Compteur.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.528 ns + Longest register pin " "Info: + Longest register to pin delay is 5.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Compteur:U2\|DIGIT_LSB\[1\] 1 REG LCFF_X28_Y1_N19 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y1_N19; Fanout = 12; REG Node = 'Compteur:U2\|DIGIT_LSB\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Compteur:U2|DIGIT_LSB[1] } "NODE_NAME" } } { "../Compteur/Compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/Quartus/Compteur/Compteur.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.710 ns) + CELL(2.818 ns) 5.528 ns q\[1\] 2 PIN PIN_AF23 0 " "Info: 2: + IC(2.710 ns) + CELL(2.818 ns) = 5.528 ns; Loc. = PIN_AF23; Fanout = 0; PIN Node = 'q\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.528 ns" { Compteur:U2|DIGIT_LSB[1] q[1] } "NODE_NAME" } } { "Blocs.vhd" "" { Text "C:/Users/Etudiant/Desktop/CartagenaHamida/Quartus/Blocs/Blocs.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 50.98 % ) " "Info: Total cell delay = 2.818 ns ( 50.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.710 ns ( 49.02 % ) " "Info: Total interconnect delay = 2.710 ns ( 49.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.528 ns" { Compteur:U2|DIGIT_LSB[1] q[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.528 ns" { Compteur:U2|DIGIT_LSB[1] {} q[1] {} } { 0.000ns 2.710ns } { 0.000ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.689 ns" { Clock div:U1|Ssig div:U1|Ssig~clkctrl Compteur:U2|DIGIT_LSB[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.689 ns" { Clock {} Clock~combout {} div:U1|Ssig {} div:U1|Ssig~clkctrl {} Compteur:U2|DIGIT_LSB[1] {} } { 0.000ns 0.000ns 0.961ns 1.348ns 1.057ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.528 ns" { Compteur:U2|DIGIT_LSB[1] q[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.528 ns" { Compteur:U2|DIGIT_LSB[1] {} q[1] {} } { 0.000ns 2.710ns } { 0.000ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 10 10:43:20 2020 " "Info: Processing ended: Thu Sep 10 10:43:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
