module mux2to1(input a, b, sel, output y); // defining module with input and output ports
    reg y; // declaring a registered output
    always @(a, b, sel) begin // always block to detect any changes in inputs
        if (sel) // if statement for selection based on sel input
            y = a;  // assigning output y to input a
        else
            y = b; // assigning output y to input b
    end
endmodule