# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb_hs_dual_da_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb_hs_dual_da xil_defaultlib.glbl 
# Start time: 14:26:36 on Jun 20,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_hs_dual_da(fast)
# Loading work.hs_dual_da(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.rom_1024x10b(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_output_reg_stage(fast)
# Loading work.da_wave_send(fast)
# Loading work.glbl(fast)
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module tb_hs_dual_da.u_hs_dual_da.u_rom_1024x10b.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
add wave -position insertpoint  \
sim:/tb_hs_dual_da/u_hs_dual_da/u_da_wave_send/FREQ_ADJ \
sim:/tb_hs_dual_da/u_hs_dual_da/u_da_wave_send/clk \
sim:/tb_hs_dual_da/u_hs_dual_da/u_da_wave_send/rst_n \
sim:/tb_hs_dual_da/u_hs_dual_da/u_da_wave_send/rd_data \
sim:/tb_hs_dual_da/u_hs_dual_da/u_da_wave_send/rd_addr \
sim:/tb_hs_dual_da/u_hs_dual_da/u_da_wave_send/da_clk \
sim:/tb_hs_dual_da/u_hs_dual_da/u_da_wave_send/da_data \
sim:/tb_hs_dual_da/u_hs_dual_da/u_da_wave_send/freq_cnt
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_hs_dual_da(fast)
# Loading work.hs_dual_da(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.rom_1024x10b(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(fast)
# Loading blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_output_reg_stage(fast)
# Loading work.da_wave_send(fast)
# Loading work.glbl(fast)
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module tb_hs_dual_da.u_hs_dual_da.u_rom_1024x10b.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# End time: 14:30:46 on Jun 20,2023, Elapsed time: 0:04:10
# Errors: 0, Warnings: 0
