
---------- Begin Simulation Statistics ----------
final_tick                                  674421750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 275042                       # Simulator instruction rate (inst/s)
host_mem_usage                                2254700                       # Number of bytes of host memory used
host_op_rate                                   276608                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.91                       # Real time elapsed on the host
host_tick_rate                               97548480                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1901527                       # Number of instructions simulated
sim_ops                                       1912379                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000674                       # Number of seconds simulated
sim_ticks                                   674421750                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks
system.cpu_cluster.cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu_cluster.cpus.branchPred.BTBHitPct    99.009787                       # BTB Hit Percentage
system.cpu_cluster.cpus.branchPred.BTBHits        77591                       # Number of BTB hits
system.cpu_cluster.cpus.branchPred.BTBLookups        78367                       # Number of BTB lookups
system.cpu_cluster.cpus.branchPred.BTBMisses          776                       # Number of BTB misses
system.cpu_cluster.cpus.branchPred.BTBMissesPct     0.990213                       # BTB Miss Percentage
system.cpu_cluster.cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.cpu_cluster.cpus.branchPred.condIncorrect         2449                       # Number of conditional branches incorrect
system.cpu_cluster.cpus.branchPred.condPredicted        72921                       # Number of conditional branches predicted
system.cpu_cluster.cpus.branchPred.indirectHits           13                       # Number of indirect target hits.
system.cpu_cluster.cpus.branchPred.indirectLookups          146                       # Number of indirect predictor lookups.
system.cpu_cluster.cpus.branchPred.indirectMisses          133                       # Number of indirect misses.
system.cpu_cluster.cpus.branchPred.lookups        85638                       # Number of BP lookups
system.cpu_cluster.cpus.branchPred.usedRAS         5197                       # Number of times the RAS was used to get a target.
system.cpu_cluster.cpus.branchPredindirectMispredicted           59                       # Number of mispredicted indirect branches.
system.cpu_cluster.cpus.committedInsts        1901527                       # Number of instructions committed
system.cpu_cluster.cpus.committedOps          1912379                       # Number of ops (including micro ops) committed
system.cpu_cluster.cpus.cpi                  1.418695                       # CPI: cycles per instruction
system.cpu_cluster.cpus.dcache.HardPFReq_avg_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 168093.658228                       # average HardPFReq mshr miss latency
system.cpu_cluster.cpus.dcache.HardPFReq_avg_mshr_miss_latency::total 168093.658228                       # average HardPFReq mshr miss latency
system.cpu_cluster.cpus.dcache.HardPFReq_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher     13279399                       # number of HardPFReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.HardPFReq_mshr_miss_latency::total     13279399                       # number of HardPFReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.HardPFReq_mshr_miss_rate::.cpu_cluster.cpus.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu_cluster.cpus.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu_cluster.cpus.dcache.HardPFReq_mshr_misses::.cpu_cluster.cpus.dcache.prefetcher           79                       # number of HardPFReq MSHR misses
system.cpu_cluster.cpus.dcache.HardPFReq_mshr_misses::total           79                       # number of HardPFReq MSHR misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::.cpu_cluster.cpus.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::.cpu_cluster.cpus.data           18                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.ReadReq_accesses::.cpu_cluster.cpus.data       837090                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_accesses::total       837090                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.data 43273.648649                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::total 43273.648649                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 42660.071942                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::total 42660.071942                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.ReadReq_hits::.cpu_cluster.cpus.data       836942                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_hits::total       836942                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::.cpu_cluster.cpus.data      6404500                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::total      6404500                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::.cpu_cluster.cpus.data     0.000177                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::total     0.000177                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_misses::.cpu_cluster.cpus.data          148                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_misses::total          148                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::.cpu_cluster.cpus.data            9                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.data      5929750                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::total      5929750                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.000166                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::total     0.000166                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::.cpu_cluster.cpus.data          139                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::total          139                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.SoftPFReq_accesses::.cpu_cluster.cpus.data           35                       # number of SoftPFReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SoftPFReq_accesses::total           35                       # number of SoftPFReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data        70375                       # average SoftPFReq mshr miss latency
system.cpu_cluster.cpus.dcache.SoftPFReq_avg_mshr_miss_latency::total        70375                       # average SoftPFReq mshr miss latency
system.cpu_cluster.cpus.dcache.SoftPFReq_hits::.cpu_cluster.cpus.data           19                       # number of SoftPFReq hits
system.cpu_cluster.cpus.dcache.SoftPFReq_hits::total           19                       # number of SoftPFReq hits
system.cpu_cluster.cpus.dcache.SoftPFReq_miss_rate::.cpu_cluster.cpus.data     0.457143                       # miss rate for SoftPFReq accesses
system.cpu_cluster.cpus.dcache.SoftPFReq_miss_rate::total     0.457143                       # miss rate for SoftPFReq accesses
system.cpu_cluster.cpus.dcache.SoftPFReq_misses::.cpu_cluster.cpus.data           16                       # number of SoftPFReq misses
system.cpu_cluster.cpus.dcache.SoftPFReq_misses::total           16                       # number of SoftPFReq misses
system.cpu_cluster.cpus.dcache.SoftPFReq_mshr_miss_latency::.cpu_cluster.cpus.data       703750                       # number of SoftPFReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SoftPFReq_mshr_miss_latency::total       703750                       # number of SoftPFReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SoftPFReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.285714                       # mshr miss rate for SoftPFReq accesses
system.cpu_cluster.cpus.dcache.SoftPFReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for SoftPFReq accesses
system.cpu_cluster.cpus.dcache.SoftPFReq_mshr_misses::.cpu_cluster.cpus.data           10                       # number of SoftPFReq MSHR misses
system.cpu_cluster.cpus.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::.cpu_cluster.cpus.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::.cpu_cluster.cpus.data           18                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.WriteReq_accesses::.cpu_cluster.cpus.data       160149                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_accesses::total       160149                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::.cpu_cluster.cpus.data 107016.902516                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::total 107016.902516                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 110178.463855                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::total 110178.463855                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_hits::.cpu_cluster.cpus.data       159513                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_hits::total       159513                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::.cpu_cluster.cpus.data     68062750                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::total     68062750                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::.cpu_cluster.cpus.data     0.003971                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::total     0.003971                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_misses::.cpu_cluster.cpus.data          636                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_misses::total          636                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::.cpu_cluster.cpus.data          304                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::total          304                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::.cpu_cluster.cpus.data     36579250                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::total     36579250                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.002073                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::total     0.002073                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::.cpu_cluster.cpus.data          332                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::total          332                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.demand_accesses::.cpu_cluster.cpus.data       997239                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_accesses::total       997239                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::.cpu_cluster.cpus.data 94983.737245                       # average overall miss latency
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::total 94983.737245                       # average overall miss latency
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.data 90252.653928                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::total 90252.653928                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.demand_hits::.cpu_cluster.cpus.data       996455                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.demand_hits::total       996455                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.demand_miss_latency::.cpu_cluster.cpus.data     74467250                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.demand_miss_latency::total     74467250                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.demand_miss_rate::.cpu_cluster.cpus.data     0.000786                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_miss_rate::total     0.000786                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_misses::.cpu_cluster.cpus.data          784                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.demand_misses::total          784                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.demand_mshr_hits::.cpu_cluster.cpus.data          313                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_hits::total          313                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::.cpu_cluster.cpus.data     42509000                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::total     42509000                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::.cpu_cluster.cpus.data     0.000472                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::total     0.000472                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_mshr_misses::.cpu_cluster.cpus.data          471                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.demand_mshr_misses::total          471                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.overall_accesses::.cpu_cluster.cpus.data       997274                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_accesses::total       997274                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::.cpu_cluster.cpus.data 93084.062500                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::total 93084.062500                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.data 89839.397089                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 168093.658228                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::total 100878.837500                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_hits::.cpu_cluster.cpus.data       996474                       # number of overall hits
system.cpu_cluster.cpus.dcache.overall_hits::total       996474                       # number of overall hits
system.cpu_cluster.cpus.dcache.overall_miss_latency::.cpu_cluster.cpus.data     74467250                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_latency::total     74467250                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_rate::.cpu_cluster.cpus.data     0.000802                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_miss_rate::total     0.000802                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_misses::.cpu_cluster.cpus.data          800                       # number of overall misses
system.cpu_cluster.cpus.dcache.overall_misses::total          800                       # number of overall misses
system.cpu_cluster.cpus.dcache.overall_mshr_hits::.cpu_cluster.cpus.data          313                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_hits::total          313                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::.cpu_cluster.cpus.data     43212750                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher     13279399                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::total     56492149                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::.cpu_cluster.cpus.data     0.000482                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::.cpu_cluster.cpus.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::total     0.000562                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::.cpu_cluster.cpus.data          481                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::.cpu_cluster.cpus.dcache.prefetcher           79                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::total          560                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.prefetcher.num_hwpf_issued          129                       # number of hwpf issued
system.cpu_cluster.cpus.dcache.prefetcher.pfBufferHit           51                       # number of redundant prefetches already in prefetch queue
system.cpu_cluster.cpus.dcache.prefetcher.pfIdentified          180                       # number of prefetch candidates identified
system.cpu_cluster.cpus.dcache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu_cluster.cpus.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu_cluster.cpus.dcache.prefetcher.pfSpanPage            8                       # number of prefetches not generated due to page crossing
system.cpu_cluster.cpus.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    674421750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.pwrStateResidencyTicks::UNDEFINED    674421750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.replacements          304                       # number of replacements
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1022::1           18                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1022::2           32                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.avg_refs  1780.482143                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.data_accesses      7979040                       # Number of data accesses
system.cpu_cluster.cpus.dcache.tags.occ_blocks::.cpu_cluster.cpus.data   220.356955                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.dcache.tags.occ_blocks::.cpu_cluster.cpus.dcache.prefetcher    26.021636                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.dcache.tags.occ_percent::.cpu_cluster.cpus.data     0.860769                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_percent::.cpu_cluster.cpus.dcache.prefetcher     0.101647                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_percent::total     0.962416                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_task_id_blocks::1022           50                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.occ_task_id_blocks::1024          206                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.occ_task_id_percent::1022     0.195312                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.dcache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.dcache.tags.pwrStateResidencyTicks::UNDEFINED    674421750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.tags.sampled_refs          560                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.tag_accesses      7979040                       # Number of tag accesses
system.cpu_cluster.cpus.dcache.tags.tagsinuse   246.378591                       # Cycle average of tags in use
system.cpu_cluster.cpus.dcache.tags.total_refs       997070                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.warmup_cycle       152500                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.dcache.writebacks::.writebacks          245                       # number of writebacks
system.cpu_cluster.cpus.dcache.writebacks::total          245                       # number of writebacks
system.cpu_cluster.cpus.discardedOps             5953                       # Number of ops (including micro ops) which were discarded before commit
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    674421750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.dtb.accesses                0                       # DTB accesses
system.cpu_cluster.cpus.dtb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dtb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dtb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dtb.flush_tlb               0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dtb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dtb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dtb.hits                    0                       # DTB hits
system.cpu_cluster.cpus.dtb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dtb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.dtb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.dtb.misses                  0                       # DTB misses
system.cpu_cluster.cpus.dtb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dtb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dtb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.dtb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED    674421750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dtb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dtb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.dtb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    674421750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu_cluster.cpus.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu_cluster.cpus.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    674421750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu_cluster.cpus.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu_cluster.cpus.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.fetch2.amo_instructions            0                       # Number of memory atomic instructions successfully decoded
system.cpu_cluster.cpus.fetch2.fp_instructions            0                       # Number of floating point instructions successfully decoded
system.cpu_cluster.cpus.fetch2.int_instructions       779081                       # Number of integer instructions successfully decoded
system.cpu_cluster.cpus.fetch2.load_instructions       927235                       # Number of memory load instructions successfully decoded
system.cpu_cluster.cpus.fetch2.store_instructions       158656                       # Number of memory store instructions successfully decoded
system.cpu_cluster.cpus.fetch2.vec_instructions            0                       # Number of SIMD instructions successfully decoded
system.cpu_cluster.cpus.icache.ReadReq_accesses::.cpu_cluster.cpus.inst       318759                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_accesses::total       318759                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.inst 62581.807780                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::total 62581.807780                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 62332.379863                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::total 62332.379863                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.ReadReq_hits::.cpu_cluster.cpus.inst       318322                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_hits::total       318322                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::.cpu_cluster.cpus.inst     27348250                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::total     27348250                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::.cpu_cluster.cpus.inst     0.001371                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::total     0.001371                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_misses::.cpu_cluster.cpus.inst          437                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_misses::total          437                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.inst     27239250                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::total     27239250                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.inst     0.001371                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::total     0.001371                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::.cpu_cluster.cpus.inst          437                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::total          437                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.demand_accesses::.cpu_cluster.cpus.inst       318759                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.demand_accesses::total       318759                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::.cpu_cluster.cpus.inst 62581.807780                       # average overall miss latency
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::total 62581.807780                       # average overall miss latency
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 62332.379863                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::total 62332.379863                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.demand_hits::.cpu_cluster.cpus.inst       318322                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.demand_hits::total       318322                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.demand_miss_latency::.cpu_cluster.cpus.inst     27348250                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.demand_miss_latency::total     27348250                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.demand_miss_rate::.cpu_cluster.cpus.inst     0.001371                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_miss_rate::total     0.001371                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_misses::.cpu_cluster.cpus.inst          437                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.demand_misses::total          437                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::.cpu_cluster.cpus.inst     27239250                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::total     27239250                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::.cpu_cluster.cpus.inst     0.001371                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::total     0.001371                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_mshr_misses::.cpu_cluster.cpus.inst          437                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.demand_mshr_misses::total          437                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.overall_accesses::.cpu_cluster.cpus.inst       318759                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.overall_accesses::total       318759                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::.cpu_cluster.cpus.inst 62581.807780                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::total 62581.807780                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 62332.379863                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::total 62332.379863                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_hits::.cpu_cluster.cpus.inst       318322                       # number of overall hits
system.cpu_cluster.cpus.icache.overall_hits::total       318322                       # number of overall hits
system.cpu_cluster.cpus.icache.overall_miss_latency::.cpu_cluster.cpus.inst     27348250                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.overall_miss_latency::total     27348250                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.overall_miss_rate::.cpu_cluster.cpus.inst     0.001371                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_miss_rate::total     0.001371                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_misses::.cpu_cluster.cpus.inst          437                       # number of overall misses
system.cpu_cluster.cpus.icache.overall_misses::total          437                       # number of overall misses
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::.cpu_cluster.cpus.inst     27239250                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::total     27239250                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::.cpu_cluster.cpus.inst     0.001371                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::total     0.001371                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_mshr_misses::.cpu_cluster.cpus.inst          437                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_misses::total          437                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.pwrStateResidencyTicks::UNDEFINED    674421750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.replacements          180                       # number of replacements
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.avg_refs   731.096330                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.data_accesses      2550508                       # Number of data accesses
system.cpu_cluster.cpus.icache.tags.occ_blocks::.cpu_cluster.cpus.inst   230.696336                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.icache.tags.occ_percent::.cpu_cluster.cpus.inst     0.901158                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_percent::total     0.901158                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.icache.tags.pwrStateResidencyTicks::UNDEFINED    674421750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.tags.sampled_refs          436                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.tag_accesses      2550508                       # Number of tag accesses
system.cpu_cluster.cpus.icache.tags.tagsinuse   230.696336                       # Cycle average of tags in use
system.cpu_cluster.cpus.icache.tags.total_refs       318758                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.warmup_cycle        78500                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.idleCycles             233742                       # Total number of cycles that the object has spent stopped
system.cpu_cluster.cpus.ipc                  0.704873                       # IPC: instructions per cycle
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    674421750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.itb.accesses                0                       # DTB accesses
system.cpu_cluster.cpus.itb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.itb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.itb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.itb.flush_tlb               0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.itb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.itb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.itb.hits                    0                       # DTB hits
system.cpu_cluster.cpus.itb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.itb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.itb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.itb.misses                  0                       # DTB misses
system.cpu_cluster.cpus.itb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.itb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.itb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.itb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED    674421750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.itb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.itb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.itb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    674421750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb_walker_cache.replacements            0                       # number of replacements
system.cpu_cluster.cpus.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu_cluster.cpus.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    674421750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu_cluster.cpus.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu_cluster.cpus.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.numCycles             2697687                       # number of cpu cycles simulated
system.cpu_cluster.cpus.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # number of work items this cpu started
system.cpu_cluster.cpus.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntAlu       636724     33.29%     33.29% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntMult       206454     10.80%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntDiv            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatAdd            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatCmp            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatCvt            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMult            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMultAcc            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatDiv            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMisc            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatSqrt            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAdd            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAddAcc            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAlu            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdCmp            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdCvt            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMisc            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMult            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMultAcc            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShift            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShiftAcc            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdDiv            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSqrt            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatAdd            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatAlu            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatCmp            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatCvt            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatDiv            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMisc            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMult            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMultAcc            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatSqrt            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceAdd            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceAlu            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceCmp            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatReduceAdd            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatReduceCmp            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAes            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAesMix            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha1Hash            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha1Hash2            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha256Hash            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha256Hash2            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShaSigma2            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShaSigma3            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdPredAlu            0      0.00%     44.09% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::MemRead       908995     47.53%     91.62% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::MemWrite       160206      8.38%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::total      1912379                       # Class of committed instruction
system.cpu_cluster.cpus.pwrStateResidencyTicks::ON    674421750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.tickCycles            2463945                       # Number of cycles that the object actually ticked
system.cpu_cluster.cpus.workload.numSyscalls           11                       # Number of system calls
system.cpu_cluster.l2.ReadExReq_accesses::.cpu_cluster.cpus.data          332                       # number of ReadExReq accesses(hits+misses)
system.cpu_cluster.l2.ReadExReq_accesses::total          332                       # number of ReadExReq accesses(hits+misses)
system.cpu_cluster.l2.ReadExReq_avg_miss_latency::.cpu_cluster.cpus.data 110321.969697                       # average ReadExReq miss latency
system.cpu_cluster.l2.ReadExReq_avg_miss_latency::total 110321.969697                       # average ReadExReq miss latency
system.cpu_cluster.l2.ReadExReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 109071.969697                       # average ReadExReq mshr miss latency
system.cpu_cluster.l2.ReadExReq_avg_mshr_miss_latency::total 109071.969697                       # average ReadExReq mshr miss latency
system.cpu_cluster.l2.ReadExReq_hits::.cpu_cluster.cpus.data            2                       # number of ReadExReq hits
system.cpu_cluster.l2.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.cpu_cluster.l2.ReadExReq_miss_latency::.cpu_cluster.cpus.data     36406250                       # number of ReadExReq miss cycles
system.cpu_cluster.l2.ReadExReq_miss_latency::total     36406250                       # number of ReadExReq miss cycles
system.cpu_cluster.l2.ReadExReq_miss_rate::.cpu_cluster.cpus.data     0.993976                       # miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_miss_rate::total     0.993976                       # miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_misses::.cpu_cluster.cpus.data          330                       # number of ReadExReq misses
system.cpu_cluster.l2.ReadExReq_misses::total          330                       # number of ReadExReq misses
system.cpu_cluster.l2.ReadExReq_mshr_miss_latency::.cpu_cluster.cpus.data     35993750                       # number of ReadExReq MSHR miss cycles
system.cpu_cluster.l2.ReadExReq_mshr_miss_latency::total     35993750                       # number of ReadExReq MSHR miss cycles
system.cpu_cluster.l2.ReadExReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.993976                       # mshr miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_mshr_miss_rate::total     0.993976                       # mshr miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_mshr_misses::.cpu_cluster.cpus.data          330                       # number of ReadExReq MSHR misses
system.cpu_cluster.l2.ReadExReq_mshr_misses::total          330                       # number of ReadExReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_accesses::.cpu_cluster.cpus.inst          437                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_accesses::.cpu_cluster.cpus.data          149                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_accesses::.cpu_cluster.cpus.dcache.prefetcher           79                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_accesses::total          665                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::.cpu_cluster.cpus.inst 67702.770781                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::.cpu_cluster.cpus.data 68303.763441                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 209387.825397                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::total 83945.177215                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 66945.431472                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 67002.717391                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 208137.825397                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::total 83157.437158                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_hits::.cpu_cluster.cpus.inst           40                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_hits::.cpu_cluster.cpus.data           56                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_hits::.cpu_cluster.cpus.dcache.prefetcher           16                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_hits::total          112                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_miss_latency::.cpu_cluster.cpus.inst     26878000                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_miss_latency::.cpu_cluster.cpus.data      6352250                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_miss_latency::.cpu_cluster.cpus.dcache.prefetcher     13191433                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_miss_latency::total     46421683                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_miss_rate::.cpu_cluster.cpus.inst     0.908467                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_miss_rate::.cpu_cluster.cpus.data     0.624161                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_miss_rate::.cpu_cluster.cpus.dcache.prefetcher     0.797468                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_miss_rate::total     0.831579                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_misses::.cpu_cluster.cpus.inst          397                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_misses::.cpu_cluster.cpus.data           93                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_misses::.cpu_cluster.cpus.dcache.prefetcher           63                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_misses::total          553                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_mshr_hits::.cpu_cluster.cpus.inst            3                       # number of ReadSharedReq MSHR hits
system.cpu_cluster.l2.ReadSharedReq_mshr_hits::.cpu_cluster.cpus.data            1                       # number of ReadSharedReq MSHR hits
system.cpu_cluster.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::.cpu_cluster.cpus.inst     26376500                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::.cpu_cluster.cpus.data      6164250                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher     13112683                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::total     45653433                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::.cpu_cluster.cpus.inst     0.901602                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.617450                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::.cpu_cluster.cpus.dcache.prefetcher     0.797468                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::total     0.825564                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::.cpu_cluster.cpus.inst          394                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::.cpu_cluster.cpus.data           92                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::.cpu_cluster.cpus.dcache.prefetcher           63                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::total          549                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.WritebackDirty_accesses::.writebacks          245                       # number of WritebackDirty accesses(hits+misses)
system.cpu_cluster.l2.WritebackDirty_accesses::total          245                       # number of WritebackDirty accesses(hits+misses)
system.cpu_cluster.l2.WritebackDirty_hits::.writebacks          245                       # number of WritebackDirty hits
system.cpu_cluster.l2.WritebackDirty_hits::total          245                       # number of WritebackDirty hits
system.cpu_cluster.l2.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.l2.blocked::no_mshrs             0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus.inst          437                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus.data          481                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus.dcache.prefetcher           79                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::total          997                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus.inst 67702.770781                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus.data 101083.924350                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 209387.825397                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::total 93802.868630                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 66945.431472                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.data 99900.473934                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 208137.825397                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::total 92886.442548                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_hits::.cpu_cluster.cpus.inst           40                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_hits::.cpu_cluster.cpus.data           58                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_hits::.cpu_cluster.cpus.dcache.prefetcher           16                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_hits::total          114                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus.inst     26878000                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus.data     42758500                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus.dcache.prefetcher     13191433                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::total     82827933                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus.inst     0.908467                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus.data     0.879418                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus.dcache.prefetcher     0.797468                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::total     0.885657                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus.inst          397                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus.data          423                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus.dcache.prefetcher           63                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::total          883                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_mshr_hits::.cpu_cluster.cpus.inst            3                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.demand_mshr_hits::.cpu_cluster.cpus.data            1                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus.inst     26376500                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus.data     42158000                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher     13112683                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::total     81647183                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus.inst     0.901602                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus.data     0.877339                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus.dcache.prefetcher     0.797468                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::total     0.881645                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus.inst          394                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus.data          422                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus.dcache.prefetcher           63                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::total          879                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus.inst          437                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus.data          481                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus.dcache.prefetcher           79                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::total          997                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus.inst 67702.770781                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus.data 101083.924350                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 209387.825397                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::total 93802.868630                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 66945.431472                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.data 99900.473934                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 208137.825397                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::total 92886.442548                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_hits::.cpu_cluster.cpus.inst           40                       # number of overall hits
system.cpu_cluster.l2.overall_hits::.cpu_cluster.cpus.data           58                       # number of overall hits
system.cpu_cluster.l2.overall_hits::.cpu_cluster.cpus.dcache.prefetcher           16                       # number of overall hits
system.cpu_cluster.l2.overall_hits::total          114                       # number of overall hits
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus.inst     26878000                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus.data     42758500                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus.dcache.prefetcher     13191433                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::total     82827933                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus.inst     0.908467                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus.data     0.879418                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus.dcache.prefetcher     0.797468                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::total     0.885657                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus.inst          397                       # number of overall misses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus.data          423                       # number of overall misses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus.dcache.prefetcher           63                       # number of overall misses
system.cpu_cluster.l2.overall_misses::total          883                       # number of overall misses
system.cpu_cluster.l2.overall_mshr_hits::.cpu_cluster.cpus.inst            3                       # number of overall MSHR hits
system.cpu_cluster.l2.overall_mshr_hits::.cpu_cluster.cpus.data            1                       # number of overall MSHR hits
system.cpu_cluster.l2.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus.inst     26376500                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus.data     42158000                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher     13112683                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::total     81647183                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus.inst     0.901602                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus.data     0.877339                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus.dcache.prefetcher     0.797468                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::total     0.881645                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus.inst          394                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus.data          422                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus.dcache.prefetcher           63                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::total          879                       # number of overall MSHR misses
system.cpu_cluster.l2.pwrStateResidencyTicks::UNDEFINED    674421750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.l2.replacements                  0                       # number of replacements
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::2           50                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::2          636                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.avg_refs          1.659453                       # Average number of references to valid blocks.
system.cpu_cluster.l2.tags.data_accesses        24270                       # Number of data accesses
system.cpu_cluster.l2.tags.occ_blocks::.cpu_cluster.cpus.inst   250.939972                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_blocks::.cpu_cluster.cpus.data   345.749076                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_blocks::.cpu_cluster.cpus.dcache.prefetcher    24.868662                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_percent::.cpu_cluster.cpus.inst     0.015316                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::.cpu_cluster.cpus.data     0.021103                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::.cpu_cluster.cpus.dcache.prefetcher     0.001518                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::total     0.037937                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_task_id_blocks::1022           63                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.occ_task_id_blocks::1024          815                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.occ_task_id_percent::1022     0.003845                       # Percentage of cache occupancy per task id
system.cpu_cluster.l2.tags.occ_task_id_percent::1024     0.049744                       # Percentage of cache occupancy per task id
system.cpu_cluster.l2.tags.pwrStateResidencyTicks::UNDEFINED    674421750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.l2.tags.sampled_refs           878                       # Sample count of references to valid blocks.
system.cpu_cluster.l2.tags.tag_accesses         24270                       # Number of tag accesses
system.cpu_cluster.l2.tags.tagsinuse       621.557709                       # Cycle average of tags in use
system.cpu_cluster.l2.tags.total_refs            1457                       # Total number of references to valid blocks.
system.cpu_cluster.l2.tags.warmup_cycle         77000                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus.icache.mem_side::system.cpu_cluster.l2.cpu_side         1053                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus.dcache.mem_side::system.cpu_cluster.l2.cpu_side         1424                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_count::total         2477                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus.icache.mem_side::system.cpu_cluster.l2.cpu_side        27904                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus.dcache.mem_side::system.cpu_cluster.l2.cpu_side        51520                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size::total        79424                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pwrStateResidencyTicks::UNDEFINED    674421750                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.toL2Bus.reqLayer0.occupancy       444676                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer0.occupancy       218747                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer1.occupancy       280498                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu_cluster.toL2Bus.snoop_fanout::samples          997                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::mean     0.026078                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::stdev     0.159448                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::0          971     97.39%     97.39% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::1           26      2.61%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::2            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::3            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::4            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::total          997                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_filter.hit_multi_requests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_single_requests          491                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.tot_requests         1481                       # Total number of requests made to the snoop filter.
system.cpu_cluster.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu_cluster.toL2Bus.snoops                   0                       # Total snoops (count)
system.cpu_cluster.toL2Bus.trans_dist::ReadResp          664                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::WritebackDirty          245                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::CleanEvict          239                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadExReq          332                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadExResp          332                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadSharedReq          665                       # Transaction distribution
system.cpu_cluster.voltage_domain.voltage     1.200000                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                   1532452.27                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               64829.58                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.cpu_cluster.cpus.inst::samples       197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu_cluster.cpus.data::samples       211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu_cluster.cpus.dcache.prefetcher::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    46079.58                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       41.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    41.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.44                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.33                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.33                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_inst_read::.cpu_cluster.cpus.inst     18694534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        18694534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu_cluster.cpus.inst     18694534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu_cluster.cpus.data     20023079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu_cluster.cpus.dcache.prefetcher      3036675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             41754288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu_cluster.cpus.inst     18694534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu_cluster.cpus.data     20023079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu_cluster.cpus.dcache.prefetcher      3036675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            41754288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples           97                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   265.896907                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   182.242185                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   276.564093                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127           18     18.56%     18.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255           50     51.55%     70.10% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           12     12.37%     82.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511            3      3.09%     85.57% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            2      2.06%     87.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            1      1.03%     88.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            7      7.22%     95.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            4      4.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total           97                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 28160                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  28160                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_inst_read::.cpu_cluster.cpus.inst        12608                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        12608                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu_cluster.cpus.inst        12608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu_cluster.cpus.data        13504                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu_cluster.cpus.dcache.prefetcher         2048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             28160                       # Number of bytes read from this memory
system.mem_ctrls0.masterReadAccesses::.cpu_cluster.cpus.inst          197                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.cpu_cluster.cpus.data          211                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.cpu_cluster.cpus.dcache.prefetcher           32                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.cpu_cluster.cpus.inst     33810.91                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.cpu_cluster.cpus.data     63430.09                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.cpu_cluster.cpus.dcache.prefetcher    265016.06                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.cpu_cluster.cpus.inst        12608                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.cpu_cluster.cpus.data        13504                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.cpu_cluster.cpus.dcache.prefetcher         2048                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.cpu_cluster.cpus.inst 18694533.502218753099                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.cpu_cluster.cpus.data 20023079.030295211822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.cpu_cluster.cpus.dcache.prefetcher 3036675.492746193428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.cpu_cluster.cpus.inst      6660750                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.cpu_cluster.cpus.data     13383750                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.cpu_cluster.cpus.dcache.prefetcher      8480514                       # Per-master read total memory access latency
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState                941                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.cpu_cluster.cpus.inst          197                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.cpu_cluster.cpus.data          211                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.cpu_cluster.cpus.dcache.prefetcher           32                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                440                       # Number of read requests responded to by this memory
system.mem_ctrls0.pageHitRate                   76.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               23                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               39                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               63                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               35                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                3                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               22                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8              105                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               63                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              33                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              13                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               5                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000001102250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    674421750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdQLenPdf::0                    409                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     30                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                      440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  440                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                        440                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                76.14                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     335                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   2200000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    674279000                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               28525014                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    20275014                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy             3449070                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                  342720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy       12989160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           261.652327                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE       383000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    630066500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN      7798250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT      6387000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN     28487000                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy              195360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  159390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy        2994720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                1492260                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy       151768140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             176464020                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           666316750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy             9292710                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                  406980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      113608980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           438.756957                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      6827000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     14820000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    221704000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    175101500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT      6818500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    249150750                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             3108480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                  208725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       67239360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                1649340                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        65358180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             295907235                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           643664250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                   1538979.45                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               52535.96                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.cpu_cluster.cpus.inst::samples       196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu_cluster.cpus.data::samples       211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu_cluster.cpus.dcache.prefetcher::samples        31.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    33785.96                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       41.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    41.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.23                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.32                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_inst_read::.cpu_cluster.cpus.inst     18599637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        18599637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu_cluster.cpus.inst     18599637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu_cluster.cpus.data     20023079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu_cluster.cpus.dcache.prefetcher      2941779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             41564496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu_cluster.cpus.inst     18599637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu_cluster.cpus.data     20023079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu_cluster.cpus.dcache.prefetcher      2941779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            41564496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples           94                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   277.106383                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   188.728861                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   278.951897                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127           22     23.40%     23.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255           31     32.98%     56.38% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           24     25.53%     81.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511            4      4.26%     86.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            1      1.06%     87.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            1      1.06%     88.30% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            7      7.45%     95.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            4      4.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total           94                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 28032                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  28032                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_inst_read::.cpu_cluster.cpus.inst        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu_cluster.cpus.inst        12544                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu_cluster.cpus.data        13504                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu_cluster.cpus.dcache.prefetcher         1984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             28032                       # Number of bytes read from this memory
system.mem_ctrls1.masterReadAccesses::.cpu_cluster.cpus.inst          196                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.cpu_cluster.cpus.data          211                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.cpu_cluster.cpus.dcache.prefetcher           31                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.cpu_cluster.cpus.inst     32293.37                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.cpu_cluster.cpus.data     67573.46                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.cpu_cluster.cpus.dcache.prefetcher     78169.35                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.cpu_cluster.cpus.inst        12544                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.cpu_cluster.cpus.data        13504                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.cpu_cluster.cpus.dcache.prefetcher         1984                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.cpu_cluster.cpus.inst 18599637.393070437014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.cpu_cluster.cpus.data 20023079.030295211822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.cpu_cluster.cpus.dcache.prefetcher 2941779.383597875014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.cpu_cluster.cpus.inst      6329500                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.cpu_cluster.cpus.data     14258000                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.cpu_cluster.cpus.dcache.prefetcher      2423250                       # Per-master read total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState                922                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.cpu_cluster.cpus.inst          196                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.cpu_cluster.cpus.data          211                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.cpu_cluster.cpus.dcache.prefetcher           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                438                       # Number of read requests responded to by this memory
system.mem_ctrls1.pageHitRate                   77.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               23                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               29                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               39                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               55                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               34                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               20                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8              106                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               62                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              33                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              16                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               7                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    674421750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdQLenPdf::0                    410                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     28                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                      438                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  438                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                        438                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                77.40                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     339                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   2190000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    674073000                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               23010750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    14798250                       # Total ticks spent queuing
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy             3190860                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                  314160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy       12650580                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           261.276360                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE       304000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    630673000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN      8580250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT      5836500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN     27728000                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy              164640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  151800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy        3294720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                1456560                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy       151913940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             176210460                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           666661250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy             7912170                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                  392700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy       90560460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           394.505159                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      4668000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     11440000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    323692000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    129106749                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT      6915250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    198599751                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             2177280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                  204930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       49577760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                1670760                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        86522640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             266062860                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           648850250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::system.mem_ctrls0.port          880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::system.mem_ctrls1.port          876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::total         1756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::system.mem_ctrls0.port        28160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::system.mem_ctrls1.port        28032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::total        56192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   56192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED    674421750                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              569784                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              563032                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4645988                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               878                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     878    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 878                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           878                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp                548                       # Transaction distribution
system.membus.trans_dist::ReadExReq               330                       # Transaction distribution
system.membus.trans_dist::ReadExResp              330                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           548                       # Transaction distribution
system.voltage_domain.voltage                3.300000                       # Voltage in Volts

---------- End Simulation Statistics   ----------
