Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Sun Dec  1 15:13:28 2019
| Host         : eecs-digital-207 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file labkit_timing_summary_routed.rpt -pb labkit_timing_summary_routed.pb -rpx labkit_timing_summary_routed.rpx -warn_on_violation
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.057        0.000                      0                10536        0.029        0.000                      0                10536        3.000        0.000                       0                  4074  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.057        0.000                      0                10536        0.029        0.000                      0                10536        7.192        0.000                       0                  4070  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y12_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.475ns  (logic 7.257ns (50.135%)  route 7.218ns (49.865%))
  Logic Levels:           26  (CARRY4=18 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 13.875 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        1.811    -0.729    pg/clk_out1
    SLICE_X42Y47         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  pg/bpm_reg[10]/Q
                         net (fo=60, routed)          0.841     0.630    pg/bpm_reg_n_0_[10]
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.124     0.754 r  pg/pixel_step_i_226/O
                         net (fo=2, routed)           0.512     1.266    pg/pixel_step_i_226_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.786 r  pg/pixel_step_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000     1.786    pg/pixel_step_reg_i_193_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  pg/pixel_step_reg_i_189/CO[3]
                         net (fo=1, routed)           0.000     1.903    pg/pixel_step_reg_i_189_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.001     2.021    pg/pixel_step_reg_i_164_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.344 r  pg/pixel_step_reg_i_150/O[1]
                         net (fo=4, routed)           0.460     2.804    pg/pixel_step_reg_i_150_n_6
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.306     3.110 r  pg/pixel_step_i_125/O
                         net (fo=2, routed)           0.730     3.840    pg/pixel_step_i_125_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.964 r  pg/pixel_step_i_129/O
                         net (fo=1, routed)           0.000     3.964    pg/pixel_step_i_129_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.365 r  pg/pixel_step_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.365    pg/pixel_step_reg_i_81_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  pg/pixel_step_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.479    pg/pixel_step_reg_i_77_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.813 r  pg/pixel_step_reg_i_51/O[1]
                         net (fo=6, routed)           0.680     5.492    pg_n_140
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.303     5.795 r  pixel_step_i_243/O
                         net (fo=1, routed)           0.000     5.795    pixel_step_i_243_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.193 r  pixel_step_reg_i_210/CO[3]
                         net (fo=1, routed)           0.001     6.194    pixel_step_reg_i_210_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.528 r  pixel_step_reg_i_176/O[1]
                         net (fo=3, routed)           0.665     7.193    pg/pixel_step_reg_i_174_0[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.303     7.496 r  pg/pixel_step_i_208/O
                         net (fo=1, routed)           0.000     7.496    pg/pixel_step_i_208_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.046 r  pg/pixel_step_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000     8.046    pg/pixel_step_reg_i_174_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.160 r  pg/pixel_step_reg_i_137/CO[3]
                         net (fo=1, routed)           0.000     8.160    pg/pixel_step_reg_i_137_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.274 r  pg/pixel_step_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.274    pg/pixel_step_reg_i_103_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.388 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.388    pg/pixel_step_reg_i_57_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.659 r  pg/pixel_step_reg_i_24/CO[0]
                         net (fo=36, routed)          0.414     9.073    pg/notegen/pixel_step_i_8_0[0]
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.373     9.446 r  pg/notegen/pixel_step_i_27/O
                         net (fo=11, routed)          0.666    10.111    pg/notegen/pixel_step_i_27_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.235 r  pg/notegen/pixel_step_i_40/O
                         net (fo=1, routed)           0.630    10.866    pg/notegen/pixel_step_i_40_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.392 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.506 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.506    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.620    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.798 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.974    12.772    pg/notegen/CO[0]
    SLICE_X51Y55         LUT6 (Prop_lut6_I4_O)        0.329    13.101 r  pg/notegen/y12[9]_i_1/O
                         net (fo=10, routed)          0.645    13.746    pg/notegen/y12[9]_i_1_n_0
    SLICE_X51Y55         FDSE                                         r  pg/notegen/y12_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        1.511    13.875    pg/notegen/clk_out1
    SLICE_X51Y55         FDSE                                         r  pg/notegen/y12_reg[2]/C
                         clock pessimism              0.487    14.363    
                         clock uncertainty           -0.130    14.233    
    SLICE_X51Y55         FDSE (Setup_fdse_C_S)       -0.429    13.804    pg/notegen/y12_reg[2]
  -------------------------------------------------------------------
                         required time                         13.804    
                         arrival time                         -13.746    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y12_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.475ns  (logic 7.257ns (50.135%)  route 7.218ns (49.865%))
  Logic Levels:           26  (CARRY4=18 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 13.875 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        1.811    -0.729    pg/clk_out1
    SLICE_X42Y47         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  pg/bpm_reg[10]/Q
                         net (fo=60, routed)          0.841     0.630    pg/bpm_reg_n_0_[10]
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.124     0.754 r  pg/pixel_step_i_226/O
                         net (fo=2, routed)           0.512     1.266    pg/pixel_step_i_226_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.786 r  pg/pixel_step_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000     1.786    pg/pixel_step_reg_i_193_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  pg/pixel_step_reg_i_189/CO[3]
                         net (fo=1, routed)           0.000     1.903    pg/pixel_step_reg_i_189_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.001     2.021    pg/pixel_step_reg_i_164_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.344 r  pg/pixel_step_reg_i_150/O[1]
                         net (fo=4, routed)           0.460     2.804    pg/pixel_step_reg_i_150_n_6
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.306     3.110 r  pg/pixel_step_i_125/O
                         net (fo=2, routed)           0.730     3.840    pg/pixel_step_i_125_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.964 r  pg/pixel_step_i_129/O
                         net (fo=1, routed)           0.000     3.964    pg/pixel_step_i_129_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.365 r  pg/pixel_step_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.365    pg/pixel_step_reg_i_81_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  pg/pixel_step_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.479    pg/pixel_step_reg_i_77_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.813 r  pg/pixel_step_reg_i_51/O[1]
                         net (fo=6, routed)           0.680     5.492    pg_n_140
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.303     5.795 r  pixel_step_i_243/O
                         net (fo=1, routed)           0.000     5.795    pixel_step_i_243_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.193 r  pixel_step_reg_i_210/CO[3]
                         net (fo=1, routed)           0.001     6.194    pixel_step_reg_i_210_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.528 r  pixel_step_reg_i_176/O[1]
                         net (fo=3, routed)           0.665     7.193    pg/pixel_step_reg_i_174_0[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.303     7.496 r  pg/pixel_step_i_208/O
                         net (fo=1, routed)           0.000     7.496    pg/pixel_step_i_208_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.046 r  pg/pixel_step_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000     8.046    pg/pixel_step_reg_i_174_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.160 r  pg/pixel_step_reg_i_137/CO[3]
                         net (fo=1, routed)           0.000     8.160    pg/pixel_step_reg_i_137_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.274 r  pg/pixel_step_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.274    pg/pixel_step_reg_i_103_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.388 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.388    pg/pixel_step_reg_i_57_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.659 r  pg/pixel_step_reg_i_24/CO[0]
                         net (fo=36, routed)          0.414     9.073    pg/notegen/pixel_step_i_8_0[0]
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.373     9.446 r  pg/notegen/pixel_step_i_27/O
                         net (fo=11, routed)          0.666    10.111    pg/notegen/pixel_step_i_27_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.235 r  pg/notegen/pixel_step_i_40/O
                         net (fo=1, routed)           0.630    10.866    pg/notegen/pixel_step_i_40_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.392 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.506 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.506    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.620    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.798 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.974    12.772    pg/notegen/CO[0]
    SLICE_X51Y55         LUT6 (Prop_lut6_I4_O)        0.329    13.101 r  pg/notegen/y12[9]_i_1/O
                         net (fo=10, routed)          0.645    13.746    pg/notegen/y12[9]_i_1_n_0
    SLICE_X51Y55         FDSE                                         r  pg/notegen/y12_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        1.511    13.875    pg/notegen/clk_out1
    SLICE_X51Y55         FDSE                                         r  pg/notegen/y12_reg[3]/C
                         clock pessimism              0.487    14.363    
                         clock uncertainty           -0.130    14.233    
    SLICE_X51Y55         FDSE (Setup_fdse_C_S)       -0.429    13.804    pg/notegen/y12_reg[3]
  -------------------------------------------------------------------
                         required time                         13.804    
                         arrival time                         -13.746    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y12_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.475ns  (logic 7.257ns (50.135%)  route 7.218ns (49.865%))
  Logic Levels:           26  (CARRY4=18 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 13.875 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        1.811    -0.729    pg/clk_out1
    SLICE_X42Y47         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  pg/bpm_reg[10]/Q
                         net (fo=60, routed)          0.841     0.630    pg/bpm_reg_n_0_[10]
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.124     0.754 r  pg/pixel_step_i_226/O
                         net (fo=2, routed)           0.512     1.266    pg/pixel_step_i_226_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.786 r  pg/pixel_step_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000     1.786    pg/pixel_step_reg_i_193_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  pg/pixel_step_reg_i_189/CO[3]
                         net (fo=1, routed)           0.000     1.903    pg/pixel_step_reg_i_189_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.001     2.021    pg/pixel_step_reg_i_164_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.344 r  pg/pixel_step_reg_i_150/O[1]
                         net (fo=4, routed)           0.460     2.804    pg/pixel_step_reg_i_150_n_6
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.306     3.110 r  pg/pixel_step_i_125/O
                         net (fo=2, routed)           0.730     3.840    pg/pixel_step_i_125_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.964 r  pg/pixel_step_i_129/O
                         net (fo=1, routed)           0.000     3.964    pg/pixel_step_i_129_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.365 r  pg/pixel_step_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.365    pg/pixel_step_reg_i_81_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  pg/pixel_step_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.479    pg/pixel_step_reg_i_77_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.813 r  pg/pixel_step_reg_i_51/O[1]
                         net (fo=6, routed)           0.680     5.492    pg_n_140
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.303     5.795 r  pixel_step_i_243/O
                         net (fo=1, routed)           0.000     5.795    pixel_step_i_243_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.193 r  pixel_step_reg_i_210/CO[3]
                         net (fo=1, routed)           0.001     6.194    pixel_step_reg_i_210_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.528 r  pixel_step_reg_i_176/O[1]
                         net (fo=3, routed)           0.665     7.193    pg/pixel_step_reg_i_174_0[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.303     7.496 r  pg/pixel_step_i_208/O
                         net (fo=1, routed)           0.000     7.496    pg/pixel_step_i_208_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.046 r  pg/pixel_step_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000     8.046    pg/pixel_step_reg_i_174_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.160 r  pg/pixel_step_reg_i_137/CO[3]
                         net (fo=1, routed)           0.000     8.160    pg/pixel_step_reg_i_137_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.274 r  pg/pixel_step_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.274    pg/pixel_step_reg_i_103_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.388 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.388    pg/pixel_step_reg_i_57_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.659 r  pg/pixel_step_reg_i_24/CO[0]
                         net (fo=36, routed)          0.414     9.073    pg/notegen/pixel_step_i_8_0[0]
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.373     9.446 r  pg/notegen/pixel_step_i_27/O
                         net (fo=11, routed)          0.666    10.111    pg/notegen/pixel_step_i_27_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.235 r  pg/notegen/pixel_step_i_40/O
                         net (fo=1, routed)           0.630    10.866    pg/notegen/pixel_step_i_40_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.392 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.506 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.506    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.620    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.798 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.974    12.772    pg/notegen/CO[0]
    SLICE_X51Y55         LUT6 (Prop_lut6_I4_O)        0.329    13.101 r  pg/notegen/y12[9]_i_1/O
                         net (fo=10, routed)          0.645    13.746    pg/notegen/y12[9]_i_1_n_0
    SLICE_X51Y55         FDSE                                         r  pg/notegen/y12_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        1.511    13.875    pg/notegen/clk_out1
    SLICE_X51Y55         FDSE                                         r  pg/notegen/y12_reg[9]/C
                         clock pessimism              0.487    14.363    
                         clock uncertainty           -0.130    14.233    
    SLICE_X51Y55         FDSE (Setup_fdse_C_S)       -0.429    13.804    pg/notegen/y12_reg[9]
  -------------------------------------------------------------------
                         required time                         13.804    
                         arrival time                         -13.746    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y5_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.335ns  (logic 7.257ns (50.626%)  route 7.078ns (49.374%))
  Logic Levels:           26  (CARRY4=18 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 13.879 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        1.811    -0.729    pg/clk_out1
    SLICE_X42Y47         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  pg/bpm_reg[10]/Q
                         net (fo=60, routed)          0.841     0.630    pg/bpm_reg_n_0_[10]
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.124     0.754 r  pg/pixel_step_i_226/O
                         net (fo=2, routed)           0.512     1.266    pg/pixel_step_i_226_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.786 r  pg/pixel_step_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000     1.786    pg/pixel_step_reg_i_193_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  pg/pixel_step_reg_i_189/CO[3]
                         net (fo=1, routed)           0.000     1.903    pg/pixel_step_reg_i_189_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.001     2.021    pg/pixel_step_reg_i_164_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.344 r  pg/pixel_step_reg_i_150/O[1]
                         net (fo=4, routed)           0.460     2.804    pg/pixel_step_reg_i_150_n_6
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.306     3.110 r  pg/pixel_step_i_125/O
                         net (fo=2, routed)           0.730     3.840    pg/pixel_step_i_125_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.964 r  pg/pixel_step_i_129/O
                         net (fo=1, routed)           0.000     3.964    pg/pixel_step_i_129_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.365 r  pg/pixel_step_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.365    pg/pixel_step_reg_i_81_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  pg/pixel_step_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.479    pg/pixel_step_reg_i_77_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.813 r  pg/pixel_step_reg_i_51/O[1]
                         net (fo=6, routed)           0.680     5.492    pg_n_140
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.303     5.795 r  pixel_step_i_243/O
                         net (fo=1, routed)           0.000     5.795    pixel_step_i_243_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.193 r  pixel_step_reg_i_210/CO[3]
                         net (fo=1, routed)           0.001     6.194    pixel_step_reg_i_210_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.528 r  pixel_step_reg_i_176/O[1]
                         net (fo=3, routed)           0.665     7.193    pg/pixel_step_reg_i_174_0[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.303     7.496 r  pg/pixel_step_i_208/O
                         net (fo=1, routed)           0.000     7.496    pg/pixel_step_i_208_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.046 r  pg/pixel_step_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000     8.046    pg/pixel_step_reg_i_174_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.160 r  pg/pixel_step_reg_i_137/CO[3]
                         net (fo=1, routed)           0.000     8.160    pg/pixel_step_reg_i_137_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.274 r  pg/pixel_step_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.274    pg/pixel_step_reg_i_103_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.388 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.388    pg/pixel_step_reg_i_57_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.659 r  pg/pixel_step_reg_i_24/CO[0]
                         net (fo=36, routed)          0.414     9.073    pg/notegen/pixel_step_i_8_0[0]
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.373     9.446 r  pg/notegen/pixel_step_i_27/O
                         net (fo=11, routed)          0.666    10.111    pg/notegen/pixel_step_i_27_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.235 r  pg/notegen/pixel_step_i_40/O
                         net (fo=1, routed)           0.630    10.866    pg/notegen/pixel_step_i_40_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.392 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.506 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.506    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.620    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.798 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.659    12.456    pg/notegen/CO[0]
    SLICE_X41Y59         LUT6 (Prop_lut6_I4_O)        0.329    12.785 r  pg/notegen/y5[9]_i_1/O
                         net (fo=10, routed)          0.820    13.606    pg/notegen/y5[9]_i_1_n_0
    SLICE_X42Y56         FDRE                                         r  pg/notegen/y5_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        1.515    13.879    pg/notegen/clk_out1
    SLICE_X42Y56         FDRE                                         r  pg/notegen/y5_reg[4]/C
                         clock pessimism              0.487    14.367    
                         clock uncertainty           -0.130    14.237    
    SLICE_X42Y56         FDRE (Setup_fdre_C_R)       -0.524    13.713    pg/notegen/y5_reg[4]
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                         -13.606    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y5_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.335ns  (logic 7.257ns (50.626%)  route 7.078ns (49.374%))
  Logic Levels:           26  (CARRY4=18 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 13.879 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        1.811    -0.729    pg/clk_out1
    SLICE_X42Y47         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  pg/bpm_reg[10]/Q
                         net (fo=60, routed)          0.841     0.630    pg/bpm_reg_n_0_[10]
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.124     0.754 r  pg/pixel_step_i_226/O
                         net (fo=2, routed)           0.512     1.266    pg/pixel_step_i_226_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.786 r  pg/pixel_step_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000     1.786    pg/pixel_step_reg_i_193_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  pg/pixel_step_reg_i_189/CO[3]
                         net (fo=1, routed)           0.000     1.903    pg/pixel_step_reg_i_189_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.001     2.021    pg/pixel_step_reg_i_164_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.344 r  pg/pixel_step_reg_i_150/O[1]
                         net (fo=4, routed)           0.460     2.804    pg/pixel_step_reg_i_150_n_6
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.306     3.110 r  pg/pixel_step_i_125/O
                         net (fo=2, routed)           0.730     3.840    pg/pixel_step_i_125_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.964 r  pg/pixel_step_i_129/O
                         net (fo=1, routed)           0.000     3.964    pg/pixel_step_i_129_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.365 r  pg/pixel_step_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.365    pg/pixel_step_reg_i_81_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  pg/pixel_step_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.479    pg/pixel_step_reg_i_77_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.813 r  pg/pixel_step_reg_i_51/O[1]
                         net (fo=6, routed)           0.680     5.492    pg_n_140
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.303     5.795 r  pixel_step_i_243/O
                         net (fo=1, routed)           0.000     5.795    pixel_step_i_243_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.193 r  pixel_step_reg_i_210/CO[3]
                         net (fo=1, routed)           0.001     6.194    pixel_step_reg_i_210_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.528 r  pixel_step_reg_i_176/O[1]
                         net (fo=3, routed)           0.665     7.193    pg/pixel_step_reg_i_174_0[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.303     7.496 r  pg/pixel_step_i_208/O
                         net (fo=1, routed)           0.000     7.496    pg/pixel_step_i_208_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.046 r  pg/pixel_step_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000     8.046    pg/pixel_step_reg_i_174_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.160 r  pg/pixel_step_reg_i_137/CO[3]
                         net (fo=1, routed)           0.000     8.160    pg/pixel_step_reg_i_137_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.274 r  pg/pixel_step_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.274    pg/pixel_step_reg_i_103_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.388 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.388    pg/pixel_step_reg_i_57_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.659 r  pg/pixel_step_reg_i_24/CO[0]
                         net (fo=36, routed)          0.414     9.073    pg/notegen/pixel_step_i_8_0[0]
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.373     9.446 r  pg/notegen/pixel_step_i_27/O
                         net (fo=11, routed)          0.666    10.111    pg/notegen/pixel_step_i_27_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.235 r  pg/notegen/pixel_step_i_40/O
                         net (fo=1, routed)           0.630    10.866    pg/notegen/pixel_step_i_40_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.392 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.506 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.506    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.620    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.798 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.659    12.456    pg/notegen/CO[0]
    SLICE_X41Y59         LUT6 (Prop_lut6_I4_O)        0.329    12.785 r  pg/notegen/y5[9]_i_1/O
                         net (fo=10, routed)          0.820    13.606    pg/notegen/y5[9]_i_1_n_0
    SLICE_X42Y56         FDSE                                         r  pg/notegen/y5_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        1.515    13.879    pg/notegen/clk_out1
    SLICE_X42Y56         FDSE                                         r  pg/notegen/y5_reg[8]/C
                         clock pessimism              0.487    14.367    
                         clock uncertainty           -0.130    14.237    
    SLICE_X42Y56         FDSE (Setup_fdse_C_S)       -0.524    13.713    pg/notegen/y5_reg[8]
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                         -13.606    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y5_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.335ns  (logic 7.257ns (50.626%)  route 7.078ns (49.374%))
  Logic Levels:           26  (CARRY4=18 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 13.879 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        1.811    -0.729    pg/clk_out1
    SLICE_X42Y47         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  pg/bpm_reg[10]/Q
                         net (fo=60, routed)          0.841     0.630    pg/bpm_reg_n_0_[10]
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.124     0.754 r  pg/pixel_step_i_226/O
                         net (fo=2, routed)           0.512     1.266    pg/pixel_step_i_226_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.786 r  pg/pixel_step_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000     1.786    pg/pixel_step_reg_i_193_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  pg/pixel_step_reg_i_189/CO[3]
                         net (fo=1, routed)           0.000     1.903    pg/pixel_step_reg_i_189_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.001     2.021    pg/pixel_step_reg_i_164_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.344 r  pg/pixel_step_reg_i_150/O[1]
                         net (fo=4, routed)           0.460     2.804    pg/pixel_step_reg_i_150_n_6
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.306     3.110 r  pg/pixel_step_i_125/O
                         net (fo=2, routed)           0.730     3.840    pg/pixel_step_i_125_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.964 r  pg/pixel_step_i_129/O
                         net (fo=1, routed)           0.000     3.964    pg/pixel_step_i_129_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.365 r  pg/pixel_step_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.365    pg/pixel_step_reg_i_81_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  pg/pixel_step_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.479    pg/pixel_step_reg_i_77_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.813 r  pg/pixel_step_reg_i_51/O[1]
                         net (fo=6, routed)           0.680     5.492    pg_n_140
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.303     5.795 r  pixel_step_i_243/O
                         net (fo=1, routed)           0.000     5.795    pixel_step_i_243_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.193 r  pixel_step_reg_i_210/CO[3]
                         net (fo=1, routed)           0.001     6.194    pixel_step_reg_i_210_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.528 r  pixel_step_reg_i_176/O[1]
                         net (fo=3, routed)           0.665     7.193    pg/pixel_step_reg_i_174_0[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.303     7.496 r  pg/pixel_step_i_208/O
                         net (fo=1, routed)           0.000     7.496    pg/pixel_step_i_208_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.046 r  pg/pixel_step_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000     8.046    pg/pixel_step_reg_i_174_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.160 r  pg/pixel_step_reg_i_137/CO[3]
                         net (fo=1, routed)           0.000     8.160    pg/pixel_step_reg_i_137_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.274 r  pg/pixel_step_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.274    pg/pixel_step_reg_i_103_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.388 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.388    pg/pixel_step_reg_i_57_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.659 r  pg/pixel_step_reg_i_24/CO[0]
                         net (fo=36, routed)          0.414     9.073    pg/notegen/pixel_step_i_8_0[0]
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.373     9.446 r  pg/notegen/pixel_step_i_27/O
                         net (fo=11, routed)          0.666    10.111    pg/notegen/pixel_step_i_27_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.235 r  pg/notegen/pixel_step_i_40/O
                         net (fo=1, routed)           0.630    10.866    pg/notegen/pixel_step_i_40_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.392 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.506 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.506    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.620    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.798 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.659    12.456    pg/notegen/CO[0]
    SLICE_X41Y59         LUT6 (Prop_lut6_I4_O)        0.329    12.785 r  pg/notegen/y5[9]_i_1/O
                         net (fo=10, routed)          0.820    13.606    pg/notegen/y5[9]_i_1_n_0
    SLICE_X42Y56         FDSE                                         r  pg/notegen/y5_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        1.515    13.879    pg/notegen/clk_out1
    SLICE_X42Y56         FDSE                                         r  pg/notegen/y5_reg[9]/C
                         clock pessimism              0.487    14.367    
                         clock uncertainty           -0.130    14.237    
    SLICE_X42Y56         FDSE (Setup_fdse_C_S)       -0.524    13.713    pg/notegen/y5_reg[9]
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                         -13.606    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y4_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.398ns  (logic 7.257ns (50.401%)  route 7.141ns (49.599%))
  Logic Levels:           26  (CARRY4=18 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 13.881 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        1.811    -0.729    pg/clk_out1
    SLICE_X42Y47         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  pg/bpm_reg[10]/Q
                         net (fo=60, routed)          0.841     0.630    pg/bpm_reg_n_0_[10]
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.124     0.754 r  pg/pixel_step_i_226/O
                         net (fo=2, routed)           0.512     1.266    pg/pixel_step_i_226_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.786 r  pg/pixel_step_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000     1.786    pg/pixel_step_reg_i_193_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  pg/pixel_step_reg_i_189/CO[3]
                         net (fo=1, routed)           0.000     1.903    pg/pixel_step_reg_i_189_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.001     2.021    pg/pixel_step_reg_i_164_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.344 r  pg/pixel_step_reg_i_150/O[1]
                         net (fo=4, routed)           0.460     2.804    pg/pixel_step_reg_i_150_n_6
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.306     3.110 r  pg/pixel_step_i_125/O
                         net (fo=2, routed)           0.730     3.840    pg/pixel_step_i_125_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.964 r  pg/pixel_step_i_129/O
                         net (fo=1, routed)           0.000     3.964    pg/pixel_step_i_129_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.365 r  pg/pixel_step_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.365    pg/pixel_step_reg_i_81_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  pg/pixel_step_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.479    pg/pixel_step_reg_i_77_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.813 r  pg/pixel_step_reg_i_51/O[1]
                         net (fo=6, routed)           0.680     5.492    pg_n_140
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.303     5.795 r  pixel_step_i_243/O
                         net (fo=1, routed)           0.000     5.795    pixel_step_i_243_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.193 r  pixel_step_reg_i_210/CO[3]
                         net (fo=1, routed)           0.001     6.194    pixel_step_reg_i_210_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.528 r  pixel_step_reg_i_176/O[1]
                         net (fo=3, routed)           0.665     7.193    pg/pixel_step_reg_i_174_0[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.303     7.496 r  pg/pixel_step_i_208/O
                         net (fo=1, routed)           0.000     7.496    pg/pixel_step_i_208_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.046 r  pg/pixel_step_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000     8.046    pg/pixel_step_reg_i_174_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.160 r  pg/pixel_step_reg_i_137/CO[3]
                         net (fo=1, routed)           0.000     8.160    pg/pixel_step_reg_i_137_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.274 r  pg/pixel_step_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.274    pg/pixel_step_reg_i_103_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.388 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.388    pg/pixel_step_reg_i_57_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.659 r  pg/pixel_step_reg_i_24/CO[0]
                         net (fo=36, routed)          0.414     9.073    pg/notegen/pixel_step_i_8_0[0]
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.373     9.446 r  pg/notegen/pixel_step_i_27/O
                         net (fo=11, routed)          0.666    10.111    pg/notegen/pixel_step_i_27_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.235 r  pg/notegen/pixel_step_i_40/O
                         net (fo=1, routed)           0.630    10.866    pg/notegen/pixel_step_i_40_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.392 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.506 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.506    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.620    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.798 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.828    12.626    pg/notegen/CO[0]
    SLICE_X37Y57         LUT6 (Prop_lut6_I4_O)        0.329    12.955 r  pg/notegen/y4[9]_i_1/O
                         net (fo=10, routed)          0.715    13.670    pg/notegen/y4[9]_i_1_n_0
    SLICE_X39Y57         FDRE                                         r  pg/notegen/y4_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        1.517    13.881    pg/notegen/clk_out1
    SLICE_X39Y57         FDRE                                         r  pg/notegen/y4_reg[6]/C
                         clock pessimism              0.487    14.369    
                         clock uncertainty           -0.130    14.239    
    SLICE_X39Y57         FDRE (Setup_fdre_C_R)       -0.429    13.810    pg/notegen/y4_reg[6]
  -------------------------------------------------------------------
                         required time                         13.810    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y4_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.398ns  (logic 7.257ns (50.401%)  route 7.141ns (49.599%))
  Logic Levels:           26  (CARRY4=18 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 13.881 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        1.811    -0.729    pg/clk_out1
    SLICE_X42Y47         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  pg/bpm_reg[10]/Q
                         net (fo=60, routed)          0.841     0.630    pg/bpm_reg_n_0_[10]
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.124     0.754 r  pg/pixel_step_i_226/O
                         net (fo=2, routed)           0.512     1.266    pg/pixel_step_i_226_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.786 r  pg/pixel_step_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000     1.786    pg/pixel_step_reg_i_193_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  pg/pixel_step_reg_i_189/CO[3]
                         net (fo=1, routed)           0.000     1.903    pg/pixel_step_reg_i_189_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.001     2.021    pg/pixel_step_reg_i_164_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.344 r  pg/pixel_step_reg_i_150/O[1]
                         net (fo=4, routed)           0.460     2.804    pg/pixel_step_reg_i_150_n_6
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.306     3.110 r  pg/pixel_step_i_125/O
                         net (fo=2, routed)           0.730     3.840    pg/pixel_step_i_125_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.964 r  pg/pixel_step_i_129/O
                         net (fo=1, routed)           0.000     3.964    pg/pixel_step_i_129_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.365 r  pg/pixel_step_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.365    pg/pixel_step_reg_i_81_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  pg/pixel_step_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.479    pg/pixel_step_reg_i_77_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.813 r  pg/pixel_step_reg_i_51/O[1]
                         net (fo=6, routed)           0.680     5.492    pg_n_140
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.303     5.795 r  pixel_step_i_243/O
                         net (fo=1, routed)           0.000     5.795    pixel_step_i_243_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.193 r  pixel_step_reg_i_210/CO[3]
                         net (fo=1, routed)           0.001     6.194    pixel_step_reg_i_210_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.528 r  pixel_step_reg_i_176/O[1]
                         net (fo=3, routed)           0.665     7.193    pg/pixel_step_reg_i_174_0[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.303     7.496 r  pg/pixel_step_i_208/O
                         net (fo=1, routed)           0.000     7.496    pg/pixel_step_i_208_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.046 r  pg/pixel_step_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000     8.046    pg/pixel_step_reg_i_174_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.160 r  pg/pixel_step_reg_i_137/CO[3]
                         net (fo=1, routed)           0.000     8.160    pg/pixel_step_reg_i_137_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.274 r  pg/pixel_step_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.274    pg/pixel_step_reg_i_103_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.388 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.388    pg/pixel_step_reg_i_57_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.659 r  pg/pixel_step_reg_i_24/CO[0]
                         net (fo=36, routed)          0.414     9.073    pg/notegen/pixel_step_i_8_0[0]
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.373     9.446 r  pg/notegen/pixel_step_i_27/O
                         net (fo=11, routed)          0.666    10.111    pg/notegen/pixel_step_i_27_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.235 r  pg/notegen/pixel_step_i_40/O
                         net (fo=1, routed)           0.630    10.866    pg/notegen/pixel_step_i_40_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.392 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.506 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.506    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.620    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.798 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.828    12.626    pg/notegen/CO[0]
    SLICE_X37Y57         LUT6 (Prop_lut6_I4_O)        0.329    12.955 r  pg/notegen/y4[9]_i_1/O
                         net (fo=10, routed)          0.715    13.670    pg/notegen/y4[9]_i_1_n_0
    SLICE_X39Y57         FDRE                                         r  pg/notegen/y4_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        1.517    13.881    pg/notegen/clk_out1
    SLICE_X39Y57         FDRE                                         r  pg/notegen/y4_reg[7]/C
                         clock pessimism              0.487    14.369    
                         clock uncertainty           -0.130    14.239    
    SLICE_X39Y57         FDRE (Setup_fdre_C_R)       -0.429    13.810    pg/notegen/y4_reg[7]
  -------------------------------------------------------------------
                         required time                         13.810    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y4_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.398ns  (logic 7.257ns (50.401%)  route 7.141ns (49.599%))
  Logic Levels:           26  (CARRY4=18 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 13.881 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        1.811    -0.729    pg/clk_out1
    SLICE_X42Y47         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  pg/bpm_reg[10]/Q
                         net (fo=60, routed)          0.841     0.630    pg/bpm_reg_n_0_[10]
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.124     0.754 r  pg/pixel_step_i_226/O
                         net (fo=2, routed)           0.512     1.266    pg/pixel_step_i_226_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.786 r  pg/pixel_step_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000     1.786    pg/pixel_step_reg_i_193_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  pg/pixel_step_reg_i_189/CO[3]
                         net (fo=1, routed)           0.000     1.903    pg/pixel_step_reg_i_189_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.001     2.021    pg/pixel_step_reg_i_164_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.344 r  pg/pixel_step_reg_i_150/O[1]
                         net (fo=4, routed)           0.460     2.804    pg/pixel_step_reg_i_150_n_6
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.306     3.110 r  pg/pixel_step_i_125/O
                         net (fo=2, routed)           0.730     3.840    pg/pixel_step_i_125_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.964 r  pg/pixel_step_i_129/O
                         net (fo=1, routed)           0.000     3.964    pg/pixel_step_i_129_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.365 r  pg/pixel_step_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.365    pg/pixel_step_reg_i_81_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  pg/pixel_step_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.479    pg/pixel_step_reg_i_77_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.813 r  pg/pixel_step_reg_i_51/O[1]
                         net (fo=6, routed)           0.680     5.492    pg_n_140
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.303     5.795 r  pixel_step_i_243/O
                         net (fo=1, routed)           0.000     5.795    pixel_step_i_243_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.193 r  pixel_step_reg_i_210/CO[3]
                         net (fo=1, routed)           0.001     6.194    pixel_step_reg_i_210_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.528 r  pixel_step_reg_i_176/O[1]
                         net (fo=3, routed)           0.665     7.193    pg/pixel_step_reg_i_174_0[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.303     7.496 r  pg/pixel_step_i_208/O
                         net (fo=1, routed)           0.000     7.496    pg/pixel_step_i_208_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.046 r  pg/pixel_step_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000     8.046    pg/pixel_step_reg_i_174_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.160 r  pg/pixel_step_reg_i_137/CO[3]
                         net (fo=1, routed)           0.000     8.160    pg/pixel_step_reg_i_137_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.274 r  pg/pixel_step_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.274    pg/pixel_step_reg_i_103_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.388 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.388    pg/pixel_step_reg_i_57_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.659 r  pg/pixel_step_reg_i_24/CO[0]
                         net (fo=36, routed)          0.414     9.073    pg/notegen/pixel_step_i_8_0[0]
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.373     9.446 r  pg/notegen/pixel_step_i_27/O
                         net (fo=11, routed)          0.666    10.111    pg/notegen/pixel_step_i_27_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.235 r  pg/notegen/pixel_step_i_40/O
                         net (fo=1, routed)           0.630    10.866    pg/notegen/pixel_step_i_40_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.392 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.506 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.506    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.620    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.798 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.828    12.626    pg/notegen/CO[0]
    SLICE_X37Y57         LUT6 (Prop_lut6_I4_O)        0.329    12.955 r  pg/notegen/y4[9]_i_1/O
                         net (fo=10, routed)          0.715    13.670    pg/notegen/y4[9]_i_1_n_0
    SLICE_X39Y57         FDSE                                         r  pg/notegen/y4_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        1.517    13.881    pg/notegen/clk_out1
    SLICE_X39Y57         FDSE                                         r  pg/notegen/y4_reg[9]/C
                         clock pessimism              0.487    14.369    
                         clock uncertainty           -0.130    14.239    
    SLICE_X39Y57         FDSE (Setup_fdse_C_S)       -0.429    13.810    pg/notegen/y4_reg[9]
  -------------------------------------------------------------------
                         required time                         13.810    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 pg/bpm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y8_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.281ns  (logic 7.257ns (50.817%)  route 7.024ns (49.183%))
  Logic Levels:           26  (CARRY4=18 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 13.874 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        1.811    -0.729    pg/clk_out1
    SLICE_X42Y47         FDRE                                         r  pg/bpm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  pg/bpm_reg[10]/Q
                         net (fo=60, routed)          0.841     0.630    pg/bpm_reg_n_0_[10]
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.124     0.754 r  pg/pixel_step_i_226/O
                         net (fo=2, routed)           0.512     1.266    pg/pixel_step_i_226_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.786 r  pg/pixel_step_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000     1.786    pg/pixel_step_reg_i_193_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.903 r  pg/pixel_step_reg_i_189/CO[3]
                         net (fo=1, routed)           0.000     1.903    pg/pixel_step_reg_i_189_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.020 r  pg/pixel_step_reg_i_164/CO[3]
                         net (fo=1, routed)           0.001     2.021    pg/pixel_step_reg_i_164_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.344 r  pg/pixel_step_reg_i_150/O[1]
                         net (fo=4, routed)           0.460     2.804    pg/pixel_step_reg_i_150_n_6
    SLICE_X43Y50         LUT6 (Prop_lut6_I2_O)        0.306     3.110 r  pg/pixel_step_i_125/O
                         net (fo=2, routed)           0.730     3.840    pg/pixel_step_i_125_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.964 r  pg/pixel_step_i_129/O
                         net (fo=1, routed)           0.000     3.964    pg/pixel_step_i_129_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.365 r  pg/pixel_step_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000     4.365    pg/pixel_step_reg_i_81_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  pg/pixel_step_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000     4.479    pg/pixel_step_reg_i_77_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.813 r  pg/pixel_step_reg_i_51/O[1]
                         net (fo=6, routed)           0.680     5.492    pg_n_140
    SLICE_X40Y49         LUT2 (Prop_lut2_I1_O)        0.303     5.795 r  pixel_step_i_243/O
                         net (fo=1, routed)           0.000     5.795    pixel_step_i_243_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.193 r  pixel_step_reg_i_210/CO[3]
                         net (fo=1, routed)           0.001     6.194    pixel_step_reg_i_210_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.528 r  pixel_step_reg_i_176/O[1]
                         net (fo=3, routed)           0.665     7.193    pg/pixel_step_reg_i_174_0[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.303     7.496 r  pg/pixel_step_i_208/O
                         net (fo=1, routed)           0.000     7.496    pg/pixel_step_i_208_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.046 r  pg/pixel_step_reg_i_174/CO[3]
                         net (fo=1, routed)           0.000     8.046    pg/pixel_step_reg_i_174_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.160 r  pg/pixel_step_reg_i_137/CO[3]
                         net (fo=1, routed)           0.000     8.160    pg/pixel_step_reg_i_137_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.274 r  pg/pixel_step_reg_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.274    pg/pixel_step_reg_i_103_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.388 r  pg/pixel_step_reg_i_57/CO[3]
                         net (fo=1, routed)           0.000     8.388    pg/pixel_step_reg_i_57_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.659 r  pg/pixel_step_reg_i_24/CO[0]
                         net (fo=36, routed)          0.414     9.073    pg/notegen/pixel_step_i_8_0[0]
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.373     9.446 r  pg/notegen/pixel_step_i_27/O
                         net (fo=11, routed)          0.666    10.111    pg/notegen/pixel_step_i_27_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.235 r  pg/notegen/pixel_step_i_40/O
                         net (fo=1, routed)           0.630    10.866    pg/notegen/pixel_step_i_40_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.392 r  pg/notegen/pixel_step_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.392    pg/notegen/pixel_step_reg_i_15_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.506 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.506    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.620    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.798 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.703    12.501    pg/notegen/CO[0]
    SLICE_X43Y57         LUT6 (Prop_lut6_I4_O)        0.329    12.830 r  pg/notegen/y8[9]_i_1/O
                         net (fo=10, routed)          0.722    13.552    pg/notegen/y8[9]_i_1_n_0
    SLICE_X50Y57         FDRE                                         r  pg/notegen/y8_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        1.510    13.874    pg/notegen/clk_out1
    SLICE_X50Y57         FDRE                                         r  pg/notegen/y8_reg[5]/C
                         clock pessimism              0.487    14.362    
                         clock uncertainty           -0.130    14.232    
    SLICE_X50Y57         FDRE (Setup_fdre_C_R)       -0.524    13.708    pg/notegen/y8_reg[5]
  -------------------------------------------------------------------
                         required time                         13.708    
                         arrival time                         -13.552    
  -------------------------------------------------------------------
                         slack                                  0.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet82/lut_1/amp_out_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/d7_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.252%)  route 0.228ns (61.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        0.556    -0.608    pg/audio1/myrec/tonet82/lut_1/clk_out1
    SLICE_X49Y77         FDRE                                         r  pg/audio1/myrec/tonet82/lut_1/amp_out_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  pg/audio1/myrec/tonet82/lut_1/amp_out_reg[7]_inv/Q
                         net (fo=1, routed)           0.228    -0.240    pg/audio1/myrec/t82[7]
    SLICE_X53Y79         FDRE                                         r  pg/audio1/myrec/d7_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        0.823    -0.850    pg/audio1/myrec/clk_out1
    SLICE_X53Y79         FDRE                                         r  pg/audio1/myrec/d7_reg[7]/C
                         clock pessimism              0.504    -0.346    
    SLICE_X53Y79         FDRE (Hold_fdre_C_D)         0.078    -0.268    pg/audio1/myrec/d7_reg[7]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet82/lut_1/amp_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/d7_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.252%)  route 0.228ns (61.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        0.556    -0.608    pg/audio1/myrec/tonet82/lut_1/clk_out1
    SLICE_X49Y77         FDRE                                         r  pg/audio1/myrec/tonet82/lut_1/amp_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  pg/audio1/myrec/tonet82/lut_1/amp_out_reg[6]/Q
                         net (fo=1, routed)           0.228    -0.240    pg/audio1/myrec/tonet82_n_1
    SLICE_X53Y79         FDRE                                         r  pg/audio1/myrec/d7_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        0.823    -0.850    pg/audio1/myrec/clk_out1
    SLICE_X53Y79         FDRE                                         r  pg/audio1/myrec/d7_reg[6]/C
                         clock pessimism              0.504    -0.346    
    SLICE_X53Y79         FDRE (Hold_fdre_C_D)         0.076    -0.270    pg/audio1/myrec/d7_reg[6]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet73/lut_1/amp_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/d5_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.099%)  route 0.229ns (61.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        0.554    -0.610    pg/audio1/myrec/tonet73/lut_1/clk_out1
    SLICE_X53Y78         FDRE                                         r  pg/audio1/myrec/tonet73/lut_1/amp_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  pg/audio1/myrec/tonet73/lut_1/amp_out_reg[5]/Q
                         net (fo=1, routed)           0.229    -0.240    pg/audio1/myrec/tonet73_n_2
    SLICE_X49Y80         FDRE                                         r  pg/audio1/myrec/d5_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        0.827    -0.846    pg/audio1/myrec/clk_out1
    SLICE_X49Y80         FDRE                                         r  pg/audio1/myrec/d5_reg[5]/C
                         clock pessimism              0.504    -0.342    
    SLICE_X49Y80         FDRE (Hold_fdre_C_D)         0.071    -0.271    pg/audio1/myrec/d5_reg[5]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet73/lut_1/amp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/d5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.306%)  route 0.209ns (59.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        0.554    -0.610    pg/audio1/myrec/tonet73/lut_1/clk_out1
    SLICE_X53Y78         FDRE                                         r  pg/audio1/myrec/tonet73/lut_1/amp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  pg/audio1/myrec/tonet73/lut_1/amp_out_reg[1]/Q
                         net (fo=1, routed)           0.209    -0.260    pg/audio1/myrec/tonet73_n_6
    SLICE_X49Y80         FDRE                                         r  pg/audio1/myrec/d5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        0.827    -0.846    pg/audio1/myrec/clk_out1
    SLICE_X49Y80         FDRE                                         r  pg/audio1/myrec/d5_reg[1]/C
                         clock pessimism              0.504    -0.342    
    SLICE_X49Y80         FDRE (Hold_fdre_C_D)         0.047    -0.295    pg/audio1/myrec/d5_reg[1]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet73/lut_1/amp_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/d5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.914%)  route 0.212ns (60.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        0.554    -0.610    pg/audio1/myrec/tonet73/lut_1/clk_out1
    SLICE_X53Y78         FDRE                                         r  pg/audio1/myrec/tonet73/lut_1/amp_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  pg/audio1/myrec/tonet73/lut_1/amp_out_reg[3]/Q
                         net (fo=1, routed)           0.212    -0.257    pg/audio1/myrec/tonet73_n_4
    SLICE_X49Y80         FDRE                                         r  pg/audio1/myrec/d5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        0.827    -0.846    pg/audio1/myrec/clk_out1
    SLICE_X49Y80         FDRE                                         r  pg/audio1/myrec/d5_reg[3]/C
                         clock pessimism              0.504    -0.342    
    SLICE_X49Y80         FDRE (Hold_fdre_C_D)         0.047    -0.295    pg/audio1/myrec/d5_reg[3]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet1567/phase_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tonet1567/lut_1/amp_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.833%)  route 0.238ns (56.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        0.563    -0.601    pg/audio1/myrec/tonet1567/clk_out1
    SLICE_X52Y91         FDRE                                         r  pg/audio1/myrec/tonet1567/phase_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  pg/audio1/myrec/tonet1567/phase_reg[27]/Q
                         net (fo=9, routed)           0.238    -0.222    pg/audio1/myrec/tonet1567/lut_1/phase_reg[1]
    SLICE_X51Y89         LUT6 (Prop_lut6_I1_O)        0.045    -0.177 r  pg/audio1/myrec/tonet1567/lut_1/g0_b6__57/O
                         net (fo=1, routed)           0.000    -0.177    pg/audio1/myrec/tonet1567/lut_1/g0_b6__57_n_0
    SLICE_X51Y89         FDRE                                         r  pg/audio1/myrec/tonet1567/lut_1/amp_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        0.833    -0.840    pg/audio1/myrec/tonet1567/lut_1/clk_out1
    SLICE_X51Y89         FDRE                                         r  pg/audio1/myrec/tonet1567/lut_1/amp_out_reg[6]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.092    -0.244    pg/audio1/myrec/tonet1567/lut_1/amp_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet1567/phase_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tonet1567/lut_1/amp_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.730%)  route 0.239ns (56.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        0.563    -0.601    pg/audio1/myrec/tonet1567/clk_out1
    SLICE_X52Y91         FDRE                                         r  pg/audio1/myrec/tonet1567/phase_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  pg/audio1/myrec/tonet1567/phase_reg[27]/Q
                         net (fo=9, routed)           0.239    -0.221    pg/audio1/myrec/tonet1567/lut_1/phase_reg[1]
    SLICE_X51Y89         LUT6 (Prop_lut6_I1_O)        0.045    -0.176 r  pg/audio1/myrec/tonet1567/lut_1/g0_b5__57/O
                         net (fo=1, routed)           0.000    -0.176    pg/audio1/myrec/tonet1567/lut_1/g0_b5__57_n_0
    SLICE_X51Y89         FDRE                                         r  pg/audio1/myrec/tonet1567/lut_1/amp_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        0.833    -0.840    pg/audio1/myrec/tonet1567/lut_1/clk_out1
    SLICE_X51Y89         FDRE                                         r  pg/audio1/myrec/tonet1567/lut_1/amp_out_reg[5]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.091    -0.245    pg/audio1/myrec/tonet1567/lut_1/amp_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet58/phase_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tonet58/lut_1/amp_out_reg[7]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.209ns (49.183%)  route 0.216ns (50.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        0.560    -0.604    pg/audio1/myrec/tonet58/clk_out1
    SLICE_X50Y83         FDRE                                         r  pg/audio1/myrec/tonet58/phase_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  pg/audio1/myrec/tonet58/phase_reg[27]/Q
                         net (fo=9, routed)           0.216    -0.224    pg/audio1/myrec/tonet58/lut_1/phase_reg[1]
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.045    -0.179 r  pg/audio1/myrec/tonet58/lut_1/g0_b7__0/O
                         net (fo=1, routed)           0.000    -0.179    pg/audio1/myrec/tonet58/lut_1/g0_b7__0_n_0
    SLICE_X52Y83         FDRE                                         r  pg/audio1/myrec/tonet58/lut_1/amp_out_reg[7]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        0.827    -0.846    pg/audio1/myrec/tonet58/lut_1/clk_out1
    SLICE_X52Y83         FDRE                                         r  pg/audio1/myrec/tonet58/lut_1/amp_out_reg[7]_inv/C
                         clock pessimism              0.504    -0.342    
    SLICE_X52Y83         FDRE (Hold_fdre_C_D)         0.092    -0.250    pg/audio1/myrec/tonet58/lut_1/amp_out_reg[7]_inv
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet58/phase_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tonet58/lut_1/amp_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.760%)  route 0.220ns (51.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        0.560    -0.604    pg/audio1/myrec/tonet58/clk_out1
    SLICE_X50Y83         FDRE                                         r  pg/audio1/myrec/tonet58/phase_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  pg/audio1/myrec/tonet58/phase_reg[27]/Q
                         net (fo=9, routed)           0.220    -0.221    pg/audio1/myrec/tonet58/lut_1/phase_reg[1]
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.045    -0.176 r  pg/audio1/myrec/tonet58/lut_1/g0_b4__0/O
                         net (fo=1, routed)           0.000    -0.176    pg/audio1/myrec/tonet58/lut_1/g0_b4__0_n_0
    SLICE_X52Y83         FDRE                                         r  pg/audio1/myrec/tonet58/lut_1/amp_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        0.827    -0.846    pg/audio1/myrec/tonet58/lut_1/clk_out1
    SLICE_X52Y83         FDRE                                         r  pg/audio1/myrec/tonet58/lut_1/amp_out_reg[4]/C
                         clock pessimism              0.504    -0.342    
    SLICE_X52Y83         FDRE (Hold_fdre_C_D)         0.092    -0.250    pg/audio1/myrec/tonet58/lut_1/amp_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tonet73/lut_1/amp_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/d5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.777%)  route 0.253ns (64.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        0.554    -0.610    pg/audio1/myrec/tonet73/lut_1/clk_out1
    SLICE_X53Y78         FDRE                                         r  pg/audio1/myrec/tonet73/lut_1/amp_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  pg/audio1/myrec/tonet73/lut_1/amp_out_reg[0]/Q
                         net (fo=1, routed)           0.253    -0.216    pg/audio1/myrec/tonet73_n_7
    SLICE_X49Y80         FDRE                                         r  pg/audio1/myrec/d5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=4068, routed)        0.827    -0.846    pg/audio1/myrec/clk_out1
    SLICE_X49Y80         FDRE                                         r  pg/audio1/myrec/d5_reg[0]/C
                         clock pessimism              0.504    -0.342    
    SLICE_X49Y80         FDRE (Hold_fdre_C_D)         0.046    -0.296    pg/audio1/myrec/d5_reg[0]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y11     pg/hd/d1/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y11     pg/hd/d1/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y8      pg/hd/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y8      pg/hd/d1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y13     pg/hd/d10/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y13     pg/hd/d10/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y7      pg/hd/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y7      pg/hd/d10/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y21     pg/hd/d100/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y21     pg/hd/d100/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y93     pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y93     pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X70Y93     pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X71Y93     pg/hd/d1000/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y56     pg/notegen/speed_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y56     pg/notegen/speed_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y56     pg/notegen/speed_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y56     pg/notegen/speed_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y93     pg/audio1/myrec/tonet369/phase_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y93     pg/audio1/myrec/tonet369/phase_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y66     b_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y86     pg/audio1/myrec/tonet523/lut_1/amp_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y86     pg/audio1/myrec/tonet523/lut_1/amp_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y86     pg/audio1/myrec/tonet523/lut_1/amp_out_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X62Y86     pg/audio1/myrec/tonet523/lut_1/amp_out_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y82     pg/audio1/myrec/tonet523/phase_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y82     pg/audio1/myrec/tonet523/phase_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y83     pg/audio1/myrec/tonet523/phase_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y83     pg/audio1/myrec/tonet523/phase_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y83     pg/audio1/myrec/tonet523/phase_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



