Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 776FD300ED5
	for <lists+qemu-devel@lfdr.de>; Fri, 22 Jan 2021 22:24:31 +0100 (CET)
Received: from localhost ([::1]:38848 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1l33uw-0003nM-2R
	for lists+qemu-devel@lfdr.de; Fri, 22 Jan 2021 16:24:30 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10]:35634)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1l33tR-0003Ek-0D; Fri, 22 Jan 2021 16:22:57 -0500
Received: from mail-io1-xd2b.google.com ([2607:f8b0:4864:20::d2b]:36712)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1l33tO-0002NO-7C; Fri, 22 Jan 2021 16:22:56 -0500
Received: by mail-io1-xd2b.google.com with SMTP id d81so14124031iof.3;
 Fri, 22 Jan 2021 13:22:52 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc; bh=BnTFLRgmf0iXnsGn0XcqNOu/denWPjsbVzJYbRRgH3U=;
 b=Kdy1v+jY9e9N8ioz3DlUGXFXiZ1UPQLDh2utN3U6okiOPq+eKB5uscT1oz8Xgz5GdV
 weGrE8aB8AmhYE/Ll2EIqzl4cnrC3LNplXPe7zFLjMQ+HNFT/pA+ornEZpsrx9xOcUJc
 5GS+X+0aSlPFFzUjMvfCD1Eg9u+P/RcOkcHZZsyyTLnEPxdQpFsBqsHNqie9RiAn3eZC
 Ytz1TxnIO7iNby7JvIej57O0pmUusj5tdz3HqPYyonENA+meAD+hccQ15zOaGgelkkMW
 WtNNWZKwmdBx5At+3i8JXIen+E5xWslofcG8bWkM5YiOG3SY8vlh16IQWAALdovq9LJI
 3oHw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc;
 bh=BnTFLRgmf0iXnsGn0XcqNOu/denWPjsbVzJYbRRgH3U=;
 b=cnuRDpwTUhFNhl3dhIpZcKq4DuwPRnGWN8v0ptCMUUtQWIS2kOjMt6bivz5H19rmlX
 gNTafAXUvo8xZYmPI5ltupJMY3ZKSpRQwBAg26hJ6wjN/pGmdw41IFeHhW0FOaH6AJbe
 wvOIcRGSuUjNNBXj/mk7m59w8HP+S3sFAkCNUxZyiKkL8WNGc9DkxA8Rfv6yc79z8g5S
 ZO6vAibAjgkPH+mE/ZzxD2jIF0oyIOPDjs07LnMm/FPrWyhUh0kFOT5yexDlq2nxgOTN
 VOv00iuyp14ziocdmlyIx/d93Rwa7ClMJDYG9f2xL1TrNZJRb3cCxH7YZotJC2zEPOXK
 7vUw==
X-Gm-Message-State: AOAM532DeCpjWeFzrB3znv0fXCi0XVtzmNd9FUicXllq5EGJ9vFQNct9
 q2LQxqbO5L6IttMhNo3sEdTWK3Ni3y1uUk+DDHA=
X-Google-Smtp-Source: ABdhPJwXwBu7uaMR8GbOhaarmQz0+cvPtdvfNGYgE3VvPaXSMJQqAJmkEj91j9FZqhUy3mHc2lCZZRNT+f4Lxoo69V4=
X-Received: by 2002:a92:8455:: with SMTP id l82mr2231119ild.40.1611350572071; 
 Fri, 22 Jan 2021 13:22:52 -0800 (PST)
MIME-Version: 1.0
References: <20210122122958.12311-1-bmeng.cn@gmail.com>
 <20210122122958.12311-2-bmeng.cn@gmail.com>
In-Reply-To: <20210122122958.12311-2-bmeng.cn@gmail.com>
From: Alistair Francis <alistair23@gmail.com>
Date: Fri, 22 Jan 2021 13:22:24 -0800
Message-ID: <CAKmqyKORPCpkBLUbK9GO_Tz3vNXX_-9rOidfjyM22jUPoRA8KQ@mail.gmail.com>
Subject: Re: [PATCH 1/4] hw/riscv: Drop 'struct MemmapEntry'
To: Bin Meng <bmeng.cn@gmail.com>
Content-Type: text/plain; charset="UTF-8"
Received-SPF: pass client-ip=2607:f8b0:4864:20::d2b;
 envelope-from=alistair23@gmail.com; helo=mail-io1-xd2b.google.com
X-Spam_score_int: -17
X-Spam_score: -1.8
X-Spam_bar: -
X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: "open list:RISC-V" <qemu-riscv@nongnu.org>,
 Bin Meng <bin.meng@windriver.com>, Alistair Francis <Alistair.Francis@wdc.com>,
 "qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Fri, Jan 22, 2021 at 4:31 AM Bin Meng <bmeng.cn@gmail.com> wrote:
>
> From: Bin Meng <bin.meng@windriver.com>
>
> There is already a MemMapEntry type defined in hwaddr.h. Let's drop
> the RISC-V defined `struct MemmapEntry` and use the existing one.
>
> Signed-off-by: Bin Meng <bin.meng@windriver.com>

Reviewed-by: Alistair Francis <alistair.francis@wdc.com>

Alistair

> ---
>
>  hw/riscv/microchip_pfsoc.c |  9 +++------
>  hw/riscv/opentitan.c       |  9 +++------
>  hw/riscv/sifive_e.c        |  9 +++------
>  hw/riscv/sifive_u.c        | 11 ++++-------
>  hw/riscv/spike.c           |  9 +++------
>  hw/riscv/virt.c            |  9 +++------
>  6 files changed, 19 insertions(+), 37 deletions(-)
>
> diff --git a/hw/riscv/microchip_pfsoc.c b/hw/riscv/microchip_pfsoc.c
> index e952b49e8c..266f1c3342 100644
> --- a/hw/riscv/microchip_pfsoc.c
> +++ b/hw/riscv/microchip_pfsoc.c
> @@ -86,10 +86,7 @@
>   *   - Register Map/PF_SoC_RegMap_V1_1/MPFS250T/mpfs250t_ioscb_memmap_dri.htm
>   *     describes the complete IOSCB modules memory maps
>   */
> -static const struct MemmapEntry {
> -    hwaddr base;
> -    hwaddr size;
> -} microchip_pfsoc_memmap[] = {
> +static const MemMapEntry microchip_pfsoc_memmap[] = {
>      [MICROCHIP_PFSOC_RSVD0] =           {        0x0,      0x100 },
>      [MICROCHIP_PFSOC_DEBUG] =           {      0x100,      0xf00 },
>      [MICROCHIP_PFSOC_E51_DTIM] =        {  0x1000000,     0x2000 },
> @@ -182,7 +179,7 @@ static void microchip_pfsoc_soc_realize(DeviceState *dev, Error **errp)
>  {
>      MachineState *ms = MACHINE(qdev_get_machine());
>      MicrochipPFSoCState *s = MICROCHIP_PFSOC(dev);
> -    const struct MemmapEntry *memmap = microchip_pfsoc_memmap;
> +    const MemMapEntry *memmap = microchip_pfsoc_memmap;
>      MemoryRegion *system_memory = get_system_memory();
>      MemoryRegion *rsvd0_mem = g_new(MemoryRegion, 1);
>      MemoryRegion *e51_dtim_mem = g_new(MemoryRegion, 1);
> @@ -451,7 +448,7 @@ type_init(microchip_pfsoc_soc_register_types)
>  static void microchip_icicle_kit_machine_init(MachineState *machine)
>  {
>      MachineClass *mc = MACHINE_GET_CLASS(machine);
> -    const struct MemmapEntry *memmap = microchip_pfsoc_memmap;
> +    const MemMapEntry *memmap = microchip_pfsoc_memmap;
>      MicrochipIcicleKitState *s = MICROCHIP_ICICLE_KIT_MACHINE(machine);
>      MemoryRegion *system_memory = get_system_memory();
>      MemoryRegion *mem_low = g_new(MemoryRegion, 1);
> diff --git a/hw/riscv/opentitan.c b/hw/riscv/opentitan.c
> index af3456932f..e168bffe69 100644
> --- a/hw/riscv/opentitan.c
> +++ b/hw/riscv/opentitan.c
> @@ -28,10 +28,7 @@
>  #include "qemu/units.h"
>  #include "sysemu/sysemu.h"
>
> -static const struct MemmapEntry {
> -    hwaddr base;
> -    hwaddr size;
> -} ibex_memmap[] = {
> +static const MemMapEntry ibex_memmap[] = {
>      [IBEX_DEV_ROM] =            {  0x00008000, 16 * KiB },
>      [IBEX_DEV_RAM] =            {  0x10000000,  0x10000 },
>      [IBEX_DEV_FLASH] =          {  0x20000000,  0x80000 },
> @@ -66,7 +63,7 @@ static const struct MemmapEntry {
>
>  static void opentitan_board_init(MachineState *machine)
>  {
> -    const struct MemmapEntry *memmap = ibex_memmap;
> +    const MemMapEntry *memmap = ibex_memmap;
>      OpenTitanState *s = g_new0(OpenTitanState, 1);
>      MemoryRegion *sys_mem = get_system_memory();
>      MemoryRegion *main_mem = g_new(MemoryRegion, 1);
> @@ -114,7 +111,7 @@ static void lowrisc_ibex_soc_init(Object *obj)
>
>  static void lowrisc_ibex_soc_realize(DeviceState *dev_soc, Error **errp)
>  {
> -    const struct MemmapEntry *memmap = ibex_memmap;
> +    const MemMapEntry *memmap = ibex_memmap;
>      MachineState *ms = MACHINE(qdev_get_machine());
>      LowRISCIbexSoCState *s = RISCV_IBEX_SOC(dev_soc);
>      MemoryRegion *sys_mem = get_system_memory();
> diff --git a/hw/riscv/sifive_e.c b/hw/riscv/sifive_e.c
> index 59bac4cc9a..f939bcf9ea 100644
> --- a/hw/riscv/sifive_e.c
> +++ b/hw/riscv/sifive_e.c
> @@ -50,10 +50,7 @@
>  #include "sysemu/sysemu.h"
>  #include "exec/address-spaces.h"
>
> -static const struct MemmapEntry {
> -    hwaddr base;
> -    hwaddr size;
> -} sifive_e_memmap[] = {
> +static MemMapEntry sifive_e_memmap[] = {
>      [SIFIVE_E_DEV_DEBUG] =    {        0x0,     0x1000 },
>      [SIFIVE_E_DEV_MROM] =     {     0x1000,     0x2000 },
>      [SIFIVE_E_DEV_OTP] =      {    0x20000,     0x2000 },
> @@ -77,7 +74,7 @@ static const struct MemmapEntry {
>
>  static void sifive_e_machine_init(MachineState *machine)
>  {
> -    const struct MemmapEntry *memmap = sifive_e_memmap;
> +    const MemMapEntry *memmap = sifive_e_memmap;
>
>      SiFiveEState *s = RISCV_E_MACHINE(machine);
>      MemoryRegion *sys_mem = get_system_memory();
> @@ -187,7 +184,7 @@ static void sifive_e_soc_init(Object *obj)
>  static void sifive_e_soc_realize(DeviceState *dev, Error **errp)
>  {
>      MachineState *ms = MACHINE(qdev_get_machine());
> -    const struct MemmapEntry *memmap = sifive_e_memmap;
> +    const MemMapEntry *memmap = sifive_e_memmap;
>      SiFiveESoCState *s = RISCV_E_SOC(dev);
>      MemoryRegion *sys_mem = get_system_memory();
>
> diff --git a/hw/riscv/sifive_u.c b/hw/riscv/sifive_u.c
> index 59b61cea01..51e4132fc4 100644
> --- a/hw/riscv/sifive_u.c
> +++ b/hw/riscv/sifive_u.c
> @@ -60,10 +60,7 @@
>
>  #include <libfdt.h>
>
> -static const struct MemmapEntry {
> -    hwaddr base;
> -    hwaddr size;
> -} sifive_u_memmap[] = {
> +static const MemMapEntry sifive_u_memmap[] = {
>      [SIFIVE_U_DEV_DEBUG] =    {        0x0,      0x100 },
>      [SIFIVE_U_DEV_MROM] =     {     0x1000,     0xf000 },
>      [SIFIVE_U_DEV_CLINT] =    {  0x2000000,    0x10000 },
> @@ -86,7 +83,7 @@ static const struct MemmapEntry {
>  #define OTP_SERIAL          1
>  #define GEM_REVISION        0x10070109
>
> -static void create_fdt(SiFiveUState *s, const struct MemmapEntry *memmap,
> +static void create_fdt(SiFiveUState *s, const MemMapEntry *memmap,
>                         uint64_t mem_size, const char *cmdline, bool is_32_bit)
>  {
>      MachineState *ms = MACHINE(qdev_get_machine());
> @@ -428,7 +425,7 @@ static void sifive_u_machine_reset(void *opaque, int n, int level)
>
>  static void sifive_u_machine_init(MachineState *machine)
>  {
> -    const struct MemmapEntry *memmap = sifive_u_memmap;
> +    const MemMapEntry *memmap = sifive_u_memmap;
>      SiFiveUState *s = RISCV_U_MACHINE(machine);
>      MemoryRegion *system_memory = get_system_memory();
>      MemoryRegion *main_mem = g_new(MemoryRegion, 1);
> @@ -686,7 +683,7 @@ static void sifive_u_soc_realize(DeviceState *dev, Error **errp)
>  {
>      MachineState *ms = MACHINE(qdev_get_machine());
>      SiFiveUSoCState *s = RISCV_U_SOC(dev);
> -    const struct MemmapEntry *memmap = sifive_u_memmap;
> +    const MemMapEntry *memmap = sifive_u_memmap;
>      MemoryRegion *system_memory = get_system_memory();
>      MemoryRegion *mask_rom = g_new(MemoryRegion, 1);
>      MemoryRegion *l2lim_mem = g_new(MemoryRegion, 1);
> diff --git a/hw/riscv/spike.c b/hw/riscv/spike.c
> index 56986ecfe0..ed4ca9808e 100644
> --- a/hw/riscv/spike.c
> +++ b/hw/riscv/spike.c
> @@ -43,16 +43,13 @@
>  #include "sysemu/qtest.h"
>  #include "sysemu/sysemu.h"
>
> -static const struct MemmapEntry {
> -    hwaddr base;
> -    hwaddr size;
> -} spike_memmap[] = {
> +static const MemMapEntry spike_memmap[] = {
>      [SPIKE_MROM] =     {     0x1000,     0xf000 },
>      [SPIKE_CLINT] =    {  0x2000000,    0x10000 },
>      [SPIKE_DRAM] =     { 0x80000000,        0x0 },
>  };
>
> -static void create_fdt(SpikeState *s, const struct MemmapEntry *memmap,
> +static void create_fdt(SpikeState *s, const MemMapEntry *memmap,
>                         uint64_t mem_size, const char *cmdline, bool is_32_bit)
>  {
>      void *fdt;
> @@ -179,7 +176,7 @@ static void create_fdt(SpikeState *s, const struct MemmapEntry *memmap,
>
>  static void spike_board_init(MachineState *machine)
>  {
> -    const struct MemmapEntry *memmap = spike_memmap;
> +    const MemMapEntry *memmap = spike_memmap;
>      SpikeState *s = SPIKE_MACHINE(machine);
>      MemoryRegion *system_memory = get_system_memory();
>      MemoryRegion *main_mem = g_new(MemoryRegion, 1);
> diff --git a/hw/riscv/virt.c b/hw/riscv/virt.c
> index 2299b3a6be..cfd52bc59b 100644
> --- a/hw/riscv/virt.c
> +++ b/hw/riscv/virt.c
> @@ -43,10 +43,7 @@
>  #include "hw/pci/pci.h"
>  #include "hw/pci-host/gpex.h"
>
> -static const struct MemmapEntry {
> -    hwaddr base;
> -    hwaddr size;
> -} virt_memmap[] = {
> +static const MemMapEntry virt_memmap[] = {
>      [VIRT_DEBUG] =       {        0x0,         0x100 },
>      [VIRT_MROM] =        {     0x1000,        0xf000 },
>      [VIRT_TEST] =        {   0x100000,        0x1000 },
> @@ -170,7 +167,7 @@ static void create_pcie_irq_map(void *fdt, char *nodename,
>                             0x1800, 0, 0, 0x7);
>  }
>
> -static void create_fdt(RISCVVirtState *s, const struct MemmapEntry *memmap,
> +static void create_fdt(RISCVVirtState *s, const MemMapEntry *memmap,
>                         uint64_t mem_size, const char *cmdline, bool is_32_bit)
>  {
>      void *fdt;
> @@ -490,7 +487,7 @@ static inline DeviceState *gpex_pcie_init(MemoryRegion *sys_mem,
>
>  static void virt_machine_init(MachineState *machine)
>  {
> -    const struct MemmapEntry *memmap = virt_memmap;
> +    const MemMapEntry *memmap = virt_memmap;
>      RISCVVirtState *s = RISCV_VIRT_MACHINE(machine);
>      MemoryRegion *system_memory = get_system_memory();
>      MemoryRegion *main_mem = g_new(MemoryRegion, 1);
> --
> 2.25.1
>
>

