$date
	Sat Feb 08 12:05:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module fa_ha_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # Cin $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module uut $end
$var wire 1 # Cin $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 " carry $end
$var wire 1 & w3 $end
$var wire 1 ' w2 $end
$var wire 1 ( w1 $end
$var wire 1 ! sum $end
$scope module h1 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 ' carry $end
$var wire 1 ( sum $end
$upscope $end
$scope module h2 $end
$var wire 1 ( a $end
$var wire 1 # b $end
$var wire 1 & carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1!
1'
1#
1%
1$
#20
0"
1(
0'
0#
0%
#30
