Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Jan 16 13:28:47 2025
| Host         : DESKTOP-RS05GR8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file game_top_timing_summary_routed.rpt -pb game_top_timing_summary_routed.pb -rpx game_top_timing_summary_routed.rpx -warn_on_violation
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       545         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (545)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1347)
5. checking no_input_delay (6)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (545)
--------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 523 register/latch pins with no clock driven by root clock pin: game_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1347)
---------------------------------------------------
 There are 1347 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.208        0.000                      0                 1526        0.049        0.000                      0                 1526        3.000        0.000                       0                   431  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
inst/inst/clk_in1     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0  {0.000 35.000}       70.000          14.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
inst/inst/clk_in1                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        1.208        0.000                      0                 1526        0.049        0.000                      0                 1526        4.196        0.000                       0                   427  
  clkfbout_clk_wiz_0                                                                                                                                                   30.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  inst/inst/clk_in1
  To Clock:  inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 drawcon_inst/bg_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/t_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.492ns  (logic 0.456ns (6.087%)  route 7.036ns (93.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.725ns = ( 6.668 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.632    -2.389    drawcon_inst/CLK
    SLICE_X40Y84         FDRE                                         r  drawcon_inst/bg_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456    -1.933 r  drawcon_inst/bg_addr_reg[2]/Q
                         net (fo=56, routed)          7.036     5.102    drawcon_inst/t_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y2          RAMB36E1                                     r  drawcon_inst/t_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.707     6.668    drawcon_inst/t_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  drawcon_inst/t_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.417     7.085    
                         clock uncertainty           -0.208     6.877    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.311    drawcon_inst/t_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.311    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 vga_i/curr_y_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/bul21_addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.399ns  (logic 2.112ns (28.544%)  route 5.287ns (71.456%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.908ns = ( 6.484 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.632    -2.389    vga_i/CLK
    SLICE_X35Y83         FDRE                                         r  vga_i/curr_y_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.419    -1.970 r  vga_i/curr_y_r_reg[3]/Q
                         net (fo=74, routed)          1.363    -0.608    head_inst/Q[3]
    SLICE_X34Y72         LUT4 (Prop_lut4_I1_O)        0.299    -0.309 r  head_inst/bul13_addr[5]_i_45/O
                         net (fo=1, routed)           0.000    -0.309    vga_i/bul13_addr_reg[5]_i_6_0[1]
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.224 r  vga_i/bul13_addr_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.224    vga_i/bul13_addr_reg[5]_i_19_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.381 f  vga_i/bul13_addr_reg[5]_i_6/CO[1]
                         net (fo=2, routed)           1.068     1.449    head_inst/bul13_addr_reg[5][0]
    SLICE_X32Y78         LUT5 (Prop_lut5_I3_O)        0.332     1.781 f  head_inst/bul_colour[11]_i_7/O
                         net (fo=15, routed)          0.653     2.434    head_inst/hBullet_active_reg[2]_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.558 f  head_inst/bul15_addr[5]_i_7/O
                         net (fo=5, routed)           0.827     3.385    head_inst/hBullet_active_reg[3]_0
    SLICE_X28Y87         LUT6 (Prop_lut6_I2_O)        0.124     3.509 r  head_inst/bul21_addr[5]_i_2/O
                         net (fo=8, routed)           0.827     4.337    vga_i/bul21_addr_reg[4][0]
    SLICE_X10Y91         LUT3 (Prop_lut3_I0_O)        0.124     4.461 r  vga_i/bul21_addr[5]_i_1/O
                         net (fo=3, routed)           0.549     5.010    drawcon_inst/bul21_addr_reg[4]_0[0]
    SLICE_X9Y91          FDRE                                         r  drawcon_inst/bul21_addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.523     6.484    drawcon_inst/CLK
    SLICE_X9Y91          FDRE                                         r  drawcon_inst/bul21_addr_reg[4]/C
                         clock pessimism              0.489     6.973    
                         clock uncertainty           -0.208     6.765    
    SLICE_X9Y91          FDRE (Setup_fdre_C_R)       -0.429     6.336    drawcon_inst/bul21_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          6.336    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 vga_i/curr_y_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/bul21_addr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.399ns  (logic 2.112ns (28.544%)  route 5.287ns (71.456%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.908ns = ( 6.484 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.632    -2.389    vga_i/CLK
    SLICE_X35Y83         FDRE                                         r  vga_i/curr_y_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.419    -1.970 r  vga_i/curr_y_r_reg[3]/Q
                         net (fo=74, routed)          1.363    -0.608    head_inst/Q[3]
    SLICE_X34Y72         LUT4 (Prop_lut4_I1_O)        0.299    -0.309 r  head_inst/bul13_addr[5]_i_45/O
                         net (fo=1, routed)           0.000    -0.309    vga_i/bul13_addr_reg[5]_i_6_0[1]
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.224 r  vga_i/bul13_addr_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.224    vga_i/bul13_addr_reg[5]_i_19_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.381 f  vga_i/bul13_addr_reg[5]_i_6/CO[1]
                         net (fo=2, routed)           1.068     1.449    head_inst/bul13_addr_reg[5][0]
    SLICE_X32Y78         LUT5 (Prop_lut5_I3_O)        0.332     1.781 f  head_inst/bul_colour[11]_i_7/O
                         net (fo=15, routed)          0.653     2.434    head_inst/hBullet_active_reg[2]_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.558 f  head_inst/bul15_addr[5]_i_7/O
                         net (fo=5, routed)           0.827     3.385    head_inst/hBullet_active_reg[3]_0
    SLICE_X28Y87         LUT6 (Prop_lut6_I2_O)        0.124     3.509 r  head_inst/bul21_addr[5]_i_2/O
                         net (fo=8, routed)           0.827     4.337    vga_i/bul21_addr_reg[4][0]
    SLICE_X10Y91         LUT3 (Prop_lut3_I0_O)        0.124     4.461 r  vga_i/bul21_addr[5]_i_1/O
                         net (fo=3, routed)           0.549     5.010    drawcon_inst/bul21_addr_reg[4]_0[0]
    SLICE_X9Y91          FDRE                                         r  drawcon_inst/bul21_addr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.523     6.484    drawcon_inst/CLK
    SLICE_X9Y91          FDRE                                         r  drawcon_inst/bul21_addr_reg[5]/C
                         clock pessimism              0.489     6.973    
                         clock uncertainty           -0.208     6.765    
    SLICE_X9Y91          FDRE (Setup_fdre_C_R)       -0.429     6.336    drawcon_inst/bul21_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          6.336    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 vga_i/curr_y_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/bul15_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.347ns  (logic 2.342ns (31.877%)  route 5.005ns (68.123%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 6.470 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.632    -2.389    vga_i/CLK
    SLICE_X35Y83         FDRE                                         r  vga_i/curr_y_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.419    -1.970 r  vga_i/curr_y_r_reg[3]/Q
                         net (fo=74, routed)          1.363    -0.608    head_inst/Q[3]
    SLICE_X34Y72         LUT4 (Prop_lut4_I1_O)        0.299    -0.309 r  head_inst/bul13_addr[5]_i_45/O
                         net (fo=1, routed)           0.000    -0.309    vga_i/bul13_addr_reg[5]_i_6_0[1]
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.224 r  vga_i/bul13_addr_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.224    vga_i/bul13_addr_reg[5]_i_19_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.381 f  vga_i/bul13_addr_reg[5]_i_6/CO[1]
                         net (fo=2, routed)           1.068     1.449    head_inst/bul13_addr_reg[5][0]
    SLICE_X32Y78         LUT5 (Prop_lut5_I3_O)        0.332     1.781 f  head_inst/bul_colour[11]_i_7/O
                         net (fo=15, routed)          0.653     2.434    head_inst/hBullet_active_reg[2]_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.558 f  head_inst/bul15_addr[5]_i_7/O
                         net (fo=5, routed)           1.020     3.578    head_inst/hBullet_active_reg[3]_0
    SLICE_X29Y79         LUT4 (Prop_lut4_I1_O)        0.152     3.730 r  head_inst/bul15_addr[5]_i_2/O
                         net (fo=8, routed)           0.350     4.080    vga_i/bul15_addr_reg[5][0]
    SLICE_X31Y78         LUT5 (Prop_lut5_I2_O)        0.326     4.406 r  vga_i/bul15_addr[5]_i_1/O
                         net (fo=7, routed)           0.552     4.958    drawcon_inst/bul15_addr_reg[5]_0[0]
    SLICE_X28Y78         FDRE                                         r  drawcon_inst/bul15_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.509     6.470    drawcon_inst/CLK
    SLICE_X28Y78         FDRE                                         r  drawcon_inst/bul15_addr_reg[0]/C
                         clock pessimism              0.489     6.959    
                         clock uncertainty           -0.208     6.751    
    SLICE_X28Y78         FDRE (Setup_fdre_C_R)       -0.429     6.322    drawcon_inst/bul15_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.322    
                         arrival time                          -4.958    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 vga_i/curr_y_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/bul15_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.347ns  (logic 2.342ns (31.877%)  route 5.005ns (68.123%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 6.470 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.632    -2.389    vga_i/CLK
    SLICE_X35Y83         FDRE                                         r  vga_i/curr_y_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.419    -1.970 r  vga_i/curr_y_r_reg[3]/Q
                         net (fo=74, routed)          1.363    -0.608    head_inst/Q[3]
    SLICE_X34Y72         LUT4 (Prop_lut4_I1_O)        0.299    -0.309 r  head_inst/bul13_addr[5]_i_45/O
                         net (fo=1, routed)           0.000    -0.309    vga_i/bul13_addr_reg[5]_i_6_0[1]
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.224 r  vga_i/bul13_addr_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.224    vga_i/bul13_addr_reg[5]_i_19_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.381 f  vga_i/bul13_addr_reg[5]_i_6/CO[1]
                         net (fo=2, routed)           1.068     1.449    head_inst/bul13_addr_reg[5][0]
    SLICE_X32Y78         LUT5 (Prop_lut5_I3_O)        0.332     1.781 f  head_inst/bul_colour[11]_i_7/O
                         net (fo=15, routed)          0.653     2.434    head_inst/hBullet_active_reg[2]_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.558 f  head_inst/bul15_addr[5]_i_7/O
                         net (fo=5, routed)           1.020     3.578    head_inst/hBullet_active_reg[3]_0
    SLICE_X29Y79         LUT4 (Prop_lut4_I1_O)        0.152     3.730 r  head_inst/bul15_addr[5]_i_2/O
                         net (fo=8, routed)           0.350     4.080    vga_i/bul15_addr_reg[5][0]
    SLICE_X31Y78         LUT5 (Prop_lut5_I2_O)        0.326     4.406 r  vga_i/bul15_addr[5]_i_1/O
                         net (fo=7, routed)           0.552     4.958    drawcon_inst/bul15_addr_reg[5]_0[0]
    SLICE_X28Y78         FDRE                                         r  drawcon_inst/bul15_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.509     6.470    drawcon_inst/CLK
    SLICE_X28Y78         FDRE                                         r  drawcon_inst/bul15_addr_reg[1]/C
                         clock pessimism              0.489     6.959    
                         clock uncertainty           -0.208     6.751    
    SLICE_X28Y78         FDRE (Setup_fdre_C_R)       -0.429     6.322    drawcon_inst/bul15_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          6.322    
                         arrival time                          -4.958    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 vga_i/curr_y_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/bul15_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.347ns  (logic 2.342ns (31.877%)  route 5.005ns (68.123%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 6.470 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.632    -2.389    vga_i/CLK
    SLICE_X35Y83         FDRE                                         r  vga_i/curr_y_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.419    -1.970 r  vga_i/curr_y_r_reg[3]/Q
                         net (fo=74, routed)          1.363    -0.608    head_inst/Q[3]
    SLICE_X34Y72         LUT4 (Prop_lut4_I1_O)        0.299    -0.309 r  head_inst/bul13_addr[5]_i_45/O
                         net (fo=1, routed)           0.000    -0.309    vga_i/bul13_addr_reg[5]_i_6_0[1]
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.224 r  vga_i/bul13_addr_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.224    vga_i/bul13_addr_reg[5]_i_19_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.381 f  vga_i/bul13_addr_reg[5]_i_6/CO[1]
                         net (fo=2, routed)           1.068     1.449    head_inst/bul13_addr_reg[5][0]
    SLICE_X32Y78         LUT5 (Prop_lut5_I3_O)        0.332     1.781 f  head_inst/bul_colour[11]_i_7/O
                         net (fo=15, routed)          0.653     2.434    head_inst/hBullet_active_reg[2]_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.558 f  head_inst/bul15_addr[5]_i_7/O
                         net (fo=5, routed)           1.020     3.578    head_inst/hBullet_active_reg[3]_0
    SLICE_X29Y79         LUT4 (Prop_lut4_I1_O)        0.152     3.730 r  head_inst/bul15_addr[5]_i_2/O
                         net (fo=8, routed)           0.350     4.080    vga_i/bul15_addr_reg[5][0]
    SLICE_X31Y78         LUT5 (Prop_lut5_I2_O)        0.326     4.406 r  vga_i/bul15_addr[5]_i_1/O
                         net (fo=7, routed)           0.552     4.958    drawcon_inst/bul15_addr_reg[5]_0[0]
    SLICE_X28Y78         FDRE                                         r  drawcon_inst/bul15_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.509     6.470    drawcon_inst/CLK
    SLICE_X28Y78         FDRE                                         r  drawcon_inst/bul15_addr_reg[2]/C
                         clock pessimism              0.489     6.959    
                         clock uncertainty           -0.208     6.751    
    SLICE_X28Y78         FDRE (Setup_fdre_C_R)       -0.429     6.322    drawcon_inst/bul15_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          6.322    
                         arrival time                          -4.958    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 vga_i/curr_y_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/bul15_addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.347ns  (logic 2.342ns (31.877%)  route 5.005ns (68.123%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 6.470 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.632    -2.389    vga_i/CLK
    SLICE_X35Y83         FDRE                                         r  vga_i/curr_y_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.419    -1.970 r  vga_i/curr_y_r_reg[3]/Q
                         net (fo=74, routed)          1.363    -0.608    head_inst/Q[3]
    SLICE_X34Y72         LUT4 (Prop_lut4_I1_O)        0.299    -0.309 r  head_inst/bul13_addr[5]_i_45/O
                         net (fo=1, routed)           0.000    -0.309    vga_i/bul13_addr_reg[5]_i_6_0[1]
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.224 r  vga_i/bul13_addr_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.224    vga_i/bul13_addr_reg[5]_i_19_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.381 f  vga_i/bul13_addr_reg[5]_i_6/CO[1]
                         net (fo=2, routed)           1.068     1.449    head_inst/bul13_addr_reg[5][0]
    SLICE_X32Y78         LUT5 (Prop_lut5_I3_O)        0.332     1.781 f  head_inst/bul_colour[11]_i_7/O
                         net (fo=15, routed)          0.653     2.434    head_inst/hBullet_active_reg[2]_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.558 f  head_inst/bul15_addr[5]_i_7/O
                         net (fo=5, routed)           1.020     3.578    head_inst/hBullet_active_reg[3]_0
    SLICE_X29Y79         LUT4 (Prop_lut4_I1_O)        0.152     3.730 r  head_inst/bul15_addr[5]_i_2/O
                         net (fo=8, routed)           0.350     4.080    vga_i/bul15_addr_reg[5][0]
    SLICE_X31Y78         LUT5 (Prop_lut5_I2_O)        0.326     4.406 r  vga_i/bul15_addr[5]_i_1/O
                         net (fo=7, routed)           0.552     4.958    drawcon_inst/bul15_addr_reg[5]_0[0]
    SLICE_X28Y78         FDRE                                         r  drawcon_inst/bul15_addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.509     6.470    drawcon_inst/CLK
    SLICE_X28Y78         FDRE                                         r  drawcon_inst/bul15_addr_reg[3]/C
                         clock pessimism              0.489     6.959    
                         clock uncertainty           -0.208     6.751    
    SLICE_X28Y78         FDRE (Setup_fdre_C_R)       -0.429     6.322    drawcon_inst/bul15_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          6.322    
                         arrival time                          -4.958    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 vga_i/curr_y_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/bul15_addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.347ns  (logic 2.342ns (31.877%)  route 5.005ns (68.123%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 6.470 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.632    -2.389    vga_i/CLK
    SLICE_X35Y83         FDRE                                         r  vga_i/curr_y_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.419    -1.970 r  vga_i/curr_y_r_reg[3]/Q
                         net (fo=74, routed)          1.363    -0.608    head_inst/Q[3]
    SLICE_X34Y72         LUT4 (Prop_lut4_I1_O)        0.299    -0.309 r  head_inst/bul13_addr[5]_i_45/O
                         net (fo=1, routed)           0.000    -0.309    vga_i/bul13_addr_reg[5]_i_6_0[1]
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.224 r  vga_i/bul13_addr_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.224    vga_i/bul13_addr_reg[5]_i_19_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.381 f  vga_i/bul13_addr_reg[5]_i_6/CO[1]
                         net (fo=2, routed)           1.068     1.449    head_inst/bul13_addr_reg[5][0]
    SLICE_X32Y78         LUT5 (Prop_lut5_I3_O)        0.332     1.781 f  head_inst/bul_colour[11]_i_7/O
                         net (fo=15, routed)          0.653     2.434    head_inst/hBullet_active_reg[2]_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.558 f  head_inst/bul15_addr[5]_i_7/O
                         net (fo=5, routed)           1.020     3.578    head_inst/hBullet_active_reg[3]_0
    SLICE_X29Y79         LUT4 (Prop_lut4_I1_O)        0.152     3.730 r  head_inst/bul15_addr[5]_i_2/O
                         net (fo=8, routed)           0.350     4.080    vga_i/bul15_addr_reg[5][0]
    SLICE_X31Y78         LUT5 (Prop_lut5_I2_O)        0.326     4.406 r  vga_i/bul15_addr[5]_i_1/O
                         net (fo=7, routed)           0.552     4.958    drawcon_inst/bul15_addr_reg[5]_0[0]
    SLICE_X28Y78         FDRE                                         r  drawcon_inst/bul15_addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.509     6.470    drawcon_inst/CLK
    SLICE_X28Y78         FDRE                                         r  drawcon_inst/bul15_addr_reg[4]/C
                         clock pessimism              0.489     6.959    
                         clock uncertainty           -0.208     6.751    
    SLICE_X28Y78         FDRE (Setup_fdre_C_R)       -0.429     6.322    drawcon_inst/bul15_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          6.322    
                         arrival time                          -4.958    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 vga_i/curr_y_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/bul15_addr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.347ns  (logic 2.342ns (31.877%)  route 5.005ns (68.123%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 6.470 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.632    -2.389    vga_i/CLK
    SLICE_X35Y83         FDRE                                         r  vga_i/curr_y_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.419    -1.970 r  vga_i/curr_y_r_reg[3]/Q
                         net (fo=74, routed)          1.363    -0.608    head_inst/Q[3]
    SLICE_X34Y72         LUT4 (Prop_lut4_I1_O)        0.299    -0.309 r  head_inst/bul13_addr[5]_i_45/O
                         net (fo=1, routed)           0.000    -0.309    vga_i/bul13_addr_reg[5]_i_6_0[1]
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.224 r  vga_i/bul13_addr_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.224    vga_i/bul13_addr_reg[5]_i_19_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.381 f  vga_i/bul13_addr_reg[5]_i_6/CO[1]
                         net (fo=2, routed)           1.068     1.449    head_inst/bul13_addr_reg[5][0]
    SLICE_X32Y78         LUT5 (Prop_lut5_I3_O)        0.332     1.781 f  head_inst/bul_colour[11]_i_7/O
                         net (fo=15, routed)          0.653     2.434    head_inst/hBullet_active_reg[2]_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I0_O)        0.124     2.558 f  head_inst/bul15_addr[5]_i_7/O
                         net (fo=5, routed)           1.020     3.578    head_inst/hBullet_active_reg[3]_0
    SLICE_X29Y79         LUT4 (Prop_lut4_I1_O)        0.152     3.730 r  head_inst/bul15_addr[5]_i_2/O
                         net (fo=8, routed)           0.350     4.080    vga_i/bul15_addr_reg[5][0]
    SLICE_X31Y78         LUT5 (Prop_lut5_I2_O)        0.326     4.406 r  vga_i/bul15_addr[5]_i_1/O
                         net (fo=7, routed)           0.552     4.958    drawcon_inst/bul15_addr_reg[5]_0[0]
    SLICE_X28Y78         FDRE                                         r  drawcon_inst/bul15_addr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.509     6.470    drawcon_inst/CLK
    SLICE_X28Y78         FDRE                                         r  drawcon_inst/bul15_addr_reg[5]/C
                         clock pessimism              0.489     6.959    
                         clock uncertainty           -0.208     6.751    
    SLICE_X28Y78         FDRE (Setup_fdre_C_R)       -0.429     6.322    drawcon_inst/bul15_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          6.322    
                         arrival time                          -4.958    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_3_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 0.580ns (7.780%)  route 6.875ns (92.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.685ns = ( 6.707 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.632    -2.389    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X43Y88         FDCE                                         r  drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_3_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDCE (Prop_fdce_C_Q)         0.456    -1.933 r  drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_3_cooolDelFlop/Q
                         net (fo=56, routed)          5.960     4.026    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt_2
    SLICE_X72Y28         LUT4 (Prop_lut4_I0_O)        0.124     4.150 f  drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_8/O
                         net (fo=1, routed)           0.915     5.065    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_6
    RAMB36_X2Y4          RAMB36E1                                     r  drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162    10.554    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.746     6.707    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.417     7.124    
                         clock uncertainty           -0.208     6.916    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     6.473    drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          6.473    
                         arrival time                          -5.065    
  -------------------------------------------------------------------
                         slack                                  1.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 drawcon_inst/car_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/car/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.141ns (26.214%)  route 0.397ns (73.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.575    -0.839    drawcon_inst/CLK
    SLICE_X9Y95          FDRE                                         r  drawcon_inst/car_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.698 r  drawcon_inst/car_addr_reg[2]/Q
                         net (fo=3, routed)           0.397    -0.301    drawcon_inst/car/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y21         RAMB36E1                                     r  drawcon_inst/car/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.881    -1.229    drawcon_inst/car/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  drawcon_inst/car/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.697    -0.533    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.350    drawcon_inst/car/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 drawcon_inst/bul13_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/hBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.063%)  route 0.192ns (53.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.569    -0.845    drawcon_inst/CLK
    SLICE_X8Y82          FDRE                                         r  drawcon_inst/bul13_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.164    -0.681 r  drawcon_inst/bul13_addr_reg[0]/Q
                         net (fo=8, routed)           0.192    -0.489    drawcon_inst/hBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y33         RAMB18E1                                     r  drawcon_inst/hBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.881    -1.229    drawcon_inst/hBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  drawcon_inst/hBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.787    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.604    drawcon_inst/hBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 drawcon_inst/bul13_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/hBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.266%)  route 0.190ns (53.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.569    -0.845    drawcon_inst/CLK
    SLICE_X8Y82          FDRE                                         r  drawcon_inst/bul13_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.164    -0.681 r  drawcon_inst/bul13_addr_reg[0]/Q
                         net (fo=8, routed)           0.190    -0.490    drawcon_inst/hBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y33         RAMB18E1                                     r  drawcon_inst/hBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.879    -1.231    drawcon_inst/hBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  drawcon_inst/hBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.442    -0.789    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.606    drawcon_inst/hBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 drawcon_inst/bul12_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.797%)  route 0.168ns (53.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.563    -0.851    drawcon_inst/CLK
    SLICE_X8Y76          FDRE                                         r  drawcon_inst/bul12_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.148    -0.703 r  drawcon_inst/bul12_addr_reg[2]/Q
                         net (fo=6, routed)           0.168    -0.535    drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y31         RAMB18E1                                     r  drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.876    -1.234    drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.792    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130    -0.662    drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga_i/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vga_i/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.570%)  route 0.089ns (32.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.562    -0.852    vga_i/CLK
    SLICE_X47Y86         FDRE                                         r  vga_i/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  vga_i/hcount_reg[4]/Q
                         net (fo=8, routed)           0.089    -0.622    vga_i/hcount_reg[4]
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.577 r  vga_i/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.577    vga_i/p_0_in[7]
    SLICE_X46Y86         FDRE                                         r  vga_i/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.832    -1.279    vga_i/CLK
    SLICE_X46Y86         FDRE                                         r  vga_i/hcount_reg[7]/C
                         clock pessimism              0.440    -0.839    
    SLICE_X46Y86         FDRE (Hold_fdre_C_D)         0.121    -0.718    vga_i/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 drawcon_inst/bul13_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/hBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.803%)  route 0.182ns (55.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.568    -0.846    drawcon_inst/CLK
    SLICE_X8Y81          FDRE                                         r  drawcon_inst/bul13_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.148    -0.698 r  drawcon_inst/bul13_addr_reg[2]/Q
                         net (fo=6, routed)           0.182    -0.516    drawcon_inst/hBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y33         RAMB18E1                                     r  drawcon_inst/hBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.881    -1.229    drawcon_inst/hBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  drawcon_inst/hBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.787    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130    -0.657    drawcon_inst/hBulletThree/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 drawcon_inst/bul12_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.603%)  route 0.221ns (57.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.563    -0.851    drawcon_inst/CLK
    SLICE_X8Y76          FDRE                                         r  drawcon_inst/bul12_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.687 r  drawcon_inst/bul12_addr_reg[5]/Q
                         net (fo=3, routed)           0.221    -0.466    drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y31         RAMB18E1                                     r  drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.876    -1.234    drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.792    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.609    drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 drawcon_inst/bul12_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.603%)  route 0.221ns (57.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.563    -0.851    drawcon_inst/CLK
    SLICE_X8Y76          FDRE                                         r  drawcon_inst/bul12_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.687 r  drawcon_inst/bul12_addr_reg[5]/Q
                         net (fo=3, routed)           0.221    -0.466    drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y31         RAMB18E1                                     r  drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.873    -1.237    drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.442    -0.795    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.612    drawcon_inst/hBulletTwo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 drawcon_inst/bul11_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/hBulletOne/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.148%)  route 0.225ns (57.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.221ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.575    -0.839    drawcon_inst/CLK
    SLICE_X8Y94          FDRE                                         r  drawcon_inst/bul11_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.675 r  drawcon_inst/bul11_addr_reg[5]/Q
                         net (fo=3, routed)           0.225    -0.450    drawcon_inst/hBulletOne/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y39         RAMB18E1                                     r  drawcon_inst/hBulletOne/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.889    -1.221    drawcon_inst/hBulletOne/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y39         RAMB18E1                                     r  drawcon_inst/hBulletOne/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.779    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.596    drawcon_inst/hBulletOne/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 drawcon_inst/car_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            drawcon_inst/car/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.128ns (21.931%)  route 0.456ns (78.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.575    -0.839    drawcon_inst/CLK
    SLICE_X9Y96          FDRE                                         r  drawcon_inst/car_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.128    -0.711 r  drawcon_inst/car_addr_reg[9]/Q
                         net (fo=3, routed)           0.456    -0.255    drawcon_inst/car/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y21         RAMB36E1                                     r  drawcon_inst/car/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.881    -1.229    drawcon_inst/car/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  drawcon_inst/car/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.697    -0.533    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130    -0.403    drawcon_inst/car/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X0Y13     drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X0Y14     drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X2Y4      drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X2Y5      drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X0Y1      drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X0Y2      drawcon_inst/g_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X2Y10     drawcon_inst/t_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X2Y11     drawcon_inst/t_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X0Y22     drawcon_inst/t_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         9.392       6.500      RAMB36_X0Y23     drawcon_inst/t_screen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X30Y88     drawcon_inst/bar_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X30Y88     drawcon_inst/bar_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X30Y90     drawcon_inst/bar_addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X30Y90     drawcon_inst/bar_addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X30Y90     drawcon_inst/bar_addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X30Y90     drawcon_inst/bar_addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X41Y84     drawcon_inst/bar_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X41Y84     drawcon_inst/bar_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X30Y88     drawcon_inst/bar_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X30Y88     drawcon_inst/bar_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X30Y88     drawcon_inst/bar_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X30Y88     drawcon_inst/bar_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X30Y90     drawcon_inst/bar_addr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X30Y90     drawcon_inst/bar_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X30Y90     drawcon_inst/bar_addr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X30Y90     drawcon_inst/bar_addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X41Y84     drawcon_inst/bar_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X41Y84     drawcon_inst/bar_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X30Y88     drawcon_inst/bar_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X30Y88     drawcon_inst/bar_addr_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1355 Endpoints
Min Delay          1355 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            head_inst/bulpos_y_array_reg[1][10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.526ns  (logic 1.631ns (14.151%)  route 9.895ns (85.849%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=234, routed)         5.499     7.006    head_inst/rst_IBUF
    SLICE_X46Y88         LUT1 (Prop_lut1_I0_O)        0.124     7.130 r  head_inst/bg_r[3]_i_1/O
                         net (fo=313, routed)         4.396    11.526    head_inst/rst[0]
    SLICE_X39Y75         FDRE                                         r  head_inst/bulpos_y_array_reg[1][10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            head_inst/bulpos_y_array_reg[1][8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.526ns  (logic 1.631ns (14.151%)  route 9.895ns (85.849%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=234, routed)         5.499     7.006    head_inst/rst_IBUF
    SLICE_X46Y88         LUT1 (Prop_lut1_I0_O)        0.124     7.130 r  head_inst/bg_r[3]_i_1/O
                         net (fo=313, routed)         4.396    11.526    head_inst/rst[0]
    SLICE_X38Y75         FDRE                                         r  head_inst/bulpos_y_array_reg[1][8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            head_inst/bulpos_y_array_reg[1][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.399ns  (logic 1.631ns (14.309%)  route 9.768ns (85.691%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=234, routed)         5.499     7.006    head_inst/rst_IBUF
    SLICE_X46Y88         LUT1 (Prop_lut1_I0_O)        0.124     7.130 r  head_inst/bg_r[3]_i_1/O
                         net (fo=313, routed)         4.269    11.399    head_inst/rst[0]
    SLICE_X40Y75         FDRE                                         r  head_inst/bulpos_y_array_reg[1][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            head_inst/bulpos_y_array_reg[1][2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.399ns  (logic 1.631ns (14.309%)  route 9.768ns (85.691%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=234, routed)         5.499     7.006    head_inst/rst_IBUF
    SLICE_X46Y88         LUT1 (Prop_lut1_I0_O)        0.124     7.130 r  head_inst/bg_r[3]_i_1/O
                         net (fo=313, routed)         4.269    11.399    head_inst/rst[0]
    SLICE_X40Y75         FDRE                                         r  head_inst/bulpos_y_array_reg[1][2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            head_inst/hBullet_active_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.399ns  (logic 1.631ns (14.309%)  route 9.768ns (85.691%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=234, routed)         5.499     7.006    head_inst/rst_IBUF
    SLICE_X46Y88         LUT1 (Prop_lut1_I0_O)        0.124     7.130 r  head_inst/bg_r[3]_i_1/O
                         net (fo=313, routed)         4.269    11.399    head_inst/rst[0]
    SLICE_X40Y75         FDRE                                         r  head_inst/hBullet_active_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            head_inst/bulpos_y_array_reg[1][3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.394ns  (logic 1.631ns (14.314%)  route 9.763ns (85.686%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=234, routed)         5.499     7.006    head_inst/rst_IBUF
    SLICE_X46Y88         LUT1 (Prop_lut1_I0_O)        0.124     7.130 r  head_inst/bg_r[3]_i_1/O
                         net (fo=313, routed)         4.265    11.394    head_inst/rst[0]
    SLICE_X41Y75         FDRE                                         r  head_inst/bulpos_y_array_reg[1][3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            head_inst/bulpos_y_array_reg[1][4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.394ns  (logic 1.631ns (14.314%)  route 9.763ns (85.686%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=234, routed)         5.499     7.006    head_inst/rst_IBUF
    SLICE_X46Y88         LUT1 (Prop_lut1_I0_O)        0.124     7.130 r  head_inst/bg_r[3]_i_1/O
                         net (fo=313, routed)         4.265    11.394    head_inst/rst[0]
    SLICE_X41Y75         FDRE                                         r  head_inst/bulpos_y_array_reg[1][4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            head_inst/bulpos_y_array_reg[1][9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.394ns  (logic 1.631ns (14.314%)  route 9.763ns (85.686%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=234, routed)         5.499     7.006    head_inst/rst_IBUF
    SLICE_X46Y88         LUT1 (Prop_lut1_I0_O)        0.124     7.130 r  head_inst/bg_r[3]_i_1/O
                         net (fo=313, routed)         4.265    11.394    head_inst/rst[0]
    SLICE_X41Y75         FDRE                                         r  head_inst/bulpos_y_array_reg[1][9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            head_inst/bulpos_x_array_reg[0][10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.372ns  (logic 1.631ns (14.342%)  route 9.741ns (85.658%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=234, routed)         5.499     7.006    head_inst/rst_IBUF
    SLICE_X46Y88         LUT1 (Prop_lut1_I0_O)        0.124     7.130 r  head_inst/bg_r[3]_i_1/O
                         net (fo=313, routed)         4.243    11.372    head_inst/rst[0]
    SLICE_X46Y75         FDRE                                         r  head_inst/bulpos_x_array_reg[0][10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            head_inst/bulpos_x_array_reg[0][9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.372ns  (logic 1.631ns (14.342%)  route 9.741ns (85.658%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=234, routed)         5.499     7.006    head_inst/rst_IBUF
    SLICE_X46Y88         LUT1 (Prop_lut1_I0_O)        0.124     7.130 r  head_inst/bg_r[3]_i_1/O
                         net (fo=313, routed)         4.243    11.372    head_inst/rst[0]
    SLICE_X46Y75         FDRE                                         r  head_inst/bulpos_x_array_reg[0][9]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 head_inst/bulpos_y_array_reg[4][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            head_inst/bulpos_y_reg[53]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE                         0.000     0.000 r  head_inst/bulpos_y_array_reg[4][9]/C
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  head_inst/bulpos_y_array_reg[4][9]/Q
                         net (fo=1, routed)           0.059     0.187    head_inst/p_5_out[53]
    SLICE_X38Y78         FDRE                                         r  head_inst/bulpos_y_reg[53]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/bulpos_x_array_reg[2][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_inst/bulpos_x_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE                         0.000     0.000 r  top_inst/bulpos_x_array_reg[2][5]/C
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  top_inst/bulpos_x_array_reg[2][5]/Q
                         net (fo=1, routed)           0.059     0.187    top_inst/p_11_out[27]
    SLICE_X36Y87         FDRE                                         r  top_inst/bulpos_x_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/bulpos_x_array_reg[1][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_inst/bulpos_x_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.128ns (55.264%)  route 0.104ns (44.736%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE                         0.000     0.000 r  top_inst/bulpos_x_array_reg[1][5]/C
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  top_inst/bulpos_x_array_reg[1][5]/Q
                         net (fo=1, routed)           0.104     0.232    top_inst/p_11_out[16]
    SLICE_X30Y85         FDRE                                         r  top_inst/bulpos_x_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/bulpos_x_array_reg[4][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_inst/bulpos_x_reg[49]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.128ns (53.938%)  route 0.109ns (46.062%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE                         0.000     0.000 r  top_inst/bulpos_x_array_reg[4][5]/C
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  top_inst/bulpos_x_array_reg[4][5]/Q
                         net (fo=1, routed)           0.109     0.237    top_inst/p_11_out[49]
    SLICE_X35Y84         FDRE                                         r  top_inst/bulpos_x_reg[49]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/bulpos_x_array_reg[1][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_inst/bulpos_x_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE                         0.000     0.000 r  top_inst/bulpos_x_array_reg[1][6]/C
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_inst/bulpos_x_array_reg[1][6]/Q
                         net (fo=1, routed)           0.100     0.241    top_inst/p_11_out[17]
    SLICE_X31Y85         FDRE                                         r  top_inst/bulpos_x_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 head_inst/bulpos_y_array_reg[2][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            head_inst/bulpos_y_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE                         0.000     0.000 r  head_inst/bulpos_y_array_reg[2][8]/C
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  head_inst/bulpos_y_array_reg[2][8]/Q
                         net (fo=1, routed)           0.101     0.242    head_inst/p_5_out[30]
    SLICE_X36Y75         FDRE                                         r  head_inst/bulpos_y_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 head_inst/bulpos_y_array_reg[3][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            head_inst/bulpos_y_reg[38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE                         0.000     0.000 r  head_inst/bulpos_y_array_reg[3][5]/C
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  head_inst/bulpos_y_array_reg[3][5]/Q
                         net (fo=1, routed)           0.101     0.242    head_inst/p_5_out[38]
    SLICE_X31Y78         FDRE                                         r  head_inst/bulpos_y_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/bulpos_x_array_reg[1][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_inst/bulpos_x_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE                         0.000     0.000 r  top_inst/bulpos_x_array_reg[1][4]/C
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_inst/bulpos_x_array_reg[1][4]/Q
                         net (fo=1, routed)           0.101     0.242    top_inst/p_11_out[15]
    SLICE_X30Y85         FDRE                                         r  top_inst/bulpos_x_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/bulpos_x_array_reg[4][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_inst/bulpos_x_reg[48]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE                         0.000     0.000 r  top_inst/bulpos_x_array_reg[4][4]/C
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_inst/bulpos_x_array_reg[4][4]/Q
                         net (fo=1, routed)           0.103     0.244    top_inst/p_11_out[48]
    SLICE_X35Y84         FDRE                                         r  top_inst/bulpos_x_reg[48]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 head_inst/bulpos_y_array_reg[2][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            head_inst/bulpos_y_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE                         0.000     0.000 r  head_inst/bulpos_y_array_reg[2][7]/C
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  head_inst/bulpos_y_array_reg[2][7]/Q
                         net (fo=1, routed)           0.105     0.246    head_inst/p_5_out[29]
    SLICE_X34Y76         FDRE                                         r  head_inst/bulpos_y_reg[29]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_i/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.331ns  (logic 4.839ns (33.763%)  route 9.493ns (66.237%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.625    -2.396    vga_i/CLK
    SLICE_X53Y93         FDRE                                         r  vga_i/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.940 r  vga_i/vcount_reg[0]/Q
                         net (fo=10, routed)          0.932    -1.009    vga_i/vcount_reg[0]
    SLICE_X52Y93         LUT5 (Prop_lut5_I3_O)        0.152    -0.857 f  vga_i/vcount[9]_i_7/O
                         net (fo=5, routed)           0.534    -0.323    vga_i/vcount[9]_i_7_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.326     0.003 f  vga_i/pix_r_OBUF[3]_inst_i_2/O
                         net (fo=22, routed)          2.713     2.717    vga_i/pix_r_OBUF[3]_inst_i_2_n_0
    SLICE_X14Y89         LUT3 (Prop_lut3_I0_O)        0.153     2.870 r  vga_i/pix_g_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.314     8.183    pix_g_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.752    11.935 r  pix_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.935    pix_g[1]
    A5                                                                r  pix_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_i/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.278ns  (logic 4.837ns (33.879%)  route 9.441ns (66.121%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.625    -2.396    vga_i/CLK
    SLICE_X53Y93         FDRE                                         r  vga_i/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.940 r  vga_i/vcount_reg[0]/Q
                         net (fo=10, routed)          0.932    -1.009    vga_i/vcount_reg[0]
    SLICE_X52Y93         LUT5 (Prop_lut5_I3_O)        0.152    -0.857 f  vga_i/vcount[9]_i_7/O
                         net (fo=5, routed)           0.534    -0.323    vga_i/vcount[9]_i_7_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.326     0.003 f  vga_i/pix_r_OBUF[3]_inst_i_2/O
                         net (fo=22, routed)          2.669     2.673    vga_i/pix_r_OBUF[3]_inst_i_2_n_0
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.150     2.823 r  vga_i/pix_b_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.305     8.128    pix_b_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.753    11.881 r  pix_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.881    pix_b[1]
    C7                                                                r  pix_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_i/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.215ns  (logic 4.840ns (34.051%)  route 9.375ns (65.949%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.625    -2.396    vga_i/CLK
    SLICE_X53Y93         FDRE                                         r  vga_i/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.940 r  vga_i/vcount_reg[0]/Q
                         net (fo=10, routed)          0.932    -1.009    vga_i/vcount_reg[0]
    SLICE_X52Y93         LUT5 (Prop_lut5_I3_O)        0.152    -0.857 f  vga_i/vcount[9]_i_7/O
                         net (fo=5, routed)           0.534    -0.323    vga_i/vcount[9]_i_7_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.326     0.003 f  vga_i/pix_r_OBUF[3]_inst_i_2/O
                         net (fo=22, routed)          2.564     2.567    vga_i/pix_r_OBUF[3]_inst_i_2_n_0
    SLICE_X14Y90         LUT3 (Prop_lut3_I0_O)        0.153     2.720 r  vga_i/pix_g_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.345     8.065    pix_g_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.753    11.819 r  pix_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.819    pix_g[3]
    A6                                                                r  pix_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_i/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.198ns  (logic 4.596ns (32.371%)  route 9.602ns (67.629%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.625    -2.396    vga_i/CLK
    SLICE_X53Y93         FDRE                                         r  vga_i/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.940 r  vga_i/vcount_reg[0]/Q
                         net (fo=10, routed)          0.932    -1.009    vga_i/vcount_reg[0]
    SLICE_X52Y93         LUT5 (Prop_lut5_I3_O)        0.152    -0.857 f  vga_i/vcount[9]_i_7/O
                         net (fo=5, routed)           0.534    -0.323    vga_i/vcount[9]_i_7_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.326     0.003 f  vga_i/pix_r_OBUF[3]_inst_i_2/O
                         net (fo=22, routed)          2.713     2.717    vga_i/pix_r_OBUF[3]_inst_i_2_n_0
    SLICE_X14Y89         LUT3 (Prop_lut3_I0_O)        0.124     2.841 r  vga_i/pix_g_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.423     8.264    pix_g_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    11.802 r  pix_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.802    pix_g[0]
    C6                                                                r  pix_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_i/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.179ns  (logic 4.862ns (34.286%)  route 9.318ns (65.714%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.625    -2.396    vga_i/CLK
    SLICE_X53Y93         FDRE                                         r  vga_i/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.940 r  vga_i/vcount_reg[0]/Q
                         net (fo=10, routed)          0.932    -1.009    vga_i/vcount_reg[0]
    SLICE_X52Y93         LUT5 (Prop_lut5_I3_O)        0.152    -0.857 f  vga_i/vcount[9]_i_7/O
                         net (fo=5, routed)           0.534    -0.323    vga_i/vcount[9]_i_7_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.326     0.003 f  vga_i/pix_r_OBUF[3]_inst_i_2/O
                         net (fo=22, routed)          2.717     2.720    vga_i/pix_r_OBUF[3]_inst_i_2_n_0
    SLICE_X14Y90         LUT3 (Prop_lut3_I0_O)        0.152     2.872 r  vga_i/pix_b_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.135     8.007    pix_b_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.776    11.783 r  pix_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.783    pix_b[3]
    D8                                                                r  pix_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_i/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.157ns  (logic 4.593ns (32.444%)  route 9.564ns (67.556%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.625    -2.396    vga_i/CLK
    SLICE_X53Y93         FDRE                                         r  vga_i/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.940 r  vga_i/vcount_reg[0]/Q
                         net (fo=10, routed)          0.932    -1.009    vga_i/vcount_reg[0]
    SLICE_X52Y93         LUT5 (Prop_lut5_I3_O)        0.152    -0.857 f  vga_i/vcount[9]_i_7/O
                         net (fo=5, routed)           0.534    -0.323    vga_i/vcount[9]_i_7_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.326     0.003 f  vga_i/pix_r_OBUF[3]_inst_i_2/O
                         net (fo=22, routed)          2.716     2.719    vga_i/pix_r_OBUF[3]_inst_i_2_n_0
    SLICE_X14Y90         LUT3 (Prop_lut3_I0_O)        0.124     2.843 r  vga_i/pix_r_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.382     8.226    pix_r_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    11.761 r  pix_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.761    pix_r[2]
    C5                                                                r  pix_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_i/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.086ns  (logic 4.605ns (32.693%)  route 9.481ns (67.307%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.625    -2.396    vga_i/CLK
    SLICE_X53Y93         FDRE                                         r  vga_i/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.940 r  vga_i/vcount_reg[0]/Q
                         net (fo=10, routed)          0.932    -1.009    vga_i/vcount_reg[0]
    SLICE_X52Y93         LUT5 (Prop_lut5_I3_O)        0.152    -0.857 f  vga_i/vcount[9]_i_7/O
                         net (fo=5, routed)           0.534    -0.323    vga_i/vcount[9]_i_7_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.326     0.003 f  vga_i/pix_r_OBUF[3]_inst_i_2/O
                         net (fo=22, routed)          2.669     2.673    vga_i/pix_r_OBUF[3]_inst_i_2_n_0
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.124     2.797 r  vga_i/pix_b_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.346     8.142    pix_b_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    11.689 r  pix_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.689    pix_b[0]
    B7                                                                r  pix_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_i/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.021ns  (logic 4.581ns (32.675%)  route 9.440ns (67.325%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.625    -2.396    vga_i/CLK
    SLICE_X53Y93         FDRE                                         r  vga_i/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.940 r  vga_i/vcount_reg[0]/Q
                         net (fo=10, routed)          0.932    -1.009    vga_i/vcount_reg[0]
    SLICE_X52Y93         LUT5 (Prop_lut5_I3_O)        0.152    -0.857 f  vga_i/vcount[9]_i_7/O
                         net (fo=5, routed)           0.534    -0.323    vga_i/vcount[9]_i_7_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.326     0.003 f  vga_i/pix_r_OBUF[3]_inst_i_2/O
                         net (fo=22, routed)          2.717     2.720    vga_i/pix_r_OBUF[3]_inst_i_2_n_0
    SLICE_X14Y90         LUT3 (Prop_lut3_I0_O)        0.124     2.844 r  vga_i/pix_b_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.257     8.101    pix_b_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    11.625 r  pix_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.625    pix_b[2]
    D7                                                                r  pix_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_i/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.016ns  (logic 4.863ns (34.699%)  route 9.152ns (65.301%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.625    -2.396    vga_i/CLK
    SLICE_X53Y93         FDRE                                         r  vga_i/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.940 r  vga_i/vcount_reg[0]/Q
                         net (fo=10, routed)          0.932    -1.009    vga_i/vcount_reg[0]
    SLICE_X52Y93         LUT5 (Prop_lut5_I3_O)        0.152    -0.857 f  vga_i/vcount[9]_i_7/O
                         net (fo=5, routed)           0.534    -0.323    vga_i/vcount[9]_i_7_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.326     0.003 f  vga_i/pix_r_OBUF[3]_inst_i_2/O
                         net (fo=22, routed)          2.722     2.726    vga_i/pix_r_OBUF[3]_inst_i_2_n_0
    SLICE_X14Y89         LUT3 (Prop_lut3_I0_O)        0.150     2.876 r  vga_i/pix_r_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.964     7.840    pix_r_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.779    11.619 r  pix_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.619    pix_r[1]
    B4                                                                r  pix_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_i/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.988ns  (logic 4.874ns (34.840%)  route 9.115ns (65.160%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.233     1.233    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.625    -2.396    vga_i/CLK
    SLICE_X53Y93         FDRE                                         r  vga_i/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.456    -1.940 r  vga_i/vcount_reg[0]/Q
                         net (fo=10, routed)          0.932    -1.009    vga_i/vcount_reg[0]
    SLICE_X52Y93         LUT5 (Prop_lut5_I3_O)        0.152    -0.857 f  vga_i/vcount[9]_i_7/O
                         net (fo=5, routed)           0.534    -0.323    vga_i/vcount[9]_i_7_n_0
    SLICE_X52Y92         LUT6 (Prop_lut6_I0_O)        0.326     0.003 f  vga_i/pix_r_OBUF[3]_inst_i_2/O
                         net (fo=22, routed)          2.716     2.719    vga_i/pix_r_OBUF[3]_inst_i_2_n_0
    SLICE_X14Y90         LUT3 (Prop_lut3_I0_O)        0.157     2.876 r  vga_i/pix_r_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.933     7.809    pix_r_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.783    11.592 r  pix_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.592    pix_r[3]
    A4                                                                r  pix_r[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_i/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.198ns  (logic 1.511ns (47.257%)  route 1.686ns (52.743%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.564    -0.850    vga_i/CLK
    SLICE_X46Y88         FDRE                                         r  vga_i/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.148    -0.702 f  vga_i/hcount_reg[9]/Q
                         net (fo=6, routed)           0.157    -0.545    vga_i/hcount_reg[9]
    SLICE_X46Y88         LUT4 (Prop_lut4_I1_O)        0.098    -0.447 r  vga_i/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.530     1.083    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     2.348 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.348    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_i/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.207ns  (logic 1.493ns (46.543%)  route 1.715ns (53.457%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.564    -0.850    vga_i/CLK
    SLICE_X53Y93         FDRE                                         r  vga_i/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.128    -0.722 f  vga_i/vcount_reg[3]/Q
                         net (fo=7, routed)           0.176    -0.546    vga_i/vcount_reg[3]
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.099    -0.447 r  vga_i/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.538     1.092    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     2.357 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.357    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawcon_inst/draw_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.585ns  (logic 1.513ns (42.209%)  route 2.072ns (57.791%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.573    -0.841    drawcon_inst/CLK
    SLICE_X13Y89         FDRE                                         r  drawcon_inst/draw_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.700 r  drawcon_inst/draw_r_reg[1]/Q
                         net (fo=1, routed)           0.126    -0.574    vga_i/pix_r[3][1]
    SLICE_X14Y89         LUT3 (Prop_lut3_I2_O)        0.049    -0.525 r  vga_i/pix_r_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.945     1.421    pix_r_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.323     2.744 r  pix_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.744    pix_r[1]
    B4                                                                r  pix_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawcon_inst/draw_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.610ns  (logic 1.440ns (39.902%)  route 2.170ns (60.098%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.573    -0.841    drawcon_inst/CLK
    SLICE_X13Y89         FDRE                                         r  drawcon_inst/draw_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.700 r  drawcon_inst/draw_r_reg[0]/Q
                         net (fo=1, routed)           0.239    -0.461    vga_i/pix_r[3][0]
    SLICE_X14Y89         LUT3 (Prop_lut3_I2_O)        0.045    -0.416 r  vga_i/pix_r_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.930     1.515    pix_r_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     2.769 r  pix_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.769    pix_r[0]
    A3                                                                r  pix_r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawcon_inst/draw_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.704ns  (logic 1.534ns (41.419%)  route 2.170ns (58.581%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.574    -0.840    drawcon_inst/CLK
    SLICE_X12Y90         FDRE                                         r  drawcon_inst/draw_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.676 r  drawcon_inst/draw_r_reg[3]/Q
                         net (fo=1, routed)           0.238    -0.438    vga_i/pix_r[3][3]
    SLICE_X14Y90         LUT3 (Prop_lut3_I2_O)        0.044    -0.394 r  vga_i/pix_r_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.932     1.538    pix_r_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.326     2.864 r  pix_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.864    pix_r[3]
    A4                                                                r  pix_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawcon_inst/draw_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.736ns  (logic 1.433ns (38.370%)  route 2.302ns (61.630%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.573    -0.841    drawcon_inst/CLK
    SLICE_X12Y89         FDRE                                         r  drawcon_inst/draw_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.677 r  drawcon_inst/draw_b_reg[2]/Q
                         net (fo=1, routed)           0.264    -0.412    vga_i/pix_b[3][2]
    SLICE_X14Y90         LUT3 (Prop_lut3_I2_O)        0.045    -0.367 r  vga_i/pix_b_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.038     1.670    pix_b_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     2.895 r  pix_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.895    pix_b[2]
    D7                                                                r  pix_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawcon_inst/draw_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.775ns  (logic 1.536ns (40.700%)  route 2.238ns (59.300%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.573    -0.841    drawcon_inst/CLK
    SLICE_X12Y89         FDRE                                         r  drawcon_inst/draw_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.677 r  drawcon_inst/draw_b_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.493    vga_i/pix_b[3][3]
    SLICE_X14Y90         LUT3 (Prop_lut3_I2_O)        0.047    -0.446 r  vga_i/pix_b_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.055     1.608    pix_b_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.325     2.934 r  pix_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.934    pix_b[3]
    D8                                                                r  pix_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawcon_inst/draw_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.799ns  (logic 1.434ns (37.744%)  route 2.365ns (62.256%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.573    -0.841    drawcon_inst/CLK
    SLICE_X13Y89         FDRE                                         r  drawcon_inst/draw_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.700 r  drawcon_inst/draw_b_reg[0]/Q
                         net (fo=1, routed)           0.265    -0.435    vga_i/pix_b[3][0]
    SLICE_X15Y89         LUT3 (Prop_lut3_I2_O)        0.045    -0.390 r  vga_i/pix_b_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.100     1.710    pix_b_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     2.958 r  pix_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.958    pix_b[0]
    B7                                                                r  pix_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawcon_inst/draw_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.810ns  (logic 1.422ns (37.321%)  route 2.388ns (62.679%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.573    -0.841    drawcon_inst/CLK
    SLICE_X13Y89         FDRE                                         r  drawcon_inst/draw_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.700 r  drawcon_inst/draw_r_reg[2]/Q
                         net (fo=1, routed)           0.240    -0.460    vga_i/pix_r[3][2]
    SLICE_X14Y90         LUT3 (Prop_lut3_I2_O)        0.045    -0.415 r  vga_i/pix_r_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.148     1.733    pix_r_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     2.969 r  pix_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.969    pix_r[2]
    C5                                                                r  pix_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawcon_inst/draw_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            pix_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.844ns  (logic 1.433ns (37.276%)  route 2.411ns (62.724%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.440     0.440    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.573    -0.841    drawcon_inst/CLK
    SLICE_X13Y88         FDRE                                         r  drawcon_inst/draw_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.700 r  drawcon_inst/draw_g_reg[2]/Q
                         net (fo=1, routed)           0.324    -0.376    vga_i/pix_g[3][2]
    SLICE_X14Y90         LUT3 (Prop_lut3_I2_O)        0.045    -0.331 r  vga_i/pix_g_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.087     1.756    pix_g_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     3.004 r  pix_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.004    pix_g[2]
    B6                                                                r  pix_g[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@35.000ns period=70.000ns})
  Destination:            inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.632ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     35.000    35.000 f  
    E3                   IBUF                         0.000    35.000 f  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480    35.480    inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    32.317 f  inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    32.861    inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    32.890 f  inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    33.713    inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@35.000ns period=70.000ns})
  Destination:            inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.632ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -2.926    inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           293 Endpoints
Min Delay           293 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            drawcon_inst/bul12_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.407ns  (logic 1.631ns (15.672%)  route 8.776ns (84.328%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=234, routed)         7.576     9.083    head_inst/rst_IBUF
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.124     9.207 r  head_inst/bul12_addr[5]_i_1/O
                         net (fo=7, routed)           1.200    10.407    drawcon_inst/bul12_addr_reg[5]_0[0]
    SLICE_X8Y76          FDRE                                         r  drawcon_inst/bul12_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.509    -2.922    drawcon_inst/CLK
    SLICE_X8Y76          FDRE                                         r  drawcon_inst/bul12_addr_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            drawcon_inst/bul12_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.407ns  (logic 1.631ns (15.672%)  route 8.776ns (84.328%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=234, routed)         7.576     9.083    head_inst/rst_IBUF
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.124     9.207 r  head_inst/bul12_addr[5]_i_1/O
                         net (fo=7, routed)           1.200    10.407    drawcon_inst/bul12_addr_reg[5]_0[0]
    SLICE_X8Y76          FDRE                                         r  drawcon_inst/bul12_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.509    -2.922    drawcon_inst/CLK
    SLICE_X8Y76          FDRE                                         r  drawcon_inst/bul12_addr_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            drawcon_inst/bul12_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.407ns  (logic 1.631ns (15.672%)  route 8.776ns (84.328%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=234, routed)         7.576     9.083    head_inst/rst_IBUF
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.124     9.207 r  head_inst/bul12_addr[5]_i_1/O
                         net (fo=7, routed)           1.200    10.407    drawcon_inst/bul12_addr_reg[5]_0[0]
    SLICE_X8Y76          FDRE                                         r  drawcon_inst/bul12_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.509    -2.922    drawcon_inst/CLK
    SLICE_X8Y76          FDRE                                         r  drawcon_inst/bul12_addr_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            drawcon_inst/bul12_addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.407ns  (logic 1.631ns (15.672%)  route 8.776ns (84.328%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=234, routed)         7.576     9.083    head_inst/rst_IBUF
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.124     9.207 r  head_inst/bul12_addr[5]_i_1/O
                         net (fo=7, routed)           1.200    10.407    drawcon_inst/bul12_addr_reg[5]_0[0]
    SLICE_X8Y76          FDRE                                         r  drawcon_inst/bul12_addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.509    -2.922    drawcon_inst/CLK
    SLICE_X8Y76          FDRE                                         r  drawcon_inst/bul12_addr_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            drawcon_inst/bul12_addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.407ns  (logic 1.631ns (15.672%)  route 8.776ns (84.328%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=234, routed)         7.576     9.083    head_inst/rst_IBUF
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.124     9.207 r  head_inst/bul12_addr[5]_i_1/O
                         net (fo=7, routed)           1.200    10.407    drawcon_inst/bul12_addr_reg[5]_0[0]
    SLICE_X8Y76          FDRE                                         r  drawcon_inst/bul12_addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.509    -2.922    drawcon_inst/CLK
    SLICE_X8Y76          FDRE                                         r  drawcon_inst/bul12_addr_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            drawcon_inst/bul12_addr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.407ns  (logic 1.631ns (15.672%)  route 8.776ns (84.328%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=234, routed)         7.576     9.083    head_inst/rst_IBUF
    SLICE_X38Y75         LUT6 (Prop_lut6_I4_O)        0.124     9.207 r  head_inst/bul12_addr[5]_i_1/O
                         net (fo=7, routed)           1.200    10.407    drawcon_inst/bul12_addr_reg[5]_0[0]
    SLICE_X8Y76          FDRE                                         r  drawcon_inst/bul12_addr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.509    -2.922    drawcon_inst/CLK
    SLICE_X8Y76          FDRE                                         r  drawcon_inst/bul12_addr_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            drawcon_inst/bul11_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.280ns  (logic 1.631ns (15.866%)  route 8.649ns (84.134%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -2.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=234, routed)         6.841     8.348    vga_i/rst_IBUF
    SLICE_X43Y78         LUT5 (Prop_lut5_I3_O)        0.124     8.472 r  vga_i/bul11_addr[5]_i_1/O
                         net (fo=6, routed)           1.808    10.280    drawcon_inst/bul11_addr_reg[5]_0[0]
    SLICE_X8Y94          FDRE                                         r  drawcon_inst/bul11_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.524    -2.907    drawcon_inst/CLK
    SLICE_X8Y94          FDRE                                         r  drawcon_inst/bul11_addr_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            drawcon_inst/bul11_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.280ns  (logic 1.631ns (15.866%)  route 8.649ns (84.134%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -2.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=234, routed)         6.841     8.348    vga_i/rst_IBUF
    SLICE_X43Y78         LUT5 (Prop_lut5_I3_O)        0.124     8.472 r  vga_i/bul11_addr[5]_i_1/O
                         net (fo=6, routed)           1.808    10.280    drawcon_inst/bul11_addr_reg[5]_0[0]
    SLICE_X8Y94          FDRE                                         r  drawcon_inst/bul11_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.524    -2.907    drawcon_inst/CLK
    SLICE_X8Y94          FDRE                                         r  drawcon_inst/bul11_addr_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            drawcon_inst/bul11_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.280ns  (logic 1.631ns (15.866%)  route 8.649ns (84.134%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -2.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=234, routed)         6.841     8.348    vga_i/rst_IBUF
    SLICE_X43Y78         LUT5 (Prop_lut5_I3_O)        0.124     8.472 r  vga_i/bul11_addr[5]_i_1/O
                         net (fo=6, routed)           1.808    10.280    drawcon_inst/bul11_addr_reg[5]_0[0]
    SLICE_X8Y94          FDRE                                         r  drawcon_inst/bul11_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.524    -2.907    drawcon_inst/CLK
    SLICE_X8Y94          FDRE                                         r  drawcon_inst/bul11_addr_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            drawcon_inst/bul11_addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.280ns  (logic 1.631ns (15.866%)  route 8.649ns (84.134%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -2.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=234, routed)         6.841     8.348    vga_i/rst_IBUF
    SLICE_X43Y78         LUT5 (Prop_lut5_I3_O)        0.124     8.472 r  vga_i/bul11_addr[5]_i_1/O
                         net (fo=6, routed)           1.808    10.280    drawcon_inst/bul11_addr_reg[5]_0[0]
    SLICE_X8Y94          FDRE                                         r  drawcon_inst/bul11_addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          1.162     1.162    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         1.524    -2.907    drawcon_inst/CLK
    SLICE_X8Y94          FDRE                                         r  drawcon_inst/bul11_addr_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bg_inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drawcon_inst/car_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.789%)  route 0.460ns (71.211%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE                         0.000     0.000 r  bg_inst/state_reg/C
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bg_inst/state_reg/Q
                         net (fo=25, routed)          0.460     0.601    vga_i/st
    SLICE_X35Y89         LUT6 (Prop_lut6_I1_O)        0.045     0.646 r  vga_i/car_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.646    drawcon_inst/car_addr_reg[0]_0
    SLICE_X35Y89         FDRE                                         r  drawcon_inst/car_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.839    -1.272    drawcon_inst/CLK
    SLICE_X35Y89         FDRE                                         r  drawcon_inst/car_addr_reg[0]/C

Slack:                    inf
  Source:                 bg_inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drawcon_inst/chosen_rom_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.186ns (25.074%)  route 0.556ns (74.926%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE                         0.000     0.000 r  bg_inst/state_reg/C
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bg_inst/state_reg/Q
                         net (fo=25, routed)          0.556     0.697    drawcon_inst/st
    SLICE_X60Y75         LUT3 (Prop_lut3_I1_O)        0.045     0.742 r  drawcon_inst/chosen_rom[0]_i_1/O
                         net (fo=1, routed)           0.000     0.742    drawcon_inst/chosen_rom[0]_i_1_n_0
    SLICE_X60Y75         FDRE                                         r  drawcon_inst/chosen_rom_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.821    -1.290    drawcon_inst/CLK
    SLICE_X60Y75         FDRE                                         r  drawcon_inst/chosen_rom_reg[0]/C

Slack:                    inf
  Source:                 bg_inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drawcon_inst/chosen_rom_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.189ns (25.376%)  route 0.556ns (74.624%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE                         0.000     0.000 r  bg_inst/state_reg/C
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bg_inst/state_reg/Q
                         net (fo=25, routed)          0.556     0.697    drawcon_inst/st
    SLICE_X60Y75         LUT3 (Prop_lut3_I1_O)        0.048     0.745 r  drawcon_inst/chosen_rom[1]_i_1/O
                         net (fo=1, routed)           0.000     0.745    drawcon_inst/chosen_rom[1]_i_1_n_0
    SLICE_X60Y75         FDRE                                         r  drawcon_inst/chosen_rom_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.821    -1.290    drawcon_inst/CLK
    SLICE_X60Y75         FDRE                                         r  drawcon_inst/chosen_rom_reg[1]/C

Slack:                    inf
  Source:                 bg_inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drawcon_inst/chosen_rom_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.487%)  route 0.574ns (75.513%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE                         0.000     0.000 r  bg_inst/state_reg/C
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bg_inst/state_reg/Q
                         net (fo=25, routed)          0.574     0.715    drawcon_inst/st
    SLICE_X62Y82         LUT3 (Prop_lut3_I1_O)        0.045     0.760 r  drawcon_inst/chosen_rom[8]_i_1/O
                         net (fo=1, routed)           0.000     0.760    drawcon_inst/chosen_rom[8]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  drawcon_inst/chosen_rom_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.831    -1.280    drawcon_inst/CLK
    SLICE_X62Y82         FDRE                                         r  drawcon_inst/chosen_rom_reg[8]/C

Slack:                    inf
  Source:                 bg_inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drawcon_inst/chosen_rom_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.189ns (24.784%)  route 0.574ns (75.216%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE                         0.000     0.000 r  bg_inst/state_reg/C
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bg_inst/state_reg/Q
                         net (fo=25, routed)          0.574     0.715    drawcon_inst/st
    SLICE_X62Y82         LUT3 (Prop_lut3_I1_O)        0.048     0.763 r  drawcon_inst/chosen_rom[9]_i_1/O
                         net (fo=1, routed)           0.000     0.763    drawcon_inst/chosen_rom[9]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  drawcon_inst/chosen_rom_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.831    -1.280    drawcon_inst/CLK
    SLICE_X62Y82         FDRE                                         r  drawcon_inst/chosen_rom_reg[9]/C

Slack:                    inf
  Source:                 bg_inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drawcon_inst/chosen_rom_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.184ns (22.179%)  route 0.646ns (77.821%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE                         0.000     0.000 r  bg_inst/state_reg/C
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bg_inst/state_reg/Q
                         net (fo=25, routed)          0.646     0.787    drawcon_inst/st
    SLICE_X62Y82         LUT3 (Prop_lut3_I1_O)        0.043     0.830 r  drawcon_inst/chosen_rom[11]_i_1/O
                         net (fo=1, routed)           0.000     0.830    drawcon_inst/chosen_rom[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  drawcon_inst/chosen_rom_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.831    -1.280    drawcon_inst/CLK
    SLICE_X62Y82         FDRE                                         r  drawcon_inst/chosen_rom_reg[11]/C

Slack:                    inf
  Source:                 bg_inst/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drawcon_inst/chosen_rom_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.366%)  route 0.646ns (77.634%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE                         0.000     0.000 r  bg_inst/state_reg/C
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bg_inst/state_reg/Q
                         net (fo=25, routed)          0.646     0.787    drawcon_inst/st
    SLICE_X62Y82         LUT3 (Prop_lut3_I1_O)        0.045     0.832 r  drawcon_inst/chosen_rom[10]_i_1/O
                         net (fo=1, routed)           0.000     0.832    drawcon_inst/chosen_rom[10]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  drawcon_inst/chosen_rom_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.831    -1.280    drawcon_inst/CLK
    SLICE_X62Y82         FDRE                                         r  drawcon_inst/chosen_rom_reg[10]/C

Slack:                    inf
  Source:                 top_inst/tBullet_active_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drawcon_inst/bul24_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.231ns (25.912%)  route 0.660ns (74.088%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE                         0.000     0.000 r  top_inst/tBullet_active_reg[3]/C
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_inst/tBullet_active_reg[3]/Q
                         net (fo=7, routed)           0.181     0.322    top_inst/tBullet_active[3]
    SLICE_X37Y88         LUT5 (Prop_lut5_I1_O)        0.045     0.367 r  top_inst/bul24_addr[5]_i_7/O
                         net (fo=15, routed)          0.354     0.722    top_inst/bul24_addr[5]_i_7_n_0
    SLICE_X29Y87         LUT4 (Prop_lut4_I1_O)        0.045     0.767 r  top_inst/bul24_addr[5]_i_2/O
                         net (fo=7, routed)           0.125     0.891    drawcon_inst/bul24_addr_reg[5]_0[0]
    SLICE_X30Y87         FDRE                                         r  drawcon_inst/bul24_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.838    -1.273    drawcon_inst/CLK
    SLICE_X30Y87         FDRE                                         r  drawcon_inst/bul24_addr_reg[0]/C

Slack:                    inf
  Source:                 top_inst/tBullet_active_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drawcon_inst/bul24_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.231ns (25.735%)  route 0.667ns (74.265%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE                         0.000     0.000 r  top_inst/tBullet_active_reg[3]/C
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_inst/tBullet_active_reg[3]/Q
                         net (fo=7, routed)           0.181     0.322    top_inst/tBullet_active[3]
    SLICE_X37Y88         LUT5 (Prop_lut5_I1_O)        0.045     0.367 r  top_inst/bul24_addr[5]_i_7/O
                         net (fo=15, routed)          0.354     0.722    top_inst/bul24_addr[5]_i_7_n_0
    SLICE_X29Y87         LUT4 (Prop_lut4_I1_O)        0.045     0.767 r  top_inst/bul24_addr[5]_i_2/O
                         net (fo=7, routed)           0.131     0.898    drawcon_inst/bul24_addr_reg[5]_0[0]
    SLICE_X29Y88         FDRE                                         r  drawcon_inst/bul24_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.840    -1.271    drawcon_inst/CLK
    SLICE_X29Y88         FDRE                                         r  drawcon_inst/bul24_addr_reg[1]/C

Slack:                    inf
  Source:                 top_inst/tBullet_active_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drawcon_inst/bul24_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.231ns (25.735%)  route 0.667ns (74.265%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.681ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE                         0.000     0.000 r  top_inst/tBullet_active_reg[3]/C
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_inst/tBullet_active_reg[3]/Q
                         net (fo=7, routed)           0.181     0.322    top_inst/tBullet_active[3]
    SLICE_X37Y88         LUT5 (Prop_lut5_I1_O)        0.045     0.367 r  top_inst/bul24_addr[5]_i_7/O
                         net (fo=15, routed)          0.354     0.722    top_inst/bul24_addr[5]_i_7_n_0
    SLICE_X29Y87         LUT4 (Prop_lut4_I1_O)        0.045     0.767 r  top_inst/bul24_addr[5]_i_2/O
                         net (fo=7, routed)           0.131     0.898    drawcon_inst/bul24_addr_reg[5]_0[0]
    SLICE_X29Y88         FDRE                                         r  drawcon_inst/bul24_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=23, routed)          0.480     0.480    inst/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  inst/inst/clkout1_buf/O
                         net (fo=425, routed)         0.840    -1.271    drawcon_inst/CLK
    SLICE_X29Y88         FDRE                                         r  drawcon_inst/bul24_addr_reg[2]/C





