read -sv run_verilog_mid/adder_32b_9_71_64829a4f00217c41c7f016ec40ca0d41.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_71_64829a4f00217c41c7f016ec40ca0d41_yosys.v
