

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_142_4'
================================================================
* Date:           Sun Nov 20 13:42:10 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        gemm-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       69|       69|  0.690 us|  0.690 us|   69|   69|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_142_4  |       67|       67|         5|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      27|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|      94|     131|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     268|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     362|     290|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |hadd_16ns_16ns_16_2_full_dsp_1_U44  |hadd_16ns_16ns_16_2_full_dsp_1  |        0|   2|  94|  113|    0|
    |mux_21_16_1_1_U46                   |mux_21_16_1_1                   |        0|   0|   0|    9|    0|
    |mux_21_16_1_1_U47                   |mux_21_16_1_1                   |        0|   0|   0|    9|    0|
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |Total                               |                                |        0|   2|  94|  131|    0|
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln142_fu_197_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln142_fu_191_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  27|          15|          11|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    7|         14|
    |j_4_fu_76                |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |j_4_fu_76                         |   7|   0|    7|          0|
    |lshr_ln6_reg_288                  |   5|   0|    5|          0|
    |mul2_reg_326                      |  16|   0|   16|          0|
    |reg_file_4_0_addr_reg_314         |  11|   0|   11|          0|
    |reg_file_4_1_addr_reg_320         |  11|   0|   11|          0|
    |tmp_35_reg_331                    |  16|   0|   16|          0|
    |trunc_ln146_reg_303               |   1|   0|    1|          0|
    |reg_file_4_0_addr_reg_314         |  64|  32|   11|          0|
    |reg_file_4_1_addr_reg_320         |  64|  32|   11|          0|
    |trunc_ln146_reg_303               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 268|  96|   99|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_4|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_4|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_4|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_4|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_4|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_4|  return value|
|grp_fu_143_p_din0      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_4|  return value|
|grp_fu_143_p_din1      |  out|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_4|  return value|
|grp_fu_143_p_dout0     |   in|   16|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_4|  return value|
|grp_fu_143_p_ce        |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_142_4|  return value|
|reg_file_4_1_address0  |  out|   11|   ap_memory|                       reg_file_4_1|         array|
|reg_file_4_1_ce0       |  out|    1|   ap_memory|                       reg_file_4_1|         array|
|reg_file_4_1_we0       |  out|    1|   ap_memory|                       reg_file_4_1|         array|
|reg_file_4_1_d0        |  out|   16|   ap_memory|                       reg_file_4_1|         array|
|reg_file_4_1_address1  |  out|   11|   ap_memory|                       reg_file_4_1|         array|
|reg_file_4_1_ce1       |  out|    1|   ap_memory|                       reg_file_4_1|         array|
|reg_file_4_1_q1        |   in|   16|   ap_memory|                       reg_file_4_1|         array|
|reg_file_4_0_address0  |  out|   11|   ap_memory|                       reg_file_4_0|         array|
|reg_file_4_0_ce0       |  out|    1|   ap_memory|                       reg_file_4_0|         array|
|reg_file_4_0_we0       |  out|    1|   ap_memory|                       reg_file_4_0|         array|
|reg_file_4_0_d0        |  out|   16|   ap_memory|                       reg_file_4_0|         array|
|reg_file_4_0_address1  |  out|   11|   ap_memory|                       reg_file_4_0|         array|
|reg_file_4_0_ce1       |  out|    1|   ap_memory|                       reg_file_4_0|         array|
|reg_file_4_0_q1        |   in|   16|   ap_memory|                       reg_file_4_0|         array|
|reg_file_3_1_address0  |  out|   11|   ap_memory|                       reg_file_3_1|         array|
|reg_file_3_1_ce0       |  out|    1|   ap_memory|                       reg_file_3_1|         array|
|reg_file_3_1_q0        |   in|   16|   ap_memory|                       reg_file_3_1|         array|
|reg_file_3_0_address0  |  out|   11|   ap_memory|                       reg_file_3_0|         array|
|reg_file_3_0_ce0       |  out|    1|   ap_memory|                       reg_file_3_0|         array|
|reg_file_3_0_q0        |   in|   16|   ap_memory|                       reg_file_3_0|         array|
|k                      |   in|    6|     ap_none|                                  k|        scalar|
|tmp_1                  |   in|   16|     ap_none|                              tmp_1|        scalar|
|tmp_38                 |   in|    6|     ap_none|                             tmp_38|        scalar|
+-----------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j_4 = alloca i32 1"   --->   Operation 8 'alloca' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_38_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %tmp_38"   --->   Operation 9 'read' 'tmp_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_1_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %tmp_1"   --->   Operation 10 'read' 'tmp_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %k"   --->   Operation 11 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j_4"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc33"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j = load i7 %j_4" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 18 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.81ns)   --->   "%icmp_ln142 = icmp_eq  i7 %j, i7 64" [gemm-max-sharing/src/correlation.cpp:142]   --->   Operation 19 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.77ns)   --->   "%add_ln142 = add i7 %j, i7 1" [gemm-max-sharing/src/correlation.cpp:142]   --->   Operation 21 'add' 'add_ln142' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln142, void %fpga_resource_limit_hint.for.inc33.3_begin, void %fpga_resource_limit_hint.VITIS_LOOP_142_4.2_end.exitStub" [gemm-max-sharing/src/correlation.cpp:142]   --->   Operation 22 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [gemm-max-sharing/src/correlation.cpp:142]   --->   Operation 23 'specregionbegin' 'rbegin7' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21" [gemm-max-sharing/src/correlation.cpp:142]   --->   Operation 24 'specregionbegin' 'rbegin9' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j, i32 1, i32 5" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 25 'partselect' 'lshr_ln6' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add_ln2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %k_read, i5 %lshr_ln6" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 26 'bitconcatenate' 'add_ln2' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i11 %add_ln2" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 27 'zext' 'zext_ln146' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln146" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 28 'getelementptr' 'reg_file_3_0_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln146" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 29 'getelementptr' 'reg_file_3_1_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln146 = trunc i7 %j" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 30 'trunc' 'trunc_ln146' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%reg_file_3_0_load = load i11 %reg_file_3_0_addr" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 31 'load' 'reg_file_3_0_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%reg_file_3_1_load = load i11 %reg_file_3_1_addr" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 32 'load' 'reg_file_3_1_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %trunc_ln146, void %arrayidx3246.case.0, void %arrayidx3246.case.1" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 33 'br' 'br_ln146' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_22, void @empty_12, void @empty_12, void @empty_12" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 34 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin9" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 35 'specregionend' 'rend10' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_10, void @empty_12, void @empty_12, void @empty_12" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 36 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin7" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 37 'specregionend' 'rend8' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln142 = store i7 %add_ln142, i7 %j_4" [gemm-max-sharing/src/correlation.cpp:142]   --->   Operation 38 'store' 'store_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc33"   --->   Operation 39 'br' 'br_ln0' <Predicate = (!icmp_ln142)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 40 [1/2] (1.23ns)   --->   "%reg_file_3_0_load = load i11 %reg_file_3_0_addr" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 40 'load' 'reg_file_3_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 41 [1/2] (1.23ns)   --->   "%reg_file_3_1_load = load i11 %reg_file_3_1_addr" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 41 'load' 'reg_file_3_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_3_0_load, i16 %reg_file_3_1_load, i1 %trunc_ln146" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 42 'mux' 'tmp_s' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [2/2] (4.72ns)   --->   "%mul2 = hmul i16 %tmp_1_read, i16 %tmp_s" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 43 'hmul' 'mul2' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%add_ln146_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %tmp_38_read, i5 %lshr_ln6" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 44 'bitconcatenate' 'add_ln146_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln146_1 = zext i11 %add_ln146_1" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 45 'zext' 'zext_ln146_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln146_1" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 46 'getelementptr' 'reg_file_4_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln146_1" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 47 'getelementptr' 'reg_file_4_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 48 'load' 'reg_file_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 49 [2/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 49 'load' 'reg_file_4_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 4.72>
ST_3 : Operation 50 [1/2] (4.72ns)   --->   "%mul2 = hmul i16 %tmp_1_read, i16 %tmp_s" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 50 'hmul' 'mul2' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 51 'load' 'reg_file_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 52 [1/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 52 'load' 'reg_file_4_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 53 [1/1] (0.42ns)   --->   "%tmp_35 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_4_0_load, i16 %reg_file_4_1_load, i1 %trunc_ln146" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 53 'mux' 'tmp_35' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.90>
ST_4 : Operation 54 [2/2] (5.90ns)   --->   "%add = hadd i16 %tmp_35, i16 %mul2" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 54 'hadd' 'add' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (icmp_ln142)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln143 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [gemm-max-sharing/src/correlation.cpp:143]   --->   Operation 55 'specpipeline' 'specpipeline_ln143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [gemm-max-sharing/src/correlation.cpp:130]   --->   Operation 56 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/2] (5.90ns)   --->   "%add = hadd i16 %tmp_35, i16 %mul2" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 57 'hadd' 'add' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (1.23ns)   --->   "%store_ln146 = store i16 %add, i11 %reg_file_4_0_addr" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 58 'store' 'store_ln146' <Predicate = (!trunc_ln146)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln146 = br void %fpga_resource_limit_hint.for.inc33.4_end" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 59 'br' 'br_ln146' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln146 = store i16 %add, i11 %reg_file_4_1_addr" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 60 'store' 'store_ln146' <Predicate = (trunc_ln146)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln146 = br void %fpga_resource_limit_hint.for.inc33.4_end" [gemm-max-sharing/src/correlation.cpp:146]   --->   Operation 61 'br' 'br_ln146' <Predicate = (trunc_ln146)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ reg_file_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ reg_file_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_38]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_4                     (alloca           ) [ 010000]
tmp_38_read             (read             ) [ 011000]
tmp_1_read              (read             ) [ 011100]
k_read                  (read             ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
store_ln0               (store            ) [ 000000]
br_ln0                  (br               ) [ 000000]
j                       (load             ) [ 000000]
icmp_ln142              (icmp             ) [ 011110]
empty                   (speclooptripcount) [ 000000]
add_ln142               (add              ) [ 000000]
br_ln142                (br               ) [ 000000]
rbegin7                 (specregionbegin  ) [ 000000]
rbegin9                 (specregionbegin  ) [ 000000]
lshr_ln6                (partselect       ) [ 011000]
add_ln2                 (bitconcatenate   ) [ 000000]
zext_ln146              (zext             ) [ 000000]
reg_file_3_0_addr       (getelementptr    ) [ 011000]
reg_file_3_1_addr       (getelementptr    ) [ 011000]
trunc_ln146             (trunc            ) [ 011111]
br_ln146                (br               ) [ 000000]
specresourcelimit_ln146 (specresourcelimit) [ 000000]
rend10                  (specregionend    ) [ 000000]
specresourcelimit_ln146 (specresourcelimit) [ 000000]
rend8                   (specregionend    ) [ 000000]
store_ln142             (store            ) [ 000000]
br_ln0                  (br               ) [ 000000]
reg_file_3_0_load       (load             ) [ 000000]
reg_file_3_1_load       (load             ) [ 000000]
tmp_s                   (mux              ) [ 010100]
add_ln146_1             (bitconcatenate   ) [ 000000]
zext_ln146_1            (zext             ) [ 000000]
reg_file_4_0_addr       (getelementptr    ) [ 010111]
reg_file_4_1_addr       (getelementptr    ) [ 010111]
mul2                    (hmul             ) [ 010011]
reg_file_4_0_load       (load             ) [ 000000]
reg_file_4_1_load       (load             ) [ 000000]
tmp_35                  (mux              ) [ 010011]
specpipeline_ln143      (specpipeline     ) [ 000000]
specloopname_ln130      (specloopname     ) [ 000000]
add                     (hadd             ) [ 000000]
store_ln146             (store            ) [ 000000]
br_ln146                (br               ) [ 000000]
store_ln146             (store            ) [ 000000]
br_ln146                (br               ) [ 000000]
ret_ln0                 (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_4_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_4_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_file_3_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reg_file_3_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="k">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tmp_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tmp_38">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_38"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.half"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2f16.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="j_4_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_4/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_38_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="0" index="1" bw="6" slack="0"/>
<pin id="83" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_38_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_1_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="k_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="0" index="1" bw="6" slack="0"/>
<pin id="95" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="reg_file_3_0_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="11" slack="0"/>
<pin id="102" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_3_0_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="reg_file_3_1_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="11" slack="0"/>
<pin id="109" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_3_1_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_3_0_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_3_1_load/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="reg_file_4_0_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="11" slack="0"/>
<pin id="128" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_4_0_addr/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="reg_file_4_1_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="11" slack="0"/>
<pin id="135" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_4_1_addr/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="3"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="0"/>
<pin id="143" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="144" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="145" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="146" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="reg_file_4_0_load/2 store_ln146/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="3"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="0"/>
<pin id="153" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="154" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="155" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="156" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="reg_file_4_1_load/2 store_ln146/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="1"/>
<pin id="165" dir="0" index="1" bw="16" slack="1"/>
<pin id="166" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="add/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="1"/>
<pin id="177" dir="0" index="1" bw="16" slack="0"/>
<pin id="178" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul2/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln0_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="7" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="j_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln142_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="0" index="1" bw="7" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln142/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln142_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="lshr_ln6_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="0" index="1" bw="7" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="0" index="3" bw="4" slack="0"/>
<pin id="208" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="0" index="1" bw="6" slack="0"/>
<pin id="216" dir="0" index="2" bw="5" slack="0"/>
<pin id="217" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln2/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln146_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln146/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln146_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln146/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln142_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="0" index="1" bw="7" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_s_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="0" index="2" bw="16" slack="0"/>
<pin id="240" dir="0" index="3" bw="1" slack="1"/>
<pin id="241" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln146_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="11" slack="0"/>
<pin id="248" dir="0" index="1" bw="6" slack="1"/>
<pin id="249" dir="0" index="2" bw="5" slack="1"/>
<pin id="250" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln146_1/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln146_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln146_1/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_35_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="0"/>
<pin id="261" dir="0" index="2" bw="16" slack="0"/>
<pin id="262" dir="0" index="3" bw="1" slack="2"/>
<pin id="263" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_35/3 "/>
</bind>
</comp>

<comp id="267" class="1005" name="j_4_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="0"/>
<pin id="269" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="274" class="1005" name="tmp_38_read_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="1"/>
<pin id="276" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38_read "/>
</bind>
</comp>

<comp id="279" class="1005" name="tmp_1_read_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="1"/>
<pin id="281" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_read "/>
</bind>
</comp>

<comp id="284" class="1005" name="icmp_ln142_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="3"/>
<pin id="286" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln142 "/>
</bind>
</comp>

<comp id="288" class="1005" name="lshr_ln6_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="1"/>
<pin id="290" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln6 "/>
</bind>
</comp>

<comp id="293" class="1005" name="reg_file_3_0_addr_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="1"/>
<pin id="295" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_3_0_addr "/>
</bind>
</comp>

<comp id="298" class="1005" name="reg_file_3_1_addr_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="11" slack="1"/>
<pin id="300" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_3_1_addr "/>
</bind>
</comp>

<comp id="303" class="1005" name="trunc_ln146_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln146 "/>
</bind>
</comp>

<comp id="309" class="1005" name="tmp_s_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="1"/>
<pin id="311" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="314" class="1005" name="reg_file_4_0_addr_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="11" slack="1"/>
<pin id="316" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_4_0_addr "/>
</bind>
</comp>

<comp id="320" class="1005" name="reg_file_4_1_addr_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="1"/>
<pin id="322" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_4_1_addr "/>
</bind>
</comp>

<comp id="326" class="1005" name="mul2_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="1"/>
<pin id="328" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_35_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="1"/>
<pin id="333" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="50" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="50" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="98" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="105" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="50" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="50" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="147"><net_src comp="124" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="157"><net_src comp="131" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="167"><net_src comp="158" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="168"><net_src comp="158" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="187"><net_src comp="28" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="195"><net_src comp="188" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="30" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="188" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="188" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="14" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="92" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="203" pin="4"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="230"><net_src comp="188" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="197" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="64" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="112" pin="3"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="118" pin="3"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="236" pin="4"/><net_sink comp="172" pin=1"/></net>

<net id="251"><net_src comp="48" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="246" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="264"><net_src comp="64" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="138" pin="7"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="148" pin="7"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="76" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="273"><net_src comp="267" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="277"><net_src comp="80" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="282"><net_src comp="86" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="287"><net_src comp="191" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="203" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="296"><net_src comp="98" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="301"><net_src comp="105" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="306"><net_src comp="227" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="236" pin=3"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="258" pin=3"/></net>

<net id="312"><net_src comp="236" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="317"><net_src comp="124" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="323"><net_src comp="131" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="329"><net_src comp="172" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="334"><net_src comp="258" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="158" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_4_1 | {5 }
	Port: reg_file_4_0 | {5 }
	Port: reg_file_3_1 | {}
	Port: reg_file_3_0 | {}
 - Input state : 
	Port: compute_Pipeline_VITIS_LOOP_142_4 : reg_file_4_1 | {2 3 }
	Port: compute_Pipeline_VITIS_LOOP_142_4 : reg_file_4_0 | {2 3 }
	Port: compute_Pipeline_VITIS_LOOP_142_4 : reg_file_3_1 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_142_4 : reg_file_3_0 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_142_4 : k | {1 }
	Port: compute_Pipeline_VITIS_LOOP_142_4 : tmp_1 | {1 }
	Port: compute_Pipeline_VITIS_LOOP_142_4 : tmp_38 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j : 1
		icmp_ln142 : 2
		add_ln142 : 2
		br_ln142 : 3
		lshr_ln6 : 2
		add_ln2 : 3
		zext_ln146 : 4
		reg_file_3_0_addr : 5
		reg_file_3_1_addr : 5
		trunc_ln146 : 2
		reg_file_3_0_load : 6
		reg_file_3_1_load : 6
		br_ln146 : 3
		rend10 : 1
		rend8 : 1
		store_ln142 : 3
	State 2
		tmp_s : 1
		mul2 : 2
		zext_ln146_1 : 1
		reg_file_4_0_addr : 2
		reg_file_4_1_addr : 2
		reg_file_4_0_load : 3
		reg_file_4_1_load : 3
	State 3
		tmp_35 : 1
	State 4
	State 5
		store_ln146 : 1
		store_ln146 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   hadd   |       grp_fu_158       |    2    |    94   |   113   |
|----------|------------------------|---------|---------|---------|
|   hmul   |       grp_fu_172       |    2    |    64   |    34   |
|----------|------------------------|---------|---------|---------|
|    mux   |      tmp_s_fu_236      |    0    |    0    |    9    |
|          |      tmp_35_fu_258     |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|    add   |    add_ln142_fu_197    |    0    |    0    |    14   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln142_fu_191   |    0    |    0    |    10   |
|----------|------------------------|---------|---------|---------|
|          | tmp_38_read_read_fu_80 |    0    |    0    |    0    |
|   read   |  tmp_1_read_read_fu_86 |    0    |    0    |    0    |
|          |    k_read_read_fu_92   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|     lshr_ln6_fu_203    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|     add_ln2_fu_213     |    0    |    0    |    0    |
|          |   add_ln146_1_fu_246   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln146_fu_221   |    0    |    0    |    0    |
|          |   zext_ln146_1_fu_252  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |   trunc_ln146_fu_227   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    4    |   158   |   189   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    icmp_ln142_reg_284   |    1   |
|       j_4_reg_267       |    7   |
|     lshr_ln6_reg_288    |    5   |
|       mul2_reg_326      |   16   |
|reg_file_3_0_addr_reg_293|   11   |
|reg_file_3_1_addr_reg_298|   11   |
|reg_file_4_0_addr_reg_314|   11   |
|reg_file_4_1_addr_reg_320|   11   |
|    tmp_1_read_reg_279   |   16   |
|      tmp_35_reg_331     |   16   |
|   tmp_38_read_reg_274   |    6   |
|      tmp_s_reg_309      |   16   |
|   trunc_ln146_reg_303   |    1   |
+-------------------------+--------+
|          Total          |   128  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_112 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_118 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_138 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_148 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_172    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   76   ||  2.135  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   158  |   189  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    2   |   286  |   234  |
+-----------+--------+--------+--------+--------+
