0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/lukgla/Desktop/Vivado/Lab4_RS232_reciver/Lab4_RS232_reciver.sim/sim_1/synth/timing/xsim/tb_time_synth.v,1710801862,verilog,,,,clockDivider;clockDivider__parameterized1;display;glbl;rs232_reciver,,,,,,,,
C:/Users/lukgla/Desktop/Vivado/Lab4_RS232_reciver/Lab4_RS232_reciver.srcs/sim_1/new/tb.vhd,1710800043,vhdl,,,,tb,,,,,,,,
