# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/sim/FIFO_Code_Couleur.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
