-sv
--sourcelibdir ../../../syn/tcl/ultra96v2_imx219_hls_sample_tcl.gen/sources_1/ip/video_filter_0/sim
--sourcelibdir ../../../syn/tcl/ultra96v2_imx219_hls_sample_tcl.gen/sources_1/ip/video_filter_0/hdl/verilog
--sourcelibdir ../../../syn/tcl/ultra96v2_imx219_hls_sample_tcl.srcs/sources_1/ip/video_filter_0/sim
--sourcelibdir ../../../syn/tcl/ultra96v2_imx219_hls_sample_tcl.srcs/sources_1/ip/video_filter_0/hdl/verilog
--sourcelibdir ../../../rtl
--sourcelibdir ../../../../../rtl/library
--sourcelibdir ../../../../../rtl/bus
--sourcelibdir ../../../../../rtl/dma
--sourcelibdir ../../../../../rtl/math
--sourcelibdir ../../../../../rtl/primitive
--sourcelibdir ../../../../../rtl/image
--sourcelibdir ../../../../../rtl/video
--sourcelibdir ../../../../../rtl/model
--sourcelibext .v
--sourcelibext .sv

../tb_sim.sv
../tb_sim_main.sv
../../stub/design_1.v
../../stub/mipi_dphy_cam.v
# ../../stub/video_filter_0.v

../../../syn/tcl/ultra96v2_imx219_hls_sample_tcl.srcs/sources_1/ip/video_filter_0/hdl/verilog/regslice_core.v

$XILINX_VIVADO/data/verilog/src/glbl.v
