// Seed: 1414948595
module module_0 ();
  tri0 id_1;
  assign module_1.type_8 = 0;
  assign id_1 = 1 ? -1'b0 : -1;
  logic [-1  *  -1 'b0 : -1] id_2;
  ;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd87
) (
    input wor _id_0,
    input supply0 id_1,
    input uwire id_2
);
  logic [id_0 : id_0  ||  1] id_4;
  always id_4 <= -1 == id_2;
  logic id_5;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_14 = 32'd0
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16
);
  input wire id_16;
  output wire id_15;
  inout wire _id_14;
  output wire id_13;
  module_0 modCall_1 ();
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_17;
  wire id_18;
  ;
  assign id_15 = id_2;
  struct packed {
    logic [1 : id_14] id_19;
    logic id_20;
  } [-1 : 1 'h0] id_21;
endmodule
