Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Jun 22 17:48:53 2021
| Host              : Shears running 64-bit unknown
| Command           : report_timing_summary -file ./rundir/post_place_timing_summary.rpt
| Design            : top
| Device            : xczu9eg-ffvb1156
| Speed File        : -3  ADVANCE 1.09 03-31-2017
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 1284 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4099 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.192        0.000                      0               557280       -0.258   -10597.862                  84019               557280        0.558        0.000                       0                329184  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.666}        3.333           300.030         
clk2x  {0.000 0.833}        1.666           600.240         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.192        0.000                      0               169184       -0.084       -7.816                    382               169184        1.391        0.000                       0                227808  
clk2x               0.476        0.000                      0               314368       -0.097       -5.077                    187               314368        0.558        0.000                       0                101376  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk2x         clk                 0.578        0.000                      0                65536       -0.241    -8150.115                  62726                65536  
clk           clk2x               0.552        0.000                      0                24576       -0.258    -2435.054                  20732                24576  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
Hold  :          382  Failing Endpoints,  Worst Slack       -0.084ns,  Total Violation       -7.816ns
PW    :            0  Failing Endpoints,  Worst Slack        1.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 fsm/state/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_21_24/dff_e/q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.093ns (3.250%)  route 2.769ns (96.750%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.188ns = ( 5.521 - 3.333 ) 
    Source Clock Delay      (SCD):    2.493ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.493ns (routing 1.204ns, distribution 1.289ns)
  Clock Net Delay (Destination): 2.188ns (routing 1.109ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=227807, unset)       2.493     2.493    fsm/state/clk
    SLICE_X58Y222        FDRE                                         r  fsm/state/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y222        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.071     2.564 r  fsm/state/q_reg[0]/Q
                         net (fo=2228, estimated)     1.316     3.880    fsm/state/Q[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.022     3.902 r  fsm/state/q_reg[0]_bufg_place/O
                         net (fo=5974, estimated)     1.453     5.355    array/pe_21_24/dff_e/q_reg[0]_0[0]
    SLICE_X35Y335        FDRE                                         r  array/pe_21_24/dff_e/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=227807, unset)       2.188     5.521    array/pe_21_24/dff_e/clk
    SLICE_X35Y335        FDRE                                         r  array/pe_21_24/dff_e/q_reg[3]/C
                         clock pessimism              0.095     5.616    
                         clock uncertainty           -0.035     5.581    
    SLICE_X35Y335        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.034     5.547    array/pe_21_24/dff_e/q_reg[3]
  -------------------------------------------------------------------
                         required time                          5.547    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                  0.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.084ns  (arrival time - required time)
  Source:                 array/pe_0_19/dff_a/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_0_20/dff_a/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.056ns (35.601%)  route 0.101ns (64.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      2.379ns (routing 1.109ns, distribution 1.270ns)
  Clock Net Delay (Destination): 2.671ns (routing 1.204ns, distribution 1.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=227807, unset)       2.379     2.379    array/pe_0_19/dff_a/clk
    SLICE_X94Y299        FDRE                                         r  array/pe_0_19/dff_a/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y299        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.056     2.435 r  array/pe_0_19/dff_a/q_reg[2]/Q
                         net (fo=2, estimated)        0.101     2.536    array/pe_0_20/dff_a/D[2]
    SLICE_X94Y300        FDRE                                         r  array/pe_0_20/dff_a/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=227807, unset)       2.671     2.671    array/pe_0_20/dff_a/clk
    SLICE_X94Y300        FDRE                                         r  array/pe_0_20/dff_a/q_reg[2]/C
                         clock pessimism             -0.098     2.573    
    SLICE_X94Y300        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.620    array/pe_0_20/dff_a/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.620    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                 -0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         3.333       2.783      SLICE_X92Y13  array/pe_0_0/dff_a/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.666       1.391      SLICE_X93Y16  array/pe_0_0/dff_a/q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.666       1.391      SLICE_X94Y16  array/pe_0_0/dff_a/q_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.476ns,  Total Violation        0.000ns
Hold  :          187  Failing Endpoints,  Worst Slack       -0.097ns,  Total Violation       -5.077ns
PW    :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 array/pe_3_29/int8_quad_mac/mul/dff_dsp_in0/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_3_29/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[23]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk2x rise@1.666ns - clk2x rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.069ns (10.000%)  route 0.621ns (90.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 3.964 - 1.666 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.661ns (routing 1.215ns, distribution 1.446ns)
  Clock Net Delay (Destination): 2.298ns (routing 1.120ns, distribution 1.178ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.661     2.661    array/pe_3_29/int8_quad_mac/mul/dff_dsp_in0/clk2x
    SLICE_X93Y392        FDRE                                         r  array/pe_3_29/int8_quad_mac/mul/dff_dsp_in0/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y392        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     2.730 r  array/pe_3_29/int8_quad_mac/mul/dff_dsp_in0/q_reg[6]/Q
                         net (fo=1, estimated)        0.621     3.351    array/pe_3_29/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[23]
    DSP48E2_X15Y157      DSP_A_B_DATA                                 r  array/pe_3_29/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.298     3.964    array/pe_3_29/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X15Y157      DSP_A_B_DATA                                 r  array/pe_3_29/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.171     4.135    
                         clock uncertainty           -0.035     4.100    
    DSP48E2_X15Y157      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[23])
                                                     -0.273     3.827    array/pe_3_29/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.827    
                         arrival time                          -3.351    
  -------------------------------------------------------------------
                         slack                                  0.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.097ns  (arrival time - required time)
  Source:                 array/pe_11_15/int8_quad_mac/mul/dff_be0/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_11_15/int8_quad_mac/mul/dff_be1/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.056ns (32.101%)  route 0.118ns (67.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.580ns
    Source Clock Delay      (SCD):    2.261ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      2.261ns (routing 1.120ns, distribution 1.141ns)
  Clock Net Delay (Destination): 2.580ns (routing 1.215ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.261     2.261    array/pe_11_15/int8_quad_mac/mul/dff_be0/clk2x
    SLICE_X67Y238        FDRE                                         r  array/pe_11_15/int8_quad_mac/mul/dff_be0/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y238        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.056     2.317 r  array/pe_11_15/int8_quad_mac/mul/dff_be0/q_reg[15]/Q
                         net (fo=2, estimated)        0.118     2.435    array/pe_11_15/int8_quad_mac/mul/dff_be1/D[15]
    SLICE_X67Y240        FDRE                                         r  array/pe_11_15/int8_quad_mac/mul/dff_be1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.580     2.580    array/pe_11_15/int8_quad_mac/mul/dff_be1/clk2x
    SLICE_X67Y240        FDRE                                         r  array/pe_11_15/int8_quad_mac/mul/dff_be1/q_reg[15]/C
                         clock pessimism             -0.095     2.485    
    SLICE_X67Y240        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     2.532    array/pe_11_15/int8_quad_mac/mul/dff_be1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                 -0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2x
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.666
Sources:            { clk2x }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         1.666       1.116      SLICE_X81Y197  array/pe_6_10/int8_quad_mac/mul/dff_ae0/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.833       0.558      SLICE_X84Y193  array/pe_6_10/int8_quad_mac/mul/dff_be0/q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.833       0.558      SLICE_X81Y197  array/pe_6_10/int8_quad_mac/mul/dff_ae0/q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.578ns,  Total Violation        0.000ns
Hold  :        62726  Failing Endpoints,  Worst Slack       -0.241ns,  Total Violation    -8150.115ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 array/pe_31_8/int8_quad_mac/mul/dff_be0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_31_8/int8_quad_mac/mul/dff_mul_de/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk rise@3.333ns - clk2x rise@1.666ns)
  Data Path Delay:        0.712ns  (logic 0.073ns (10.253%)  route 0.639ns (89.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.138ns = ( 5.471 - 3.333 ) 
    Source Clock Delay      (SCD):    2.511ns = ( 4.177 - 1.666 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.511ns (routing 1.215ns, distribution 1.296ns)
  Clock Net Delay (Destination): 2.138ns (routing 1.109ns, distribution 1.029ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.511     4.177    array/pe_31_8/int8_quad_mac/mul/dff_be0/clk2x
    SLICE_X21Y180        FDRE                                         r  array/pe_31_8/int8_quad_mac/mul/dff_be0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y180        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.073     4.250 r  array/pe_31_8/int8_quad_mac/mul/dff_be0/q_reg[1]/Q
                         net (fo=2, estimated)        0.639     4.889    array/pe_31_8/int8_quad_mac/mul/dff_mul_de/D[1]
    SLICE_X38Y163        FDRE                                         r  array/pe_31_8/int8_quad_mac/mul/dff_mul_de/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=227807, unset)       2.138     5.471    array/pe_31_8/int8_quad_mac/mul/dff_mul_de/clk
    SLICE_X38Y163        FDRE                                         r  array/pe_31_8/int8_quad_mac/mul/dff_mul_de/q_reg[1]/C
                         clock pessimism              0.000     5.471    
                         clock uncertainty           -0.035     5.436    
    SLICE_X38Y163        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.032     5.468    array/pe_31_8/int8_quad_mac/mul/dff_mul_de/q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.468    
                         arrival time                          -4.889    
  -------------------------------------------------------------------
                         slack                                  0.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.241ns  (arrival time - required time)
  Source:                 array/pe_27_29/int8_quad_mac/mul/dff_ae0/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_27_29/int8_quad_mac/mul/dff_mul_ce/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.056ns (47.720%)  route 0.061ns (52.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.271ns (routing 1.120ns, distribution 1.151ns)
  Clock Net Delay (Destination): 2.547ns (routing 1.204ns, distribution 1.343ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.271     2.271    array/pe_27_29/int8_quad_mac/mul/dff_ae0/clk2x
    SLICE_X17Y388        FDRE                                         r  array/pe_27_29/int8_quad_mac/mul/dff_ae0/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y388        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.056     2.327 r  array/pe_27_29/int8_quad_mac/mul/dff_ae0/q_reg[10]/Q
                         net (fo=2, estimated)        0.061     2.388    array/pe_27_29/int8_quad_mac/mul/dff_mul_ce/D[10]
    SLICE_X17Y387        FDRE                                         r  array/pe_27_29/int8_quad_mac/mul/dff_mul_ce/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=227807, unset)       2.547     2.547    array/pe_27_29/int8_quad_mac/mul/dff_mul_ce/clk
    SLICE_X17Y387        FDRE                                         r  array/pe_27_29/int8_quad_mac/mul/dff_mul_ce/q_reg[10]/C
                         clock pessimism              0.000     2.547    
                         clock uncertainty            0.035     2.583    
    SLICE_X17Y387        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.630    array/pe_27_29/int8_quad_mac/mul/dff_mul_ce/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                 -0.241    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.552ns,  Total Violation        0.000ns
Hold  :        20732  Failing Endpoints,  Worst Slack       -0.258ns,  Total Violation    -2435.055ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 array/pe_8_9/dff_e/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_8_9/int8_quad_mac/mul/dff_dsp_in2/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk2x rise@1.666ns - clk rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.069ns (9.426%)  route 0.663ns (90.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 3.922 - 1.666 ) 
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.635ns (routing 1.204ns, distribution 1.431ns)
  Clock Net Delay (Destination): 2.256ns (routing 1.120ns, distribution 1.136ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=227807, unset)       2.635     2.635    array/pe_8_9/dff_e/clk
    SLICE_X88Y179        FDRE                                         r  array/pe_8_9/dff_e/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y179        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     2.704 r  array/pe_8_9/dff_e/q_reg[7]/Q
                         net (fo=2, estimated)        0.663     3.367    array/pe_8_9/int8_quad_mac/mul/dff_dsp_in2/q_reg[7]_0[7]
    SLICE_X76Y174        FDRE                                         r  array/pe_8_9/int8_quad_mac/mul/dff_dsp_in2/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.256     3.922    array/pe_8_9/int8_quad_mac/mul/dff_dsp_in2/clk2x
    SLICE_X76Y174        FDRE                                         r  array/pe_8_9/int8_quad_mac/mul/dff_dsp_in2/q_reg[7]/C
                         clock pessimism              0.000     3.922    
                         clock uncertainty           -0.035     3.887    
    SLICE_X76Y174        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.033     3.920    array/pe_8_9/int8_quad_mac/mul/dff_dsp_in2/q_reg[7]
  -------------------------------------------------------------------
                         required time                          3.920    
                         arrival time                          -3.367    
  -------------------------------------------------------------------
                         slack                                  0.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.258ns  (arrival time - required time)
  Source:                 array/pe_9_31/dff_e/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_9_31/int8_quad_mac/mul/dff_dsp_in2/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.056ns (47.720%)  route 0.061ns (52.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.274ns (routing 1.109ns, distribution 1.165ns)
  Clock Net Delay (Destination): 2.567ns (routing 1.215ns, distribution 1.352ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=227807, unset)       2.274     2.274    array/pe_9_31/dff_e/clk
    SLICE_X69Y405        FDRE                                         r  array/pe_9_31/dff_e/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y405        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.056     2.330 r  array/pe_9_31/dff_e/q_reg[5]/Q
                         net (fo=2, estimated)        0.061     2.391    array/pe_9_31/int8_quad_mac/mul/dff_dsp_in2/q_reg[7]_0[5]
    SLICE_X69Y404        FDRE                                         r  array/pe_9_31/int8_quad_mac/mul/dff_dsp_in2/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.567     2.567    array/pe_9_31/int8_quad_mac/mul/dff_dsp_in2/clk2x
    SLICE_X69Y404        FDRE                                         r  array/pe_9_31/int8_quad_mac/mul/dff_dsp_in2/q_reg[5]/C
                         clock pessimism              0.000     2.567    
                         clock uncertainty            0.035     2.603    
    SLICE_X69Y404        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.650    array/pe_9_31/int8_quad_mac/mul/dff_dsp_in2/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                 -0.258    





