\hypertarget{group__DMA__FIFO__threshold__level}{}\doxysection{D\+MA F\+I\+FO threshold level}
\label{group__DMA__FIFO__threshold__level}\index{DMA FIFO threshold level@{DMA FIFO threshold level}}


D\+MA F\+I\+FO level.  


Collaboration diagram for D\+MA F\+I\+FO threshold level\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__DMA__FIFO__threshold__level}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__DMA__FIFO__threshold__level_ga4debbd5733190b61b2115613d4b3658b}{D\+M\+A\+\_\+\+F\+I\+F\+O\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+1\+Q\+U\+A\+R\+T\+E\+R\+F\+U\+LL}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__DMA__FIFO__threshold__level_gad2b071aa3a3bfc936017f12fb956c56f}{D\+M\+A\+\_\+\+F\+I\+F\+O\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+H\+A\+L\+F\+F\+U\+LL}}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63716e11d34bca95927671055aa63fe8}{D\+M\+A\+\_\+\+Sx\+F\+C\+R\+\_\+\+F\+T\+H\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group__DMA__FIFO__threshold__level_gae1e4ba12bae8440421e6672795d71223}{D\+M\+A\+\_\+\+F\+I\+F\+O\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+3\+Q\+U\+A\+R\+T\+E\+R\+S\+F\+U\+LL}}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3d780fc1222a183071c73e62a0524a1}{D\+M\+A\+\_\+\+Sx\+F\+C\+R\+\_\+\+F\+T\+H\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group__DMA__FIFO__threshold__level_ga5de463bb24dc12fe7bbb300e1e4493f7}{D\+M\+A\+\_\+\+F\+I\+F\+O\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+F\+U\+LL}}~((uint32\+\_\+t)D\+M\+A\+\_\+\+Sx\+F\+C\+R\+\_\+\+F\+TH)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
D\+MA F\+I\+FO level. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__DMA__FIFO__threshold__level_ga4debbd5733190b61b2115613d4b3658b}\label{group__DMA__FIFO__threshold__level_ga4debbd5733190b61b2115613d4b3658b}} 
\index{DMA FIFO threshold level@{DMA FIFO threshold level}!DMA\_FIFO\_THRESHOLD\_1QUARTERFULL@{DMA\_FIFO\_THRESHOLD\_1QUARTERFULL}}
\index{DMA\_FIFO\_THRESHOLD\_1QUARTERFULL@{DMA\_FIFO\_THRESHOLD\_1QUARTERFULL}!DMA FIFO threshold level@{DMA FIFO threshold level}}
\doxysubsubsection{\texorpdfstring{DMA\_FIFO\_THRESHOLD\_1QUARTERFULL}{DMA\_FIFO\_THRESHOLD\_1QUARTERFULL}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+F\+I\+F\+O\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+1\+Q\+U\+A\+R\+T\+E\+R\+F\+U\+LL~0x00000000U}

F\+I\+FO threshold 1 quart full configuration ~\newline
 \mbox{\Hypertarget{group__DMA__FIFO__threshold__level_gae1e4ba12bae8440421e6672795d71223}\label{group__DMA__FIFO__threshold__level_gae1e4ba12bae8440421e6672795d71223}} 
\index{DMA FIFO threshold level@{DMA FIFO threshold level}!DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL@{DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL}}
\index{DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL@{DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL}!DMA FIFO threshold level@{DMA FIFO threshold level}}
\doxysubsubsection{\texorpdfstring{DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL}{DMA\_FIFO\_THRESHOLD\_3QUARTERSFULL}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+F\+I\+F\+O\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+3\+Q\+U\+A\+R\+T\+E\+R\+S\+F\+U\+LL~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae3d780fc1222a183071c73e62a0524a1}{D\+M\+A\+\_\+\+Sx\+F\+C\+R\+\_\+\+F\+T\+H\+\_\+1}})}

F\+I\+FO threshold 3 quarts full configuration \mbox{\Hypertarget{group__DMA__FIFO__threshold__level_ga5de463bb24dc12fe7bbb300e1e4493f7}\label{group__DMA__FIFO__threshold__level_ga5de463bb24dc12fe7bbb300e1e4493f7}} 
\index{DMA FIFO threshold level@{DMA FIFO threshold level}!DMA\_FIFO\_THRESHOLD\_FULL@{DMA\_FIFO\_THRESHOLD\_FULL}}
\index{DMA\_FIFO\_THRESHOLD\_FULL@{DMA\_FIFO\_THRESHOLD\_FULL}!DMA FIFO threshold level@{DMA FIFO threshold level}}
\doxysubsubsection{\texorpdfstring{DMA\_FIFO\_THRESHOLD\_FULL}{DMA\_FIFO\_THRESHOLD\_FULL}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+F\+I\+F\+O\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+F\+U\+LL~((uint32\+\_\+t)D\+M\+A\+\_\+\+Sx\+F\+C\+R\+\_\+\+F\+TH)}

F\+I\+FO threshold full configuration ~\newline
 \mbox{\Hypertarget{group__DMA__FIFO__threshold__level_gad2b071aa3a3bfc936017f12fb956c56f}\label{group__DMA__FIFO__threshold__level_gad2b071aa3a3bfc936017f12fb956c56f}} 
\index{DMA FIFO threshold level@{DMA FIFO threshold level}!DMA\_FIFO\_THRESHOLD\_HALFFULL@{DMA\_FIFO\_THRESHOLD\_HALFFULL}}
\index{DMA\_FIFO\_THRESHOLD\_HALFFULL@{DMA\_FIFO\_THRESHOLD\_HALFFULL}!DMA FIFO threshold level@{DMA FIFO threshold level}}
\doxysubsubsection{\texorpdfstring{DMA\_FIFO\_THRESHOLD\_HALFFULL}{DMA\_FIFO\_THRESHOLD\_HALFFULL}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+F\+I\+F\+O\+\_\+\+T\+H\+R\+E\+S\+H\+O\+L\+D\+\_\+\+H\+A\+L\+F\+F\+U\+LL~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga63716e11d34bca95927671055aa63fe8}{D\+M\+A\+\_\+\+Sx\+F\+C\+R\+\_\+\+F\+T\+H\+\_\+0}})}

F\+I\+FO threshold half full configuration ~\newline
 