// Seed: 1368217580
module module_0 (
    output supply0 id_0,
    output tri id_1,
    input tri id_2,
    input uwire id_3,
    output wand id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output wor id_8
);
  uwire id_10 = id_5;
endmodule
module module_1 (
    input  wire  id_0,
    input  logic id_1,
    input  wire  id_2,
    input  uwire id_3,
    output tri1  id_4
);
  logic id_6 = id_1;
  reg   id_7;
  module_0(
      id_4, id_4, id_0, id_2, id_4, id_0, id_0, id_0, id_4
  );
  reg id_8;
  always_comb begin
    id_6 = id_6;
    id_6 = id_6;
    id_7 <= id_1;
    id_6 <= 1;
    id_7 <= id_8;
  end
endmodule
