Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jan  4 10:58:28 2022
| Host         : PHOENIX running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file spi_hacc_slave_control_sets_placed.rpt
| Design       : spi_hacc_slave
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |              40 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              70 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+-----------------------+--------------------------------+------------------+----------------+--------------+
|          Clock Signal          |     Enable Signal     |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+-----------------------+--------------------------------+------------------+----------------+--------------+
| ~clk_IBUF_BUFG                 |                       |                                |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG                 | MISO_i_2_n_0          | MISO_i_1_n_0                   |                1 |              1 |         1.00 |
|  dd/refreshclock_generator/CLK |                       |                                |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                 | SCLK_risingedge       | CSr_reg_n_0_[1]                |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                 |                       |                                |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG                 |                       | dd/refreshclock_generator/dclk |                8 |             31 |         3.88 |
| ~clk_IBUF_BUFG                 | cmd_received          | result_data[31]_i_1_n_0        |               11 |             31 |         2.82 |
| ~clk_IBUF_BUFG                 | miso_index[0]_i_2_n_0 | CS_endmessage                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                 | alu/E[0]              |                                |               15 |             40 |         2.67 |
+--------------------------------+-----------------------+--------------------------------+------------------+----------------+--------------+


