Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Apr 17 11:18:23 2024
| Host         : P1-05 running 64-bit major release  (build 9200)
| Command      : report_methodology -file Wrapper_methodology_drc_routed.rpt -pb Wrapper_methodology_drc_routed.pb -rpx Wrapper_methodology_drc_routed.rpx
| Design       : Wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 255
+-----------+------------------+--------------------------------------------+------------+
| Rule      | Severity         | Description                                | Violations |
+-----------+------------------+--------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                | 128        |
| LUTAR-1   | Warning          | LUT drives async reset alert               | 5          |
| SYNTH-6   | Warning          | Timing of a RAM block might be sub-optimal | 3          |
| TIMING-16 | Warning          | Large setup violation                      | 73         |
| TIMING-18 | Warning          | Missing input or output delay              | 32         |
| TIMING-20 | Warning          | Non-clocked latch                          | 14         |
+-----------+------------------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin Display/hPos_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin Display/hPos_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin Display/hPos_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin Display/hPos_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin Display/hPos_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin Display/hPos_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin Display/hPos_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin Display/hPos_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin Display/hPos_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin Display/hPos_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin Display/vPos_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin Display/vPos_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin Display/vPos_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin Display/vPos_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin Display/vPos_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin Display/vPos_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin Display/vPos_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin Display/vPos_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin Display/vPos_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin Display/vPos_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin gate_1_cx_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin gate_1_cx_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin gate_1_cx_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin gate_1_cx_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin gate_1_cx_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin gate_1_cx_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin gate_1_cx_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin gate_1_cx_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin gate_1_cx_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin gate_1_cx_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin gate_1_cy_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin gate_1_cy_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin gate_1_cy_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin gate_1_cy_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin gate_1_cy_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin gate_1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin gate_1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin gate_1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin gate_1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin gate_1_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin gate_2_cx_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin gate_2_cx_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin gate_2_cx_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin gate_2_cx_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin gate_2_cx_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin gate_2_cx_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin gate_2_cx_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin gate_2_cx_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin gate_2_cx_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin gate_2_cx_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin gate_2_cy_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin gate_2_cy_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin gate_2_cy_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin gate_2_cy_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin gate_2_cy_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin gate_2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin gate_2_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin gate_2_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin gate_2_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin gate_2_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin gate_3_cx_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin gate_3_cx_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin gate_3_cx_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin gate_3_cx_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin gate_3_cx_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin gate_3_cx_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin gate_3_cx_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin gate_3_cx_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin gate_3_cx_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin gate_3_cx_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin gate_3_cy_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin gate_3_cy_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin gate_3_cy_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin gate_3_cy_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin gate_3_cy_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin gate_3_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin gate_3_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin gate_3_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin gate_3_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin gate_3_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin gate_4_cx_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin gate_4_cx_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin gate_4_cx_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin gate_4_cx_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin gate_4_cx_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin gate_4_cx_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin gate_4_cx_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin gate_4_cx_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin gate_4_cx_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin gate_4_cx_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin gate_4_cy_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin gate_4_cy_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin gate_4_cy_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin gate_4_cy_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin gate_4_cy_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Critical Warning
Non-clocked sequential cell  
The clock pin gate_4_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Critical Warning
Non-clocked sequential cell  
The clock pin gate_4_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Critical Warning
Non-clocked sequential cell  
The clock pin gate_4_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Critical Warning
Non-clocked sequential cell  
The clock pin gate_4_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Critical Warning
Non-clocked sequential cell  
The clock pin gate_4_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Critical Warning
Non-clocked sequential cell  
The clock pin gate_5_cx_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Critical Warning
Non-clocked sequential cell  
The clock pin gate_5_cx_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Critical Warning
Non-clocked sequential cell  
The clock pin gate_5_cx_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Critical Warning
Non-clocked sequential cell  
The clock pin gate_5_cx_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Critical Warning
Non-clocked sequential cell  
The clock pin gate_5_cx_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Critical Warning
Non-clocked sequential cell  
The clock pin gate_5_cx_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Critical Warning
Non-clocked sequential cell  
The clock pin gate_5_cx_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Critical Warning
Non-clocked sequential cell  
The clock pin gate_5_cx_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Critical Warning
Non-clocked sequential cell  
The clock pin gate_5_cx_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Critical Warning
Non-clocked sequential cell  
The clock pin gate_5_cx_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Critical Warning
Non-clocked sequential cell  
The clock pin gate_5_cy_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Critical Warning
Non-clocked sequential cell  
The clock pin gate_5_cy_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Critical Warning
Non-clocked sequential cell  
The clock pin gate_5_cy_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Critical Warning
Non-clocked sequential cell  
The clock pin gate_5_cy_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Critical Warning
Non-clocked sequential cell  
The clock pin gate_5_cy_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Critical Warning
Non-clocked sequential cell  
The clock pin gate_5_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Critical Warning
Non-clocked sequential cell  
The clock pin gate_5_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Critical Warning
Non-clocked sequential cell  
The clock pin gate_5_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Critical Warning
Non-clocked sequential cell  
The clock pin gate_5_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Critical Warning
Non-clocked sequential cell  
The clock pin gate_5_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Critical Warning
Non-clocked sequential cell  
The clock pin gate_select_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Critical Warning
Non-clocked sequential cell  
The clock pin gate_select_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Critical Warning
Non-clocked sequential cell  
The clock pin gate_select_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Critical Warning
Non-clocked sequential cell  
The clock pin gate_select_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Critical Warning
Non-clocked sequential cell  
The clock pin gate_select_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Critical Warning
Non-clocked sequential cell  
The clock pin num_gates_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Critical Warning
Non-clocked sequential cell  
The clock pin num_gates_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Critical Warning
Non-clocked sequential cell  
The clock pin num_gates_reg[2]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell CPU/ismultreg/q_i_3__26, with 2 or more inputs, drives asynchronous preset/clear pin(s) CPU/multdiv_unit/divtest/regQ/loop1[0].a_dffe/q_reg/CLR,
CPU/multdiv_unit/divtest/regQ/loop1[10].a_dffe/q_reg/CLR,
CPU/multdiv_unit/divtest/regQ/loop1[11].a_dffe/q_reg/CLR,
CPU/multdiv_unit/divtest/regQ/loop1[12].a_dffe/q_reg/CLR,
CPU/multdiv_unit/divtest/regQ/loop1[13].a_dffe/q_reg/CLR,
CPU/multdiv_unit/divtest/regQ/loop1[14].a_dffe/q_reg/CLR,
CPU/multdiv_unit/divtest/regQ/loop1[15].a_dffe/q_reg/CLR,
CPU/multdiv_unit/divtest/regQ/loop1[16].a_dffe/q_reg/CLR,
CPU/multdiv_unit/divtest/regQ/loop1[17].a_dffe/q_reg/CLR,
CPU/multdiv_unit/divtest/regQ/loop1[18].a_dffe/q_reg/CLR,
CPU/multdiv_unit/divtest/regQ/loop1[19].a_dffe/q_reg/CLR,
CPU/multdiv_unit/divtest/regQ/loop1[1].a_dffe/q_reg/CLR,
CPU/multdiv_unit/divtest/regQ/loop1[20].a_dffe/q_reg/CLR,
CPU/multdiv_unit/divtest/regQ/loop1[21].a_dffe/q_reg/CLR,
CPU/multdiv_unit/divtest/regQ/loop1[22].a_dffe/q_reg/CLR
 (the first 15 of 135 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell center_x_reg[6]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) center_x_reg[0]/CLR, center_x_reg[2]/PRE, center_x_reg[4]/CLR
center_x_reg[6]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell center_x_reg[7]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) center_x_reg[5]/PRE, center_x_reg[7]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell center_x_reg[8]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) center_x_reg[1]/CLR, center_x_reg[3]/PRE, center_x_reg[8]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell center_x_reg[9]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) center_x_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance InstMem/dataOut_reg_0, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#2 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance InstMem/dataOut_reg_1, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#3 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance InstMem/dataOut_reg_2, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between RegisterFile/loop1[25].a_register/loop1[13].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/decode_A/loop1[13].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between RegisterFile/loop1[27].a_register/loop1[15].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/decode_A/loop1[15].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.061 ns between RegisterFile/loop1[10].a_register/loop1[26].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/decode_A/loop1[26].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.137 ns between RegisterFile/loop1[14].a_register/loop1[2].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/decode_A/loop1[2].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.142 ns between RegisterFile/loop1[11].a_register/loop1[28].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/decode_A/loop1[28].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.148 ns between RegisterFile/loop1[23].a_register/loop1[17].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/decode_A/loop1[17].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.173 ns between RegisterFile/loop1[30].a_register/loop1[14].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/decode_A/loop1[14].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.269 ns between RegisterFile/loop1[22].a_register/loop1[16].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/decode_A/loop1[16].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.375 ns between RegisterFile/loop1[25].a_register/loop1[19].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/decode_A/loop1[19].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.385 ns between RegisterFile/loop1[20].a_register/loop1[6].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/decode_A/loop1[6].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.518 ns between RegisterFile/loop1[28].a_register/loop1[21].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/decode_A/loop1[21].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.524 ns between RegisterFile/loop1[14].a_register/loop1[24].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/decode_A/loop1[24].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.628 ns between RegisterFile/loop1[11].a_register/loop1[5].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/decode_A/loop1[5].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.689 ns between RegisterFile/loop1[20].a_register/loop1[31].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/decode_B/loop1[31].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.729 ns between RegisterFile/loop1[10].a_register/loop1[25].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/decode_A/loop1[25].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -6.174 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/INSN_reg_fd_latch/loop1[15].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -6.181 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/INSN_reg_fd_latch/loop1[28].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -6.194 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/INSN_reg_fd_latch/loop1[17].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -6.203 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -6.221 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/INSN_reg_fd_latch/loop1[24].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -6.241 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/INSN_reg_fd_latch/loop1[16].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -6.275 ns between RegisterFile/loop1[14].a_register/loop1[7].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[21].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -6.301 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[20].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -6.308 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[29].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -6.310 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/INSN_reg_fd_latch/loop1[29].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -6.311 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/INSN_reg_fd_latch/loop1[4].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -6.312 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[0].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -6.314 ns between RegisterFile/loop1[14].a_register/loop1[7].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[23].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -6.314 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/INSN_reg_fd_latch/loop1[3].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -6.315 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/INSN_reg_fd_latch/loop1[30].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -6.317 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/INSN_reg_fd_latch/loop1[0].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -6.317 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[1].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -6.318 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[17].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -6.318 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[5].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -6.322 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/INSN_reg_fd_latch/loop1[23].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -6.324 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/INSN_reg_fd_latch/loop1[20].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -6.327 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[6].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -6.332 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[4].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -6.333 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[28].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -6.334 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[11].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -6.335 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[25].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -6.336 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[26].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -6.337 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/INSN_reg_fd_latch/loop1[1].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -6.342 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[9].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -6.349 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[30].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -6.349 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[8].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -6.354 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/INSN_reg_fd_latch/loop1[19].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -6.355 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/INSN_reg_fd_latch/loop1[7].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -6.361 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/INSN_reg_fd_latch/loop1[12].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -6.366 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/INSN_reg_fd_latch/loop1[5].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -6.371 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[3].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -6.385 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[19].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -6.393 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/INSN_reg_fd_latch/loop1[18].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -6.397 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[15].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -6.403 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/INSN_reg_fd_latch/loop1[2].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -6.406 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[16].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -6.415 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/INSN_reg_fd_latch/loop1[22].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -6.420 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/INSN_reg_fd_latch/loop1[14].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -6.422 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/INSN_reg_fd_latch/loop1[13].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -6.424 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[18].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -6.431 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/INSN_reg_fd_latch/loop1[21].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -6.449 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[22].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -6.463 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[2].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -6.476 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[31].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -6.480 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[27].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -6.487 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[12].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -6.488 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[24].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -6.494 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/INSN_reg_fd_latch/loop1[25].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -6.504 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[13].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -6.526 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[7].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -6.551 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/INSN_reg_fd_latch/loop1[9].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -6.572 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[10].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -6.591 ns between RegisterFile/loop1[24].a_register/loop1[1].a_dffe/q_reg/C (clocked by sys_clk_pin) and CPU/PC_addr/loop1[14].a_dffe/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BTNC relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on CPU_RESETN relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on ps2_clk relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on ps2_data relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on LED[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on LED[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on LED[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on LED[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on LED[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on LED[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on LED[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on LED[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on LED[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on LED[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on LED[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on LED[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on LED[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on VGA_B[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on VGA_B[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on VGA_B[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on VGA_B[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on VGA_G[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on VGA_G[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on VGA_G[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on VGA_G[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on VGA_R[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on VGA_R[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on VGA_R[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on VGA_R[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch center_x_reg[0] cannot be properly analyzed as its control pin center_x_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch center_x_reg[1] cannot be properly analyzed as its control pin center_x_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch center_x_reg[2] cannot be properly analyzed as its control pin center_x_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch center_x_reg[3] cannot be properly analyzed as its control pin center_x_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch center_x_reg[4] cannot be properly analyzed as its control pin center_x_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch center_x_reg[5] cannot be properly analyzed as its control pin center_x_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch center_x_reg[6] cannot be properly analyzed as its control pin center_x_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch center_x_reg[7] cannot be properly analyzed as its control pin center_x_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch center_x_reg[8] cannot be properly analyzed as its control pin center_x_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch center_x_reg[9] cannot be properly analyzed as its control pin center_x_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch center_y_reg[2] cannot be properly analyzed as its control pin center_y_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch center_y_reg[4] cannot be properly analyzed as its control pin center_y_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch center_y_reg[5] cannot be properly analyzed as its control pin center_y_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch center_y_reg[6] cannot be properly analyzed as its control pin center_y_reg[6]/G is not reached by a timing clock
Related violations: <none>


