xpm_cdc.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../lab.srcs/sources_1/ip/clk50"
xpm_memory.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../lab.srcs/sources_1/ip/clk50"
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../lab.srcs/sources_1/ip/clk50"
clk50_sim_netlist.v,verilog,xil_defaultlib,../../../../lab.srcs/sources_1/ip/clk50/clk50_sim_netlist.v,incdir="../../../../lab.srcs/sources_1/ip/clk50"
glbl.v,Verilog,xil_defaultlib,glbl.v
