/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [9:0] _02_;
  reg [4:0] _03_;
  wire [24:0] _04_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [2:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire [19:0] celloutsig_0_16z;
  wire [13:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  reg [21:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  reg [18:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [13:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [11:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [2:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [14:0] celloutsig_0_45z;
  wire [4:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [5:0] celloutsig_0_51z;
  wire [2:0] celloutsig_0_53z;
  wire [8:0] celloutsig_0_55z;
  wire [10:0] celloutsig_0_57z;
  wire [7:0] celloutsig_0_58z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [12:0] celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire [6:0] celloutsig_0_76z;
  wire [2:0] celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_95z;
  wire [15:0] celloutsig_0_96z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = !(celloutsig_0_14z ? celloutsig_0_6z : celloutsig_0_37z);
  assign celloutsig_0_50z = !(celloutsig_0_31z ? celloutsig_0_15z[11] : celloutsig_0_42z[2]);
  assign celloutsig_0_6z = !(in_data[17] ? celloutsig_0_4z : celloutsig_0_5z[5]);
  assign celloutsig_1_2z = !(celloutsig_1_1z ? celloutsig_1_1z : in_data[119]);
  assign celloutsig_0_28z = !(celloutsig_0_20z[1] ? celloutsig_0_9z[2] : celloutsig_0_3z);
  assign celloutsig_1_7z = ~((celloutsig_1_6z[9] | in_data[104]) & celloutsig_1_2z);
  assign celloutsig_0_14z = ~((celloutsig_0_4z | celloutsig_0_5z[3]) & celloutsig_0_0z);
  assign celloutsig_0_37z = ~((_00_ | celloutsig_0_14z) & (celloutsig_0_14z | celloutsig_0_1z[5]));
  assign celloutsig_0_73z = ~((celloutsig_0_49z[0] | celloutsig_0_11z) & (celloutsig_0_63z | celloutsig_0_9z[4]));
  assign celloutsig_1_8z = ~((celloutsig_1_2z | celloutsig_1_6z[0]) & (celloutsig_1_2z | celloutsig_1_1z));
  assign celloutsig_1_12z = ~((celloutsig_1_1z | celloutsig_1_9z) & (celloutsig_1_9z | celloutsig_1_2z));
  assign celloutsig_0_23z = ~((celloutsig_0_16z[16] | celloutsig_0_17z[4]) & (celloutsig_0_20z[18] | celloutsig_0_5z[10]));
  assign celloutsig_0_24z = ~((celloutsig_0_4z | celloutsig_0_13z[1]) & (celloutsig_0_2z[0] | celloutsig_0_14z));
  assign celloutsig_0_3z = celloutsig_0_1z[4] | ~(in_data[26]);
  assign celloutsig_0_22z = celloutsig_0_19z[21] | ~(celloutsig_0_18z[2]);
  assign celloutsig_0_0z = ~(in_data[86] ^ in_data[41]);
  assign celloutsig_0_32z = ~(celloutsig_0_29z ^ celloutsig_0_20z[17]);
  assign celloutsig_0_7z = ~(celloutsig_0_4z ^ celloutsig_0_2z[0]);
  assign celloutsig_1_14z = ~(celloutsig_1_7z ^ celloutsig_1_13z[2]);
  assign celloutsig_0_21z = ~(celloutsig_0_7z ^ celloutsig_0_19z[8]);
  assign celloutsig_0_76z = { celloutsig_0_19z[6:2], celloutsig_0_11z, celloutsig_0_37z } + { celloutsig_0_57z[6:3], celloutsig_0_53z };
  assign celloutsig_0_78z = { celloutsig_0_76z[3:2], celloutsig_0_73z } + celloutsig_0_42z;
  assign celloutsig_0_17z = { celloutsig_0_15z[11:1], celloutsig_0_12z } + { in_data[36:33], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z } + { celloutsig_0_1z[5:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  reg [9:0] _29_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _29_ <= 10'h000;
    else _29_ <= celloutsig_0_5z[10:1];
  assign { _02_[9], _00_, _02_[7:0] } = _29_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[160])
    if (!clkin_data[160]) _03_ <= 5'h00;
    else _03_ <= { celloutsig_1_3z[2:1], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_7z };
  reg [24:0] _31_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[128])
    if (!clkin_data[128]) _31_ <= 25'h0000000;
    else _31_ <= { celloutsig_0_16z[9:5], celloutsig_0_16z };
  assign { _04_[24:12], _01_, _04_[10:0] } = _31_;
  assign celloutsig_0_13z = celloutsig_0_1z[6:2] & { _02_[4:2], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_16z = { celloutsig_0_1z[4:0], celloutsig_0_5z, celloutsig_0_14z } & { celloutsig_0_10z[0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_95z = celloutsig_0_13z / { 1'h1, celloutsig_0_76z[5:2] };
  assign celloutsig_1_13z = { celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_2z } / { 1'h1, in_data[112:109] };
  assign celloutsig_1_1z = in_data[143:109] === { in_data[144:112], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_17z = { _03_[2:1], celloutsig_1_14z } === { celloutsig_1_13z[3:2], celloutsig_1_1z };
  assign celloutsig_0_26z = celloutsig_0_5z[11:3] === { celloutsig_0_16z[19:13], celloutsig_0_21z, celloutsig_0_7z };
  assign celloutsig_0_38z = celloutsig_0_13z >= { celloutsig_0_34z[10], celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_28z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[184] & ~(in_data[160]);
  assign celloutsig_0_11z = celloutsig_0_2z[5] & ~(celloutsig_0_7z);
  assign celloutsig_0_9z = celloutsig_0_2z[8:1] % { 1'h1, celloutsig_0_2z[6:0] };
  assign celloutsig_0_5z = { celloutsig_0_2z[7:2], celloutsig_0_1z } * in_data[35:22];
  assign celloutsig_0_58z = in_data[51:44] * { celloutsig_0_57z[7:5], celloutsig_0_6z, celloutsig_0_43z, celloutsig_0_37z, celloutsig_0_38z, celloutsig_0_29z };
  assign celloutsig_0_10z = celloutsig_0_1z[3:1] * { celloutsig_0_9z[3:2], celloutsig_0_3z };
  assign celloutsig_0_34z = celloutsig_0_14z ? { _04_[13:12], _01_, _04_[10:3], celloutsig_0_32z } : { _04_[16:12], _01_, _04_[10:5] };
  assign celloutsig_0_65z = celloutsig_0_18z[2] ? { celloutsig_0_16z[11:5], celloutsig_0_51z } : { celloutsig_0_19z[15:6], celloutsig_0_33z, celloutsig_0_28z, celloutsig_0_40z };
  assign { celloutsig_1_10z[12:4], celloutsig_1_10z[2:0] } = celloutsig_1_8z ? { in_data[114:110], 1'h1, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_9z } : { celloutsig_1_3z[1:0], celloutsig_1_0z, celloutsig_1_7z, 1'h0, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_0_29z = { celloutsig_0_15z[13:11], celloutsig_0_14z } !== { _02_[9], _00_, _02_[7:6] };
  assign celloutsig_0_42z = celloutsig_0_17z[12:10] | { celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_21z };
  assign celloutsig_0_45z = { celloutsig_0_19z[17:7], celloutsig_0_22z, celloutsig_0_18z } | { celloutsig_0_5z[9:0], celloutsig_0_35z, celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_32z, celloutsig_0_4z };
  assign celloutsig_0_55z = { celloutsig_0_25z[10:6], celloutsig_0_18z, celloutsig_0_40z } | { celloutsig_0_16z[18:11], celloutsig_0_50z };
  assign celloutsig_0_96z = { celloutsig_0_65z, celloutsig_0_78z } | { celloutsig_0_34z[9:3], celloutsig_0_58z, celloutsig_0_73z };
  assign celloutsig_0_35z = & { celloutsig_0_31z, celloutsig_0_29z, celloutsig_0_1z };
  assign celloutsig_0_44z = & celloutsig_0_19z[10:0];
  assign celloutsig_0_33z = | _02_[6:4];
  assign celloutsig_0_4z = celloutsig_0_2z[0] & celloutsig_0_0z;
  assign celloutsig_0_43z = celloutsig_0_18z[2] & celloutsig_0_28z;
  assign celloutsig_0_63z = celloutsig_0_26z & celloutsig_0_45z[0];
  assign celloutsig_1_16z = celloutsig_1_7z & celloutsig_1_10z[10];
  assign celloutsig_0_31z = | { celloutsig_0_29z, celloutsig_0_19z };
  assign celloutsig_0_40z = | { _00_, _02_[9], _02_[7:4] };
  assign celloutsig_1_9z = | { celloutsig_1_7z, celloutsig_1_2z, in_data[179:178] };
  assign celloutsig_0_53z = { celloutsig_0_44z, celloutsig_0_21z, celloutsig_0_40z } >> { celloutsig_0_17z[1], celloutsig_0_14z, celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_17z } >> { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_16z };
  assign celloutsig_0_1z = { in_data[94:90], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >> { in_data[88:82], celloutsig_0_0z };
  assign celloutsig_0_18z = celloutsig_0_17z[7:5] >> { celloutsig_0_13z[1:0], celloutsig_0_0z };
  assign celloutsig_0_49z = in_data[63:59] << { in_data[17:16], celloutsig_0_33z, celloutsig_0_22z, celloutsig_0_4z };
  assign celloutsig_1_3z = { in_data[128], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z } << { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_4z = celloutsig_1_3z[4:2] << in_data[189:187];
  assign celloutsig_0_15z = { celloutsig_0_9z[7:3], celloutsig_0_9z, celloutsig_0_14z } << { celloutsig_0_13z[1], _02_[9], _00_, _02_[7:0], celloutsig_0_12z };
  assign celloutsig_0_51z = { celloutsig_0_3z, celloutsig_0_49z } <<< { celloutsig_0_15z[11:7], celloutsig_0_11z };
  assign celloutsig_0_57z = { celloutsig_0_28z, celloutsig_0_38z, celloutsig_0_49z, celloutsig_0_14z, celloutsig_0_31z, celloutsig_0_43z, celloutsig_0_29z } <<< { celloutsig_0_55z[6:0], celloutsig_0_41z, celloutsig_0_50z, celloutsig_0_40z, celloutsig_0_21z };
  assign celloutsig_1_6z = { in_data[105:102], celloutsig_1_3z, celloutsig_1_2z } <<< in_data[126:117];
  assign celloutsig_1_18z = { in_data[112:105], celloutsig_1_0z, celloutsig_1_2z } - { celloutsig_1_4z, celloutsig_1_2z, _03_, celloutsig_1_7z };
  assign celloutsig_0_25z = { celloutsig_0_19z[18:14], celloutsig_0_24z, celloutsig_0_9z } - { celloutsig_0_5z[6:3], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_6z };
  always_latch
    if (!clkin_data[128]) celloutsig_0_12z = 3'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_12z = celloutsig_0_1z[5:3];
  always_latch
    if (clkin_data[128]) celloutsig_0_19z = 22'h000000;
    else if (celloutsig_1_19z[0]) celloutsig_0_19z = { celloutsig_0_13z[2], celloutsig_0_6z, _02_[9], _00_, _02_[7:0], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_0z };
  always_latch
    if (clkin_data[96]) celloutsig_0_20z = 19'h00000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_20z = { in_data[66:61], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_14z };
  assign _02_[8] = _00_;
  assign _04_[11] = _01_;
  assign celloutsig_1_10z[3] = celloutsig_1_2z;
  assign { out_data[137:128], out_data[102:96], out_data[36:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_95z, celloutsig_0_96z };
endmodule
