<p align="center">
  <img src="images/logo.png" alt="Ù„ÙˆÚ¯ÙˆÛŒ Ø¯Ø§Ù†Ø´Ú¯Ø§Ù‡" width="200"/>
</p>

<h3 align="center">ğŸ“˜ Ú¯Ø²Ø§Ø±Ø´ Ø¢Ø²Ù…Ø§ÛŒØ´: Ø·Ø±Ø§Ø­ÛŒ Ø³ÛŒØ³ØªÙ… Ú©Ù†ØªØ±Ù„ Ø¯Ù…Ø§ (Ø§Ù†Ú©ÙˆØ¨Ø§ØªÙˆØ±)</h3>
<p align="center"><b>Ø¢Ø²Ù…Ø§ÛŒØ´ Ø´Ø´Ù… - Ø¯Ø±Ø³ Ø¢Ø²Ù…Ø§ÛŒØ´Ú¯Ø§Ù‡ Ø·Ø±Ø§Ø­ÛŒ Ø³ÛŒØ³ØªÙ…â€ŒÙ‡Ø§ÛŒ Ø¯ÛŒØ¬ÛŒØªØ§Ù„</b></p>

---

### ğŸ‘¨â€ğŸ”¬ Ø§Ù†Ø¬Ø§Ù…â€ŒØ¯Ù‡Ù†Ø¯Ú¯Ø§Ù†
- Ø­Ø³ÛŒÙ† Ù…Ø³ÛŒØ­ÛŒ â€“ 401110891  
- Ù…Ø­Ù…Ø¯ Ø¹Ø§Ø±Ù Ø²Ø§Ø±Ø¹ Ø²Ø§Ø¯Ù‡ â€“ 401106017  
- Ù…Ø­Ù…Ø¯ Ø§Ø±Ù…ÛŒØ§ Ù‚Ø§ØµØ±ÛŒ â€“ 402111391  

---

### ğŸ¯ Ù‡Ø¯Ù Ø¢Ø²Ù…Ø§ÛŒØ´

Ø¯Ø± Ø§ÛŒÙ† Ø¢Ø²Ù…Ø§ÛŒØ´ Ù‡Ø¯Ù Ø·Ø±Ø§Ø­ÛŒ Ùˆ Ù¾ÛŒØ§Ø¯Ù‡â€ŒØ³Ø§Ø²ÛŒ ÛŒÚ© Ø³ÛŒØ³ØªÙ… Ú©Ù†ØªØ±Ù„ Ø¯Ù…Ø§ (Ø§Ù†Ú©ÙˆØ¨Ø§ØªÙˆØ±) Ø¨Ø§ Ø§Ø³ØªÙØ§Ø¯Ù‡ Ø§Ø² ÙˆØ§Ø­Ø¯ Ú©Ù†ØªØ±Ù„ Ø¯ÛŒØ¬ÛŒØªØ§Ù„ Ø§Ø³Øª.  
Ø³ÛŒØ³ØªÙ… Ø´Ø§Ù…Ù„ Ø§Ø¬Ø²Ø§ÛŒ Ø²ÛŒØ± Ù…ÛŒâ€ŒØ¨Ø§Ø´Ø¯:
- **Ø³Ù†Ø³ÙˆØ± Ø¯Ù…Ø§**
- **Ø§Ù„Ù…Ù†Øª Ú¯Ø±Ù…â€ŒÚ©Ù†Ù†Ø¯Ù‡ (Heater)**
- **Ø®Ù†Ú©â€ŒÚ©Ù†Ù†Ø¯Ù‡ (Cooler)**
- **ÙÙ† (Fan)**

Ø¨Ø§ ØªÙˆØ¬Ù‡ Ø¨Ù‡ Ø¯Ù…Ø§ÛŒ ÙˆØ±ÙˆØ¯ÛŒØŒ Ø§ÛŒÙ† Ø§Ø¬Ø²Ø§ Ø¨Ù‡ ØµÙˆØ±Øª Ø®ÙˆØ¯Ú©Ø§Ø± Ú©Ù†ØªØ±Ù„ Ù…ÛŒâ€ŒØ´ÙˆÙ†Ø¯.

---

### ğŸŒ€ Ù†Ù…ÙˆØ¯Ø§Ø±Ù‡Ø§ÛŒ Ø­Ø§Ù„Øª

#### ğŸ”¹ Ù†Ù…ÙˆØ¯Ø§Ø± Ø§ÙˆÙ„: Ú©Ù†ØªØ±Ù„ Heater Ùˆ Cooler

| Ø­Ø§Ù„Øª | ØªÙˆØ¶ÛŒØ­Ø§Øª |
|------|----------|
| S1 | Ù‡Ø± Ø¯Ùˆ Ø®Ø§Ù…ÙˆØ´ (Heater: OFF, Cooler: OFF) |
| S2 | ÙÙ‚Ø· Cooler Ø±ÙˆØ´Ù† |
| S3 | ÙÙ‚Ø· Heater Ø±ÙˆØ´Ù† |

**Ø´Ø±Ø§ÛŒØ· ØªØºÛŒÛŒØ± Ø­Ø§Ù„Øªâ€ŒÙ‡Ø§:**
- Ø¯Ù…Ø§ < 15 â†’ Ø­Ø§Ù„Øª S3 (Heater Ø±ÙˆØ´Ù†)
- Ø¯Ù…Ø§ > 35 â†’ Ø­Ø§Ù„Øª S2 (Cooler Ø±ÙˆØ´Ù†)
- Ø¯Ù…Ø§ Ø¨ÛŒÙ† 15 Ùˆ 35 â†’ Ø¨Ø§Ø²Ú¯Ø´Øª Ø¨Ù‡ S1

#### ğŸ”¹ Ù†Ù…ÙˆØ¯Ø§Ø± Ø¯ÙˆÙ…: ØªÙ†Ø¸ÛŒÙ… Ø³Ø±Ø¹Øª ÙÙ† (CRS)

| Ø¯Ù…Ø§ | Ø³Ø±Ø¹Øª Ú†Ø±Ø®Ø´ ÙÙ† (CRS) |
|-----|---------------------|
| > 35Â°C | 4 RPS |
| > 40Â°C | 6 RPS |
| > 45Â°C | 8 RPS |

Ù‡Ù†Ú¯Ø§Ù… Ú©Ø§Ù‡Ø´ Ø¯Ù…Ø§ØŒ CRS Ø¨Ù‡ Ø³Ø·Ø­ Ù¾Ø§ÛŒÛŒÙ†â€ŒØªØ± Ø¨Ø§Ø²Ù…ÛŒâ€ŒÚ¯Ø±Ø¯Ø¯.

---

### ğŸ› ï¸ Ú©Ø¯ Verilog Ù¾ÛŒØ§Ø¯Ù‡â€ŒØ³Ø§Ø²ÛŒâ€ŒØ´Ø¯Ù‡

<details>
<summary>Ù…Ø´Ø§Ù‡Ø¯Ù‡ Ú©Ø¯</summary>

```verilog
module TemperatureControl(
    input wire clk,
    input wire reset,
    input wire signed [7:0] temperature,
    output reg heater,
    output reg cooler,
    output reg [3:0] crs
);

  parameter  S1 = 2'b00; // Heater: OFF, Cooler: OFF
  parameter  S2 = 2'b01; // Heater: OFF, Cooler: ON
  parameter  S3 = 2'b10; // Heater: ON, Cooler: OFF

  reg [1:0]  current_state, next_state;

always @(posedge clk or posedge reset) begin
    if (reset) begin
        current_state = S1;
        cooler = 0;
        heater = 0;
        crs = 0;
    end else begin
        current_state = next_state; 

        heater = 0; 
        cooler = 0;
        next_state = current_state;

        case (current_state)
            S1: begin
                crs = 0;
                if (temperature < 15) begin
                    heater = 1;
                    next_state = S3;
                end else if (temperature > 35) begin
                    cooler = 1;
                    next_state = S2;
                end
            end
            
            S2: begin
                if (temperature < 25) begin
                    next_state = S1;
                    crs = 0;
                end else begin 
                    cooler = 1;
                    if (crs == 0) begin
                        if (temperature > 35) begin
                            crs = 4;
                        end
                    end else if (crs == 4) begin
                        if (temperature > 40) begin
                            crs = 6;
                        end else if (temperature < 25) begin
                            crs = 0;
                        end
                    end else if (crs == 6) begin
                        if (temperature > 45) begin
                            crs = 8;
                        end else if (temperature < 35) begin
                            crs = 4;
                        end
                    end else if (crs == 8) begin
                        if (temperature < 40) begin
                            crs = 6;
                        end
                    end
                end
            end
            
            S3: begin
                crs = 0;
                if (temperature > 30) begin
                    next_state = S1;
                end else begin
                    heater = 1;
                    next_state = S3;
                end
            end

            default: next_state = S1;
        endcase
    end
end

endmodule
```

</details>

---

### ğŸ§ª Ø®Ø±ÙˆØ¬ÛŒâ€ŒÙ‡Ø§ Ùˆ Ù¾ÛŒØ§Ø¯Ù‡â€ŒØ³Ø§Ø²ÛŒ Ø³Ø®Øªâ€ŒØ§ÙØ²Ø§Ø±ÛŒ

#### ğŸ“Œ Ù¾ÛŒÚ©Ø±Ø¨Ù†Ø¯ÛŒ Ù¾Ø§ÛŒÙ‡â€ŒÙ‡Ø§
<p align="center">
  <img src="images/digital_pin.png" alt="Pin Configuration" width="400"/>
</p>

#### ğŸ“Š Ø®Ø±ÙˆØ¬ÛŒ Logic Analyzer
<p align="center">
  <img src="images/digital_out1.png" alt="Digital Output 1" width="500"/>
  <img src="images/digital_out2.png" alt="Digital Output 2" width="500"/>
</p>

#### ğŸ”§ ØªØµÙˆÛŒØ± Ú©Ø§Ù…Ù¾Ø§ÛŒÙ„ Ø¨Ø± Ø±ÙˆÛŒ Ø¨Ø±Ø¯
<p align="center">
  <img src="images/digital_comp.png" alt="Board Compilation" width="400"/>
</p>

#### ğŸ–¼ï¸ ØªØµØ§ÙˆÛŒØ± Ø¨Ø±Ø¯ Ù¾ÛŒØ§Ø¯Ù‡â€ŒØ³Ø§Ø²ÛŒâ€ŒØ´Ø¯Ù‡
<p align="center">
  <img src="images/board1.jpg" alt="Board 1" width="1280"/>
  <img src="images/board2.jpg" alt="Board 2" width="1280"/>
  <img src="images/board3.jpg" alt="Board 3" width="1280"/>
  <img src="images/board4.jpg" alt="Board 4" width="1280"/>

[//]: # (  <img src="images/board5.jpg" alt="Board 5" width="720"/>)
</p>

---

### âœ… Ù†ØªÛŒØ¬Ù‡â€ŒÚ¯ÛŒØ±ÛŒ

Ø¯Ø± Ø§ÛŒÙ† Ù¾Ø±ÙˆÚ˜Ù‡ØŒ ÛŒÚ© Ø³ÛŒØ³ØªÙ… Ú©Ù†ØªØ±Ù„ÛŒ Ø¯Ù‚ÛŒÙ‚ Ø¨Ø±Ø§ÛŒ Ø¯Ù…Ø§ Ø·Ø±Ø§Ø­ÛŒ Ùˆ Ù¾ÛŒØ§Ø¯Ù‡â€ŒØ³Ø§Ø²ÛŒ Ø´Ø¯.  
Ø§ÛŒÙ† Ø³ÛŒØ³ØªÙ… Ø¨Ø§ Ø¯Ø± Ù†Ø¸Ø± Ú¯Ø±ÙØªÙ† Ø¯Ù…Ø§ÛŒ ÙˆØ±ÙˆØ¯ÛŒ:
- Ø§Ù„Ù…Ù†Øª Ú¯Ø±Ù…Ø§ÛŒÛŒ Ùˆ Ø®Ù†Ú©â€ŒÚ©Ù†Ù†Ø¯Ù‡ Ø±Ø§ Ú©Ù†ØªØ±Ù„ Ù…ÛŒâ€ŒÚ©Ù†Ø¯.
- Ø³Ø±Ø¹Øª ÙÙ† Ø±Ø§ Ø¨Ù‡â€ŒØµÙˆØ±Øª Ø¯ÛŒÙ†Ø§Ù…ÛŒÚ© ØªÙ†Ø¸ÛŒÙ… Ù…ÛŒâ€ŒÙ†Ù…Ø§ÛŒØ¯.

Ù‚Ø§Ø¨Ù„ÛŒØª Ø§Ø¬Ø±Ø§ÛŒ Ø§ÛŒÙ† Ù¾Ø±ÙˆÚ˜Ù‡ Ø¨Ø± Ø±ÙˆÛŒ Ø¨Ø±Ø¯Ù‡Ø§ÛŒ **FPGA** Ø¨Ø§ Ù…ÙˆÙÙ‚ÛŒØª Ù…ÙˆØ±Ø¯ Ø¢Ø²Ù…Ø§ÛŒØ´ Ù‚Ø±Ø§Ø± Ú¯Ø±ÙØª.
