<rss xmlns:atom="http://www.w3.org/2005/Atom" version="2.0"><channel><title>Technical - Category - stay foolish stay hungry</title><link>https://hnboy.github.io/categories/technical/</link><description>Technical - Category - stay foolish stay hungry</description><generator>Hugo -- gohugo.io</generator><language>en</language><copyright>This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.</copyright><lastBuildDate>Sun, 15 Feb 2026 12:00:00 +0800</lastBuildDate><atom:link href="https://hnboy.github.io/categories/technical/" rel="self" type="application/rss+xml"/><item><title>ONFI 5.0 and Beyond: Technical Evolution and Future Trends</title><link>https://hnboy.github.io/onfi-5.0-future-trends/</link><pubDate>Sun, 15 Feb 2026 12:00:00 +0800</pubDate><author>xxxx</author><guid>https://hnboy.github.io/onfi-5.0-future-trends/</guid><description><![CDATA[<h1 id="onfi-50-and-beyond-technical-evolution-and-future-trends">ONFI 5.0 and Beyond: Technical Evolution and Future Trends</h1>
<p>The Open NAND Flash Interface (ONFI) specification has evolved significantly since its inception, with ONFI 5.0 representing a major leap forward in performance and capabilities. This article explores the technical innovations in ONFI 5.0 and looks ahead to future developments in NAND flash interface technology.</p>
<h2 id="1-onfi-50-key-technical-innovations">1. ONFI 5.0: Key Technical Innovations</h2>
<h3 id="11-2400mts-interface-speed">1.1 2400MT/s Interface Speed</h3>
<p>ONFI 5.0 doubles the interface speed from ONFI 4.2&rsquo;s 1200MT/s to <strong>2400MT/s</strong>, enabling:</p>]]></description></item><item><title>ONFI Signal Integrity Optimization: Beyond Basic ODT</title><link>https://hnboy.github.io/onfi-signal-integrity-optimization/</link><pubDate>Thu, 12 Feb 2026 07:30:00 +0800</pubDate><author>xxxx</author><guid>https://hnboy.github.io/onfi-signal-integrity-optimization/</guid><description><![CDATA[<h1 id="onfi-signal-integrity-optimization-beyond-basic-odt">ONFI Signal Integrity Optimization: Beyond Basic ODT</h1>
<p>While On-Die Termination (ODT) is the foundation of high-speed NAND interface design, achieving reliable operation at 2400MT/s (ONFI 5.0) and beyond requires a comprehensive signal integrity strategy. This post explores advanced optimization techniques that go beyond basic ODT implementation.</p>
<h2 id="1-the-challenge-scaling-to-2400mts">1. The Challenge: Scaling to 2400MT/s+</h2>
<p>At 2400MT/s, the unit interval (UI) is approximately <strong>417ps</strong>. Within this tiny window, we must account for:</p>
<ul>
<li><strong>Controller output jitter</strong>: 30-50ps</li>
<li><strong>PCB trace delay variations</strong>: 20-40ps</li>
<li><strong>NAND input buffer setup/hold</strong>: 50-80ps</li>
<li><strong>Clock skew</strong>: 20-30ps</li>
<li><strong>Power supply noise</strong>: 10-20ps</li>
</ul>
<p>The remaining margin for actual data transmission can be less than <strong>200ps</strong>, making every optimization critical.</p>]]></description></item><item><title>ONFI Physical Layer: Understanding ODT (On-Die Termination) Mechanics</title><link>https://hnboy.github.io/onfi-odt-mechanics/</link><pubDate>Tue, 10 Feb 2026 22:20:00 +0800</pubDate><author>xxxx</author><guid>https://hnboy.github.io/onfi-odt-mechanics/</guid><description><![CDATA[<p>As NAND interface speeds scale towards 2400MT/s and beyond (ONFI 4.0/5.0+), signal integrity becomes the primary bottleneck. At these frequencies, transmission line effects like signal reflection can completely close the data eye diagram. <strong>On-Die Termination (ODT)</strong> is the critical hardware mechanism designed to mitigate these effects.</p>
<h3 id="1-the-physics-of-reflection">1. The Physics of Reflection</h3>
<p>When a high-speed signal reaches the end of a transmission line (the NAND die), any impedance mismatch between the PCB trace (typically 50Î©) and the high-impedance input buffer causes the signal to reflect back. This creates &ldquo;ringing&rdquo; and &ldquo;intersymbol interference (ISI),&rdquo; eroding the <strong>tDS (Data Setup)</strong> and <strong>tDH (Data Hold)</strong> margins.</p>]]></description></item><item><title>ONFI Physical Layer: Hardware-Level Analysis of tADL and tWHR Timing Constraints</title><link>https://hnboy.github.io/onfi-physical-layer-timings/</link><pubDate>Tue, 10 Feb 2026 22:08:00 +0800</pubDate><author>xxxx</author><guid>https://hnboy.github.io/onfi-physical-layer-timings/</guid><description><![CDATA[<p>In firmware development and low-level driver debugging, general Spec overviews often fail to resolve signal integrity issues or sporadic bit-flips. This article provides a deep dive into two critical physical layer parameters in the ONFI protocol: <strong>tADL</strong> and <strong>tWHR</strong>, and explores their underlying hardware constraint logic.</p>
<h3 id="1-tadl-address-to-data-loading-analysis">1. tADL (Address to Data Loading) Analysis</h3>
<p><strong>tADL</strong> is defined as the minimum wait time from the rising edge of the last address cycle to the rising edge of the first data cycle.</p>]]></description></item></channel></rss>