|ChipInterface
CLOCK_50 => CLOCK_50.IN1
KEY[0] => _.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
NEO_OUT <= NeopixelController:neo.neopixel_data
LEDR[0] <= NeopixelController:neo.ready
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDR[10] <= <GND>
LEDR[11] <= <GND>
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= <GND>
LEDR[15] <= <GND>
LEDR[16] <= <GND>
LEDR[17] <= <GND>


|ChipInterface|Synchronizer:SyncK0
asynchronous => asynchronous.IN1
local_clock => local_clock.IN2
synchronized <= DFlipFlop:ff2.q


|ChipInterface|Synchronizer:SyncK0|DFlipFlop:ff1
d => q~reg0.DATAIN
clock => q~reg0.CLK
reset => q~reg0.ACLR
reset => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|Synchronizer:SyncK0|DFlipFlop:ff2
d => q~reg0.DATAIN
clock => q~reg0.CLK
reset => q~reg0.ACLR
reset => q.IN0
preset => q.IN1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|NeopixelController:neo
input_data[0] => NeopixelController_low_level:npc_ll.data[360]
input_data[0] => NeopixelController_low_level:npc_ll.data[336]
input_data[0] => NeopixelController_low_level:npc_ll.data[312]
input_data[0] => NeopixelController_low_level:npc_ll.data[288]
input_data[0] => NeopixelController_low_level:npc_ll.data[264]
input_data[0] => NeopixelController_low_level:npc_ll.data[240]
input_data[0] => NeopixelController_low_level:npc_ll.data[216]
input_data[0] => NeopixelController_low_level:npc_ll.data[192]
input_data[0] => NeopixelController_low_level:npc_ll.data[168]
input_data[0] => NeopixelController_low_level:npc_ll.data[144]
input_data[0] => NeopixelController_low_level:npc_ll.data[120]
input_data[0] => NeopixelController_low_level:npc_ll.data[96]
input_data[0] => NeopixelController_low_level:npc_ll.data[72]
input_data[0] => NeopixelController_low_level:npc_ll.data[48]
input_data[0] => NeopixelController_low_level:npc_ll.data[24]
input_data[0] => NeopixelController_low_level:npc_ll.data[0]
input_data[1] => NeopixelController_low_level:npc_ll.data[361]
input_data[1] => NeopixelController_low_level:npc_ll.data[337]
input_data[1] => NeopixelController_low_level:npc_ll.data[313]
input_data[1] => NeopixelController_low_level:npc_ll.data[289]
input_data[1] => NeopixelController_low_level:npc_ll.data[265]
input_data[1] => NeopixelController_low_level:npc_ll.data[241]
input_data[1] => NeopixelController_low_level:npc_ll.data[217]
input_data[1] => NeopixelController_low_level:npc_ll.data[193]
input_data[1] => NeopixelController_low_level:npc_ll.data[169]
input_data[1] => NeopixelController_low_level:npc_ll.data[145]
input_data[1] => NeopixelController_low_level:npc_ll.data[121]
input_data[1] => NeopixelController_low_level:npc_ll.data[97]
input_data[1] => NeopixelController_low_level:npc_ll.data[73]
input_data[1] => NeopixelController_low_level:npc_ll.data[49]
input_data[1] => NeopixelController_low_level:npc_ll.data[25]
input_data[1] => NeopixelController_low_level:npc_ll.data[1]
input_data[2] => NeopixelController_low_level:npc_ll.data[362]
input_data[2] => NeopixelController_low_level:npc_ll.data[338]
input_data[2] => NeopixelController_low_level:npc_ll.data[314]
input_data[2] => NeopixelController_low_level:npc_ll.data[290]
input_data[2] => NeopixelController_low_level:npc_ll.data[266]
input_data[2] => NeopixelController_low_level:npc_ll.data[242]
input_data[2] => NeopixelController_low_level:npc_ll.data[218]
input_data[2] => NeopixelController_low_level:npc_ll.data[194]
input_data[2] => NeopixelController_low_level:npc_ll.data[170]
input_data[2] => NeopixelController_low_level:npc_ll.data[146]
input_data[2] => NeopixelController_low_level:npc_ll.data[122]
input_data[2] => NeopixelController_low_level:npc_ll.data[98]
input_data[2] => NeopixelController_low_level:npc_ll.data[74]
input_data[2] => NeopixelController_low_level:npc_ll.data[50]
input_data[2] => NeopixelController_low_level:npc_ll.data[26]
input_data[2] => NeopixelController_low_level:npc_ll.data[2]
input_data[3] => NeopixelController_low_level:npc_ll.data[363]
input_data[3] => NeopixelController_low_level:npc_ll.data[339]
input_data[3] => NeopixelController_low_level:npc_ll.data[315]
input_data[3] => NeopixelController_low_level:npc_ll.data[291]
input_data[3] => NeopixelController_low_level:npc_ll.data[267]
input_data[3] => NeopixelController_low_level:npc_ll.data[243]
input_data[3] => NeopixelController_low_level:npc_ll.data[219]
input_data[3] => NeopixelController_low_level:npc_ll.data[195]
input_data[3] => NeopixelController_low_level:npc_ll.data[171]
input_data[3] => NeopixelController_low_level:npc_ll.data[147]
input_data[3] => NeopixelController_low_level:npc_ll.data[123]
input_data[3] => NeopixelController_low_level:npc_ll.data[99]
input_data[3] => NeopixelController_low_level:npc_ll.data[75]
input_data[3] => NeopixelController_low_level:npc_ll.data[51]
input_data[3] => NeopixelController_low_level:npc_ll.data[27]
input_data[3] => NeopixelController_low_level:npc_ll.data[3]
input_data[4] => NeopixelController_low_level:npc_ll.data[364]
input_data[4] => NeopixelController_low_level:npc_ll.data[340]
input_data[4] => NeopixelController_low_level:npc_ll.data[316]
input_data[4] => NeopixelController_low_level:npc_ll.data[292]
input_data[4] => NeopixelController_low_level:npc_ll.data[268]
input_data[4] => NeopixelController_low_level:npc_ll.data[244]
input_data[4] => NeopixelController_low_level:npc_ll.data[220]
input_data[4] => NeopixelController_low_level:npc_ll.data[196]
input_data[4] => NeopixelController_low_level:npc_ll.data[172]
input_data[4] => NeopixelController_low_level:npc_ll.data[148]
input_data[4] => NeopixelController_low_level:npc_ll.data[124]
input_data[4] => NeopixelController_low_level:npc_ll.data[100]
input_data[4] => NeopixelController_low_level:npc_ll.data[76]
input_data[4] => NeopixelController_low_level:npc_ll.data[52]
input_data[4] => NeopixelController_low_level:npc_ll.data[28]
input_data[4] => NeopixelController_low_level:npc_ll.data[4]
input_data[5] => NeopixelController_low_level:npc_ll.data[365]
input_data[5] => NeopixelController_low_level:npc_ll.data[341]
input_data[5] => NeopixelController_low_level:npc_ll.data[317]
input_data[5] => NeopixelController_low_level:npc_ll.data[293]
input_data[5] => NeopixelController_low_level:npc_ll.data[269]
input_data[5] => NeopixelController_low_level:npc_ll.data[245]
input_data[5] => NeopixelController_low_level:npc_ll.data[221]
input_data[5] => NeopixelController_low_level:npc_ll.data[197]
input_data[5] => NeopixelController_low_level:npc_ll.data[173]
input_data[5] => NeopixelController_low_level:npc_ll.data[149]
input_data[5] => NeopixelController_low_level:npc_ll.data[125]
input_data[5] => NeopixelController_low_level:npc_ll.data[101]
input_data[5] => NeopixelController_low_level:npc_ll.data[77]
input_data[5] => NeopixelController_low_level:npc_ll.data[53]
input_data[5] => NeopixelController_low_level:npc_ll.data[29]
input_data[5] => NeopixelController_low_level:npc_ll.data[5]
input_data[6] => NeopixelController_low_level:npc_ll.data[366]
input_data[6] => NeopixelController_low_level:npc_ll.data[342]
input_data[6] => NeopixelController_low_level:npc_ll.data[318]
input_data[6] => NeopixelController_low_level:npc_ll.data[294]
input_data[6] => NeopixelController_low_level:npc_ll.data[270]
input_data[6] => NeopixelController_low_level:npc_ll.data[246]
input_data[6] => NeopixelController_low_level:npc_ll.data[222]
input_data[6] => NeopixelController_low_level:npc_ll.data[198]
input_data[6] => NeopixelController_low_level:npc_ll.data[174]
input_data[6] => NeopixelController_low_level:npc_ll.data[150]
input_data[6] => NeopixelController_low_level:npc_ll.data[126]
input_data[6] => NeopixelController_low_level:npc_ll.data[102]
input_data[6] => NeopixelController_low_level:npc_ll.data[78]
input_data[6] => NeopixelController_low_level:npc_ll.data[54]
input_data[6] => NeopixelController_low_level:npc_ll.data[30]
input_data[6] => NeopixelController_low_level:npc_ll.data[6]
input_data[7] => NeopixelController_low_level:npc_ll.data[367]
input_data[7] => NeopixelController_low_level:npc_ll.data[343]
input_data[7] => NeopixelController_low_level:npc_ll.data[319]
input_data[7] => NeopixelController_low_level:npc_ll.data[295]
input_data[7] => NeopixelController_low_level:npc_ll.data[271]
input_data[7] => NeopixelController_low_level:npc_ll.data[247]
input_data[7] => NeopixelController_low_level:npc_ll.data[223]
input_data[7] => NeopixelController_low_level:npc_ll.data[199]
input_data[7] => NeopixelController_low_level:npc_ll.data[175]
input_data[7] => NeopixelController_low_level:npc_ll.data[151]
input_data[7] => NeopixelController_low_level:npc_ll.data[127]
input_data[7] => NeopixelController_low_level:npc_ll.data[103]
input_data[7] => NeopixelController_low_level:npc_ll.data[79]
input_data[7] => NeopixelController_low_level:npc_ll.data[55]
input_data[7] => NeopixelController_low_level:npc_ll.data[31]
input_data[7] => NeopixelController_low_level:npc_ll.data[7]
input_data[8] => NeopixelController_low_level:npc_ll.data[368]
input_data[8] => NeopixelController_low_level:npc_ll.data[344]
input_data[8] => NeopixelController_low_level:npc_ll.data[320]
input_data[8] => NeopixelController_low_level:npc_ll.data[296]
input_data[8] => NeopixelController_low_level:npc_ll.data[272]
input_data[8] => NeopixelController_low_level:npc_ll.data[248]
input_data[8] => NeopixelController_low_level:npc_ll.data[224]
input_data[8] => NeopixelController_low_level:npc_ll.data[200]
input_data[8] => NeopixelController_low_level:npc_ll.data[176]
input_data[8] => NeopixelController_low_level:npc_ll.data[152]
input_data[8] => NeopixelController_low_level:npc_ll.data[128]
input_data[8] => NeopixelController_low_level:npc_ll.data[104]
input_data[8] => NeopixelController_low_level:npc_ll.data[80]
input_data[8] => NeopixelController_low_level:npc_ll.data[56]
input_data[8] => NeopixelController_low_level:npc_ll.data[32]
input_data[8] => NeopixelController_low_level:npc_ll.data[8]
input_data[9] => NeopixelController_low_level:npc_ll.data[369]
input_data[9] => NeopixelController_low_level:npc_ll.data[345]
input_data[9] => NeopixelController_low_level:npc_ll.data[321]
input_data[9] => NeopixelController_low_level:npc_ll.data[297]
input_data[9] => NeopixelController_low_level:npc_ll.data[273]
input_data[9] => NeopixelController_low_level:npc_ll.data[249]
input_data[9] => NeopixelController_low_level:npc_ll.data[225]
input_data[9] => NeopixelController_low_level:npc_ll.data[201]
input_data[9] => NeopixelController_low_level:npc_ll.data[177]
input_data[9] => NeopixelController_low_level:npc_ll.data[153]
input_data[9] => NeopixelController_low_level:npc_ll.data[129]
input_data[9] => NeopixelController_low_level:npc_ll.data[105]
input_data[9] => NeopixelController_low_level:npc_ll.data[81]
input_data[9] => NeopixelController_low_level:npc_ll.data[57]
input_data[9] => NeopixelController_low_level:npc_ll.data[33]
input_data[9] => NeopixelController_low_level:npc_ll.data[9]
input_data[10] => NeopixelController_low_level:npc_ll.data[370]
input_data[10] => NeopixelController_low_level:npc_ll.data[346]
input_data[10] => NeopixelController_low_level:npc_ll.data[322]
input_data[10] => NeopixelController_low_level:npc_ll.data[298]
input_data[10] => NeopixelController_low_level:npc_ll.data[274]
input_data[10] => NeopixelController_low_level:npc_ll.data[250]
input_data[10] => NeopixelController_low_level:npc_ll.data[226]
input_data[10] => NeopixelController_low_level:npc_ll.data[202]
input_data[10] => NeopixelController_low_level:npc_ll.data[178]
input_data[10] => NeopixelController_low_level:npc_ll.data[154]
input_data[10] => NeopixelController_low_level:npc_ll.data[130]
input_data[10] => NeopixelController_low_level:npc_ll.data[106]
input_data[10] => NeopixelController_low_level:npc_ll.data[82]
input_data[10] => NeopixelController_low_level:npc_ll.data[58]
input_data[10] => NeopixelController_low_level:npc_ll.data[34]
input_data[10] => NeopixelController_low_level:npc_ll.data[10]
input_data[11] => NeopixelController_low_level:npc_ll.data[371]
input_data[11] => NeopixelController_low_level:npc_ll.data[347]
input_data[11] => NeopixelController_low_level:npc_ll.data[323]
input_data[11] => NeopixelController_low_level:npc_ll.data[299]
input_data[11] => NeopixelController_low_level:npc_ll.data[275]
input_data[11] => NeopixelController_low_level:npc_ll.data[251]
input_data[11] => NeopixelController_low_level:npc_ll.data[227]
input_data[11] => NeopixelController_low_level:npc_ll.data[203]
input_data[11] => NeopixelController_low_level:npc_ll.data[179]
input_data[11] => NeopixelController_low_level:npc_ll.data[155]
input_data[11] => NeopixelController_low_level:npc_ll.data[131]
input_data[11] => NeopixelController_low_level:npc_ll.data[107]
input_data[11] => NeopixelController_low_level:npc_ll.data[83]
input_data[11] => NeopixelController_low_level:npc_ll.data[59]
input_data[11] => NeopixelController_low_level:npc_ll.data[35]
input_data[11] => NeopixelController_low_level:npc_ll.data[11]
input_data[12] => NeopixelController_low_level:npc_ll.data[372]
input_data[12] => NeopixelController_low_level:npc_ll.data[348]
input_data[12] => NeopixelController_low_level:npc_ll.data[324]
input_data[12] => NeopixelController_low_level:npc_ll.data[300]
input_data[12] => NeopixelController_low_level:npc_ll.data[276]
input_data[12] => NeopixelController_low_level:npc_ll.data[252]
input_data[12] => NeopixelController_low_level:npc_ll.data[228]
input_data[12] => NeopixelController_low_level:npc_ll.data[204]
input_data[12] => NeopixelController_low_level:npc_ll.data[180]
input_data[12] => NeopixelController_low_level:npc_ll.data[156]
input_data[12] => NeopixelController_low_level:npc_ll.data[132]
input_data[12] => NeopixelController_low_level:npc_ll.data[108]
input_data[12] => NeopixelController_low_level:npc_ll.data[84]
input_data[12] => NeopixelController_low_level:npc_ll.data[60]
input_data[12] => NeopixelController_low_level:npc_ll.data[36]
input_data[12] => NeopixelController_low_level:npc_ll.data[12]
input_data[13] => NeopixelController_low_level:npc_ll.data[373]
input_data[13] => NeopixelController_low_level:npc_ll.data[349]
input_data[13] => NeopixelController_low_level:npc_ll.data[325]
input_data[13] => NeopixelController_low_level:npc_ll.data[301]
input_data[13] => NeopixelController_low_level:npc_ll.data[277]
input_data[13] => NeopixelController_low_level:npc_ll.data[253]
input_data[13] => NeopixelController_low_level:npc_ll.data[229]
input_data[13] => NeopixelController_low_level:npc_ll.data[205]
input_data[13] => NeopixelController_low_level:npc_ll.data[181]
input_data[13] => NeopixelController_low_level:npc_ll.data[157]
input_data[13] => NeopixelController_low_level:npc_ll.data[133]
input_data[13] => NeopixelController_low_level:npc_ll.data[109]
input_data[13] => NeopixelController_low_level:npc_ll.data[85]
input_data[13] => NeopixelController_low_level:npc_ll.data[61]
input_data[13] => NeopixelController_low_level:npc_ll.data[37]
input_data[13] => NeopixelController_low_level:npc_ll.data[13]
input_data[14] => NeopixelController_low_level:npc_ll.data[374]
input_data[14] => NeopixelController_low_level:npc_ll.data[350]
input_data[14] => NeopixelController_low_level:npc_ll.data[326]
input_data[14] => NeopixelController_low_level:npc_ll.data[302]
input_data[14] => NeopixelController_low_level:npc_ll.data[278]
input_data[14] => NeopixelController_low_level:npc_ll.data[254]
input_data[14] => NeopixelController_low_level:npc_ll.data[230]
input_data[14] => NeopixelController_low_level:npc_ll.data[206]
input_data[14] => NeopixelController_low_level:npc_ll.data[182]
input_data[14] => NeopixelController_low_level:npc_ll.data[158]
input_data[14] => NeopixelController_low_level:npc_ll.data[134]
input_data[14] => NeopixelController_low_level:npc_ll.data[110]
input_data[14] => NeopixelController_low_level:npc_ll.data[86]
input_data[14] => NeopixelController_low_level:npc_ll.data[62]
input_data[14] => NeopixelController_low_level:npc_ll.data[38]
input_data[14] => NeopixelController_low_level:npc_ll.data[14]
input_data[15] => NeopixelController_low_level:npc_ll.data[375]
input_data[15] => NeopixelController_low_level:npc_ll.data[351]
input_data[15] => NeopixelController_low_level:npc_ll.data[327]
input_data[15] => NeopixelController_low_level:npc_ll.data[303]
input_data[15] => NeopixelController_low_level:npc_ll.data[279]
input_data[15] => NeopixelController_low_level:npc_ll.data[255]
input_data[15] => NeopixelController_low_level:npc_ll.data[231]
input_data[15] => NeopixelController_low_level:npc_ll.data[207]
input_data[15] => NeopixelController_low_level:npc_ll.data[183]
input_data[15] => NeopixelController_low_level:npc_ll.data[159]
input_data[15] => NeopixelController_low_level:npc_ll.data[135]
input_data[15] => NeopixelController_low_level:npc_ll.data[111]
input_data[15] => NeopixelController_low_level:npc_ll.data[87]
input_data[15] => NeopixelController_low_level:npc_ll.data[63]
input_data[15] => NeopixelController_low_level:npc_ll.data[39]
input_data[15] => NeopixelController_low_level:npc_ll.data[15]
input_data[16] => NeopixelController_low_level:npc_ll.data[376]
input_data[16] => NeopixelController_low_level:npc_ll.data[352]
input_data[16] => NeopixelController_low_level:npc_ll.data[328]
input_data[16] => NeopixelController_low_level:npc_ll.data[304]
input_data[16] => NeopixelController_low_level:npc_ll.data[280]
input_data[16] => NeopixelController_low_level:npc_ll.data[256]
input_data[16] => NeopixelController_low_level:npc_ll.data[232]
input_data[16] => NeopixelController_low_level:npc_ll.data[208]
input_data[16] => NeopixelController_low_level:npc_ll.data[184]
input_data[16] => NeopixelController_low_level:npc_ll.data[160]
input_data[16] => NeopixelController_low_level:npc_ll.data[136]
input_data[16] => NeopixelController_low_level:npc_ll.data[112]
input_data[16] => NeopixelController_low_level:npc_ll.data[88]
input_data[16] => NeopixelController_low_level:npc_ll.data[64]
input_data[16] => NeopixelController_low_level:npc_ll.data[40]
input_data[16] => NeopixelController_low_level:npc_ll.data[16]
input_data[17] => NeopixelController_low_level:npc_ll.data[377]
input_data[17] => NeopixelController_low_level:npc_ll.data[353]
input_data[17] => NeopixelController_low_level:npc_ll.data[329]
input_data[17] => NeopixelController_low_level:npc_ll.data[305]
input_data[17] => NeopixelController_low_level:npc_ll.data[281]
input_data[17] => NeopixelController_low_level:npc_ll.data[257]
input_data[17] => NeopixelController_low_level:npc_ll.data[233]
input_data[17] => NeopixelController_low_level:npc_ll.data[209]
input_data[17] => NeopixelController_low_level:npc_ll.data[185]
input_data[17] => NeopixelController_low_level:npc_ll.data[161]
input_data[17] => NeopixelController_low_level:npc_ll.data[137]
input_data[17] => NeopixelController_low_level:npc_ll.data[113]
input_data[17] => NeopixelController_low_level:npc_ll.data[89]
input_data[17] => NeopixelController_low_level:npc_ll.data[65]
input_data[17] => NeopixelController_low_level:npc_ll.data[41]
input_data[17] => NeopixelController_low_level:npc_ll.data[17]
input_data[18] => NeopixelController_low_level:npc_ll.data[378]
input_data[18] => NeopixelController_low_level:npc_ll.data[354]
input_data[18] => NeopixelController_low_level:npc_ll.data[330]
input_data[18] => NeopixelController_low_level:npc_ll.data[306]
input_data[18] => NeopixelController_low_level:npc_ll.data[282]
input_data[18] => NeopixelController_low_level:npc_ll.data[258]
input_data[18] => NeopixelController_low_level:npc_ll.data[234]
input_data[18] => NeopixelController_low_level:npc_ll.data[210]
input_data[18] => NeopixelController_low_level:npc_ll.data[186]
input_data[18] => NeopixelController_low_level:npc_ll.data[162]
input_data[18] => NeopixelController_low_level:npc_ll.data[138]
input_data[18] => NeopixelController_low_level:npc_ll.data[114]
input_data[18] => NeopixelController_low_level:npc_ll.data[90]
input_data[18] => NeopixelController_low_level:npc_ll.data[66]
input_data[18] => NeopixelController_low_level:npc_ll.data[42]
input_data[18] => NeopixelController_low_level:npc_ll.data[18]
input_data[19] => NeopixelController_low_level:npc_ll.data[379]
input_data[19] => NeopixelController_low_level:npc_ll.data[355]
input_data[19] => NeopixelController_low_level:npc_ll.data[331]
input_data[19] => NeopixelController_low_level:npc_ll.data[307]
input_data[19] => NeopixelController_low_level:npc_ll.data[283]
input_data[19] => NeopixelController_low_level:npc_ll.data[259]
input_data[19] => NeopixelController_low_level:npc_ll.data[235]
input_data[19] => NeopixelController_low_level:npc_ll.data[211]
input_data[19] => NeopixelController_low_level:npc_ll.data[187]
input_data[19] => NeopixelController_low_level:npc_ll.data[163]
input_data[19] => NeopixelController_low_level:npc_ll.data[139]
input_data[19] => NeopixelController_low_level:npc_ll.data[115]
input_data[19] => NeopixelController_low_level:npc_ll.data[91]
input_data[19] => NeopixelController_low_level:npc_ll.data[67]
input_data[19] => NeopixelController_low_level:npc_ll.data[43]
input_data[19] => NeopixelController_low_level:npc_ll.data[19]
input_data[20] => NeopixelController_low_level:npc_ll.data[380]
input_data[20] => NeopixelController_low_level:npc_ll.data[356]
input_data[20] => NeopixelController_low_level:npc_ll.data[332]
input_data[20] => NeopixelController_low_level:npc_ll.data[308]
input_data[20] => NeopixelController_low_level:npc_ll.data[284]
input_data[20] => NeopixelController_low_level:npc_ll.data[260]
input_data[20] => NeopixelController_low_level:npc_ll.data[236]
input_data[20] => NeopixelController_low_level:npc_ll.data[212]
input_data[20] => NeopixelController_low_level:npc_ll.data[188]
input_data[20] => NeopixelController_low_level:npc_ll.data[164]
input_data[20] => NeopixelController_low_level:npc_ll.data[140]
input_data[20] => NeopixelController_low_level:npc_ll.data[116]
input_data[20] => NeopixelController_low_level:npc_ll.data[92]
input_data[20] => NeopixelController_low_level:npc_ll.data[68]
input_data[20] => NeopixelController_low_level:npc_ll.data[44]
input_data[20] => NeopixelController_low_level:npc_ll.data[20]
input_data[21] => NeopixelController_low_level:npc_ll.data[381]
input_data[21] => NeopixelController_low_level:npc_ll.data[357]
input_data[21] => NeopixelController_low_level:npc_ll.data[333]
input_data[21] => NeopixelController_low_level:npc_ll.data[309]
input_data[21] => NeopixelController_low_level:npc_ll.data[285]
input_data[21] => NeopixelController_low_level:npc_ll.data[261]
input_data[21] => NeopixelController_low_level:npc_ll.data[237]
input_data[21] => NeopixelController_low_level:npc_ll.data[213]
input_data[21] => NeopixelController_low_level:npc_ll.data[189]
input_data[21] => NeopixelController_low_level:npc_ll.data[165]
input_data[21] => NeopixelController_low_level:npc_ll.data[141]
input_data[21] => NeopixelController_low_level:npc_ll.data[117]
input_data[21] => NeopixelController_low_level:npc_ll.data[93]
input_data[21] => NeopixelController_low_level:npc_ll.data[69]
input_data[21] => NeopixelController_low_level:npc_ll.data[45]
input_data[21] => NeopixelController_low_level:npc_ll.data[21]
input_data[22] => NeopixelController_low_level:npc_ll.data[382]
input_data[22] => NeopixelController_low_level:npc_ll.data[358]
input_data[22] => NeopixelController_low_level:npc_ll.data[334]
input_data[22] => NeopixelController_low_level:npc_ll.data[310]
input_data[22] => NeopixelController_low_level:npc_ll.data[286]
input_data[22] => NeopixelController_low_level:npc_ll.data[262]
input_data[22] => NeopixelController_low_level:npc_ll.data[238]
input_data[22] => NeopixelController_low_level:npc_ll.data[214]
input_data[22] => NeopixelController_low_level:npc_ll.data[190]
input_data[22] => NeopixelController_low_level:npc_ll.data[166]
input_data[22] => NeopixelController_low_level:npc_ll.data[142]
input_data[22] => NeopixelController_low_level:npc_ll.data[118]
input_data[22] => NeopixelController_low_level:npc_ll.data[94]
input_data[22] => NeopixelController_low_level:npc_ll.data[70]
input_data[22] => NeopixelController_low_level:npc_ll.data[46]
input_data[22] => NeopixelController_low_level:npc_ll.data[22]
input_data[23] => NeopixelController_low_level:npc_ll.data[383]
input_data[23] => NeopixelController_low_level:npc_ll.data[359]
input_data[23] => NeopixelController_low_level:npc_ll.data[335]
input_data[23] => NeopixelController_low_level:npc_ll.data[311]
input_data[23] => NeopixelController_low_level:npc_ll.data[287]
input_data[23] => NeopixelController_low_level:npc_ll.data[263]
input_data[23] => NeopixelController_low_level:npc_ll.data[239]
input_data[23] => NeopixelController_low_level:npc_ll.data[215]
input_data[23] => NeopixelController_low_level:npc_ll.data[191]
input_data[23] => NeopixelController_low_level:npc_ll.data[167]
input_data[23] => NeopixelController_low_level:npc_ll.data[143]
input_data[23] => NeopixelController_low_level:npc_ll.data[119]
input_data[23] => NeopixelController_low_level:npc_ll.data[95]
input_data[23] => NeopixelController_low_level:npc_ll.data[71]
input_data[23] => NeopixelController_low_level:npc_ll.data[47]
input_data[23] => NeopixelController_low_level:npc_ll.data[23]
CLOCK_50 => fsm_hl:fsm.clock
CLOCK_50 => NeopixelController_low_level:npc_ll.CLOCK_50
reset => NeopixelController_low_level:npc_ll.reset
reset => fsm_hl:fsm.reset
go => fsm_hl:fsm.go
neopixel_data <= NeopixelController_low_level:npc_ll.neopixel_data
ready <= fsm_hl:fsm.ready


|ChipInterface|NeopixelController:neo|NeopixelController_low_level:npc_ll
data[0] => ShiftRegister:sr.D[0]
data[1] => ShiftRegister:sr.D[1]
data[2] => ShiftRegister:sr.D[2]
data[3] => ShiftRegister:sr.D[3]
data[4] => ShiftRegister:sr.D[4]
data[5] => ShiftRegister:sr.D[5]
data[6] => ShiftRegister:sr.D[6]
data[7] => ShiftRegister:sr.D[7]
data[8] => ShiftRegister:sr.D[8]
data[9] => ShiftRegister:sr.D[9]
data[10] => ShiftRegister:sr.D[10]
data[11] => ShiftRegister:sr.D[11]
data[12] => ShiftRegister:sr.D[12]
data[13] => ShiftRegister:sr.D[13]
data[14] => ShiftRegister:sr.D[14]
data[15] => ShiftRegister:sr.D[15]
data[16] => ShiftRegister:sr.D[16]
data[17] => ShiftRegister:sr.D[17]
data[18] => ShiftRegister:sr.D[18]
data[19] => ShiftRegister:sr.D[19]
data[20] => ShiftRegister:sr.D[20]
data[21] => ShiftRegister:sr.D[21]
data[22] => ShiftRegister:sr.D[22]
data[23] => ShiftRegister:sr.D[23]
data[24] => ShiftRegister:sr.D[24]
data[25] => ShiftRegister:sr.D[25]
data[26] => ShiftRegister:sr.D[26]
data[27] => ShiftRegister:sr.D[27]
data[28] => ShiftRegister:sr.D[28]
data[29] => ShiftRegister:sr.D[29]
data[30] => ShiftRegister:sr.D[30]
data[31] => ShiftRegister:sr.D[31]
data[32] => ShiftRegister:sr.D[32]
data[33] => ShiftRegister:sr.D[33]
data[34] => ShiftRegister:sr.D[34]
data[35] => ShiftRegister:sr.D[35]
data[36] => ShiftRegister:sr.D[36]
data[37] => ShiftRegister:sr.D[37]
data[38] => ShiftRegister:sr.D[38]
data[39] => ShiftRegister:sr.D[39]
data[40] => ShiftRegister:sr.D[40]
data[41] => ShiftRegister:sr.D[41]
data[42] => ShiftRegister:sr.D[42]
data[43] => ShiftRegister:sr.D[43]
data[44] => ShiftRegister:sr.D[44]
data[45] => ShiftRegister:sr.D[45]
data[46] => ShiftRegister:sr.D[46]
data[47] => ShiftRegister:sr.D[47]
data[48] => ShiftRegister:sr.D[48]
data[49] => ShiftRegister:sr.D[49]
data[50] => ShiftRegister:sr.D[50]
data[51] => ShiftRegister:sr.D[51]
data[52] => ShiftRegister:sr.D[52]
data[53] => ShiftRegister:sr.D[53]
data[54] => ShiftRegister:sr.D[54]
data[55] => ShiftRegister:sr.D[55]
data[56] => ShiftRegister:sr.D[56]
data[57] => ShiftRegister:sr.D[57]
data[58] => ShiftRegister:sr.D[58]
data[59] => ShiftRegister:sr.D[59]
data[60] => ShiftRegister:sr.D[60]
data[61] => ShiftRegister:sr.D[61]
data[62] => ShiftRegister:sr.D[62]
data[63] => ShiftRegister:sr.D[63]
data[64] => ShiftRegister:sr.D[64]
data[65] => ShiftRegister:sr.D[65]
data[66] => ShiftRegister:sr.D[66]
data[67] => ShiftRegister:sr.D[67]
data[68] => ShiftRegister:sr.D[68]
data[69] => ShiftRegister:sr.D[69]
data[70] => ShiftRegister:sr.D[70]
data[71] => ShiftRegister:sr.D[71]
data[72] => ShiftRegister:sr.D[72]
data[73] => ShiftRegister:sr.D[73]
data[74] => ShiftRegister:sr.D[74]
data[75] => ShiftRegister:sr.D[75]
data[76] => ShiftRegister:sr.D[76]
data[77] => ShiftRegister:sr.D[77]
data[78] => ShiftRegister:sr.D[78]
data[79] => ShiftRegister:sr.D[79]
data[80] => ShiftRegister:sr.D[80]
data[81] => ShiftRegister:sr.D[81]
data[82] => ShiftRegister:sr.D[82]
data[83] => ShiftRegister:sr.D[83]
data[84] => ShiftRegister:sr.D[84]
data[85] => ShiftRegister:sr.D[85]
data[86] => ShiftRegister:sr.D[86]
data[87] => ShiftRegister:sr.D[87]
data[88] => ShiftRegister:sr.D[88]
data[89] => ShiftRegister:sr.D[89]
data[90] => ShiftRegister:sr.D[90]
data[91] => ShiftRegister:sr.D[91]
data[92] => ShiftRegister:sr.D[92]
data[93] => ShiftRegister:sr.D[93]
data[94] => ShiftRegister:sr.D[94]
data[95] => ShiftRegister:sr.D[95]
data[96] => ShiftRegister:sr.D[96]
data[97] => ShiftRegister:sr.D[97]
data[98] => ShiftRegister:sr.D[98]
data[99] => ShiftRegister:sr.D[99]
data[100] => ShiftRegister:sr.D[100]
data[101] => ShiftRegister:sr.D[101]
data[102] => ShiftRegister:sr.D[102]
data[103] => ShiftRegister:sr.D[103]
data[104] => ShiftRegister:sr.D[104]
data[105] => ShiftRegister:sr.D[105]
data[106] => ShiftRegister:sr.D[106]
data[107] => ShiftRegister:sr.D[107]
data[108] => ShiftRegister:sr.D[108]
data[109] => ShiftRegister:sr.D[109]
data[110] => ShiftRegister:sr.D[110]
data[111] => ShiftRegister:sr.D[111]
data[112] => ShiftRegister:sr.D[112]
data[113] => ShiftRegister:sr.D[113]
data[114] => ShiftRegister:sr.D[114]
data[115] => ShiftRegister:sr.D[115]
data[116] => ShiftRegister:sr.D[116]
data[117] => ShiftRegister:sr.D[117]
data[118] => ShiftRegister:sr.D[118]
data[119] => ShiftRegister:sr.D[119]
data[120] => ShiftRegister:sr.D[120]
data[121] => ShiftRegister:sr.D[121]
data[122] => ShiftRegister:sr.D[122]
data[123] => ShiftRegister:sr.D[123]
data[124] => ShiftRegister:sr.D[124]
data[125] => ShiftRegister:sr.D[125]
data[126] => ShiftRegister:sr.D[126]
data[127] => ShiftRegister:sr.D[127]
data[128] => ShiftRegister:sr.D[128]
data[129] => ShiftRegister:sr.D[129]
data[130] => ShiftRegister:sr.D[130]
data[131] => ShiftRegister:sr.D[131]
data[132] => ShiftRegister:sr.D[132]
data[133] => ShiftRegister:sr.D[133]
data[134] => ShiftRegister:sr.D[134]
data[135] => ShiftRegister:sr.D[135]
data[136] => ShiftRegister:sr.D[136]
data[137] => ShiftRegister:sr.D[137]
data[138] => ShiftRegister:sr.D[138]
data[139] => ShiftRegister:sr.D[139]
data[140] => ShiftRegister:sr.D[140]
data[141] => ShiftRegister:sr.D[141]
data[142] => ShiftRegister:sr.D[142]
data[143] => ShiftRegister:sr.D[143]
data[144] => ShiftRegister:sr.D[144]
data[145] => ShiftRegister:sr.D[145]
data[146] => ShiftRegister:sr.D[146]
data[147] => ShiftRegister:sr.D[147]
data[148] => ShiftRegister:sr.D[148]
data[149] => ShiftRegister:sr.D[149]
data[150] => ShiftRegister:sr.D[150]
data[151] => ShiftRegister:sr.D[151]
data[152] => ShiftRegister:sr.D[152]
data[153] => ShiftRegister:sr.D[153]
data[154] => ShiftRegister:sr.D[154]
data[155] => ShiftRegister:sr.D[155]
data[156] => ShiftRegister:sr.D[156]
data[157] => ShiftRegister:sr.D[157]
data[158] => ShiftRegister:sr.D[158]
data[159] => ShiftRegister:sr.D[159]
data[160] => ShiftRegister:sr.D[160]
data[161] => ShiftRegister:sr.D[161]
data[162] => ShiftRegister:sr.D[162]
data[163] => ShiftRegister:sr.D[163]
data[164] => ShiftRegister:sr.D[164]
data[165] => ShiftRegister:sr.D[165]
data[166] => ShiftRegister:sr.D[166]
data[167] => ShiftRegister:sr.D[167]
data[168] => ShiftRegister:sr.D[168]
data[169] => ShiftRegister:sr.D[169]
data[170] => ShiftRegister:sr.D[170]
data[171] => ShiftRegister:sr.D[171]
data[172] => ShiftRegister:sr.D[172]
data[173] => ShiftRegister:sr.D[173]
data[174] => ShiftRegister:sr.D[174]
data[175] => ShiftRegister:sr.D[175]
data[176] => ShiftRegister:sr.D[176]
data[177] => ShiftRegister:sr.D[177]
data[178] => ShiftRegister:sr.D[178]
data[179] => ShiftRegister:sr.D[179]
data[180] => ShiftRegister:sr.D[180]
data[181] => ShiftRegister:sr.D[181]
data[182] => ShiftRegister:sr.D[182]
data[183] => ShiftRegister:sr.D[183]
data[184] => ShiftRegister:sr.D[184]
data[185] => ShiftRegister:sr.D[185]
data[186] => ShiftRegister:sr.D[186]
data[187] => ShiftRegister:sr.D[187]
data[188] => ShiftRegister:sr.D[188]
data[189] => ShiftRegister:sr.D[189]
data[190] => ShiftRegister:sr.D[190]
data[191] => ShiftRegister:sr.D[191]
data[192] => ~NO_FANOUT~
data[193] => ~NO_FANOUT~
data[194] => ~NO_FANOUT~
data[195] => ~NO_FANOUT~
data[196] => ~NO_FANOUT~
data[197] => ~NO_FANOUT~
data[198] => ~NO_FANOUT~
data[199] => ~NO_FANOUT~
data[200] => ~NO_FANOUT~
data[201] => ~NO_FANOUT~
data[202] => ~NO_FANOUT~
data[203] => ~NO_FANOUT~
data[204] => ~NO_FANOUT~
data[205] => ~NO_FANOUT~
data[206] => ~NO_FANOUT~
data[207] => ~NO_FANOUT~
data[208] => ~NO_FANOUT~
data[209] => ~NO_FANOUT~
data[210] => ~NO_FANOUT~
data[211] => ~NO_FANOUT~
data[212] => ~NO_FANOUT~
data[213] => ~NO_FANOUT~
data[214] => ~NO_FANOUT~
data[215] => ~NO_FANOUT~
data[216] => ~NO_FANOUT~
data[217] => ~NO_FANOUT~
data[218] => ~NO_FANOUT~
data[219] => ~NO_FANOUT~
data[220] => ~NO_FANOUT~
data[221] => ~NO_FANOUT~
data[222] => ~NO_FANOUT~
data[223] => ~NO_FANOUT~
data[224] => ~NO_FANOUT~
data[225] => ~NO_FANOUT~
data[226] => ~NO_FANOUT~
data[227] => ~NO_FANOUT~
data[228] => ~NO_FANOUT~
data[229] => ~NO_FANOUT~
data[230] => ~NO_FANOUT~
data[231] => ~NO_FANOUT~
data[232] => ~NO_FANOUT~
data[233] => ~NO_FANOUT~
data[234] => ~NO_FANOUT~
data[235] => ~NO_FANOUT~
data[236] => ~NO_FANOUT~
data[237] => ~NO_FANOUT~
data[238] => ~NO_FANOUT~
data[239] => ~NO_FANOUT~
data[240] => ~NO_FANOUT~
data[241] => ~NO_FANOUT~
data[242] => ~NO_FANOUT~
data[243] => ~NO_FANOUT~
data[244] => ~NO_FANOUT~
data[245] => ~NO_FANOUT~
data[246] => ~NO_FANOUT~
data[247] => ~NO_FANOUT~
data[248] => ~NO_FANOUT~
data[249] => ~NO_FANOUT~
data[250] => ~NO_FANOUT~
data[251] => ~NO_FANOUT~
data[252] => ~NO_FANOUT~
data[253] => ~NO_FANOUT~
data[254] => ~NO_FANOUT~
data[255] => ~NO_FANOUT~
data[256] => ~NO_FANOUT~
data[257] => ~NO_FANOUT~
data[258] => ~NO_FANOUT~
data[259] => ~NO_FANOUT~
data[260] => ~NO_FANOUT~
data[261] => ~NO_FANOUT~
data[262] => ~NO_FANOUT~
data[263] => ~NO_FANOUT~
data[264] => ~NO_FANOUT~
data[265] => ~NO_FANOUT~
data[266] => ~NO_FANOUT~
data[267] => ~NO_FANOUT~
data[268] => ~NO_FANOUT~
data[269] => ~NO_FANOUT~
data[270] => ~NO_FANOUT~
data[271] => ~NO_FANOUT~
data[272] => ~NO_FANOUT~
data[273] => ~NO_FANOUT~
data[274] => ~NO_FANOUT~
data[275] => ~NO_FANOUT~
data[276] => ~NO_FANOUT~
data[277] => ~NO_FANOUT~
data[278] => ~NO_FANOUT~
data[279] => ~NO_FANOUT~
data[280] => ~NO_FANOUT~
data[281] => ~NO_FANOUT~
data[282] => ~NO_FANOUT~
data[283] => ~NO_FANOUT~
data[284] => ~NO_FANOUT~
data[285] => ~NO_FANOUT~
data[286] => ~NO_FANOUT~
data[287] => ~NO_FANOUT~
data[288] => ~NO_FANOUT~
data[289] => ~NO_FANOUT~
data[290] => ~NO_FANOUT~
data[291] => ~NO_FANOUT~
data[292] => ~NO_FANOUT~
data[293] => ~NO_FANOUT~
data[294] => ~NO_FANOUT~
data[295] => ~NO_FANOUT~
data[296] => ~NO_FANOUT~
data[297] => ~NO_FANOUT~
data[298] => ~NO_FANOUT~
data[299] => ~NO_FANOUT~
data[300] => ~NO_FANOUT~
data[301] => ~NO_FANOUT~
data[302] => ~NO_FANOUT~
data[303] => ~NO_FANOUT~
data[304] => ~NO_FANOUT~
data[305] => ~NO_FANOUT~
data[306] => ~NO_FANOUT~
data[307] => ~NO_FANOUT~
data[308] => ~NO_FANOUT~
data[309] => ~NO_FANOUT~
data[310] => ~NO_FANOUT~
data[311] => ~NO_FANOUT~
data[312] => ~NO_FANOUT~
data[313] => ~NO_FANOUT~
data[314] => ~NO_FANOUT~
data[315] => ~NO_FANOUT~
data[316] => ~NO_FANOUT~
data[317] => ~NO_FANOUT~
data[318] => ~NO_FANOUT~
data[319] => ~NO_FANOUT~
data[320] => ~NO_FANOUT~
data[321] => ~NO_FANOUT~
data[322] => ~NO_FANOUT~
data[323] => ~NO_FANOUT~
data[324] => ~NO_FANOUT~
data[325] => ~NO_FANOUT~
data[326] => ~NO_FANOUT~
data[327] => ~NO_FANOUT~
data[328] => ~NO_FANOUT~
data[329] => ~NO_FANOUT~
data[330] => ~NO_FANOUT~
data[331] => ~NO_FANOUT~
data[332] => ~NO_FANOUT~
data[333] => ~NO_FANOUT~
data[334] => ~NO_FANOUT~
data[335] => ~NO_FANOUT~
data[336] => ~NO_FANOUT~
data[337] => ~NO_FANOUT~
data[338] => ~NO_FANOUT~
data[339] => ~NO_FANOUT~
data[340] => ~NO_FANOUT~
data[341] => ~NO_FANOUT~
data[342] => ~NO_FANOUT~
data[343] => ~NO_FANOUT~
data[344] => ~NO_FANOUT~
data[345] => ~NO_FANOUT~
data[346] => ~NO_FANOUT~
data[347] => ~NO_FANOUT~
data[348] => ~NO_FANOUT~
data[349] => ~NO_FANOUT~
data[350] => ~NO_FANOUT~
data[351] => ~NO_FANOUT~
data[352] => ~NO_FANOUT~
data[353] => ~NO_FANOUT~
data[354] => ~NO_FANOUT~
data[355] => ~NO_FANOUT~
data[356] => ~NO_FANOUT~
data[357] => ~NO_FANOUT~
data[358] => ~NO_FANOUT~
data[359] => ~NO_FANOUT~
data[360] => ~NO_FANOUT~
data[361] => ~NO_FANOUT~
data[362] => ~NO_FANOUT~
data[363] => ~NO_FANOUT~
data[364] => ~NO_FANOUT~
data[365] => ~NO_FANOUT~
data[366] => ~NO_FANOUT~
data[367] => ~NO_FANOUT~
data[368] => ~NO_FANOUT~
data[369] => ~NO_FANOUT~
data[370] => ~NO_FANOUT~
data[371] => ~NO_FANOUT~
data[372] => ~NO_FANOUT~
data[373] => ~NO_FANOUT~
data[374] => ~NO_FANOUT~
data[375] => ~NO_FANOUT~
data[376] => ~NO_FANOUT~
data[377] => ~NO_FANOUT~
data[378] => ~NO_FANOUT~
data[379] => ~NO_FANOUT~
data[380] => ~NO_FANOUT~
data[381] => ~NO_FANOUT~
data[382] => ~NO_FANOUT~
data[383] => ~NO_FANOUT~
CLOCK_50 => ShiftRegister:sr.clock
CLOCK_50 => CountDownToZero:c192.clock
CLOCK_50 => CountDownToZero:timer.clock
CLOCK_50 => fsm_ll:f.clock
reset => fsm_ll:f.reset
go => fsm_ll:f.go
neopixel_data <= fsm_ll:f.neopixel_data
done <= fsm_ll:f.done


|ChipInterface|NeopixelController:neo|NeopixelController_low_level:npc_ll|ShiftRegister:sr
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
D[16] => Q.DATAB
D[17] => Q.DATAB
D[18] => Q.DATAB
D[19] => Q.DATAB
D[20] => Q.DATAB
D[21] => Q.DATAB
D[22] => Q.DATAB
D[23] => Q.DATAB
D[24] => Q.DATAB
D[25] => Q.DATAB
D[26] => Q.DATAB
D[27] => Q.DATAB
D[28] => Q.DATAB
D[29] => Q.DATAB
D[30] => Q.DATAB
D[31] => Q.DATAB
D[32] => Q.DATAB
D[33] => Q.DATAB
D[34] => Q.DATAB
D[35] => Q.DATAB
D[36] => Q.DATAB
D[37] => Q.DATAB
D[38] => Q.DATAB
D[39] => Q.DATAB
D[40] => Q.DATAB
D[41] => Q.DATAB
D[42] => Q.DATAB
D[43] => Q.DATAB
D[44] => Q.DATAB
D[45] => Q.DATAB
D[46] => Q.DATAB
D[47] => Q.DATAB
D[48] => Q.DATAB
D[49] => Q.DATAB
D[50] => Q.DATAB
D[51] => Q.DATAB
D[52] => Q.DATAB
D[53] => Q.DATAB
D[54] => Q.DATAB
D[55] => Q.DATAB
D[56] => Q.DATAB
D[57] => Q.DATAB
D[58] => Q.DATAB
D[59] => Q.DATAB
D[60] => Q.DATAB
D[61] => Q.DATAB
D[62] => Q.DATAB
D[63] => Q.DATAB
D[64] => Q.DATAB
D[65] => Q.DATAB
D[66] => Q.DATAB
D[67] => Q.DATAB
D[68] => Q.DATAB
D[69] => Q.DATAB
D[70] => Q.DATAB
D[71] => Q.DATAB
D[72] => Q.DATAB
D[73] => Q.DATAB
D[74] => Q.DATAB
D[75] => Q.DATAB
D[76] => Q.DATAB
D[77] => Q.DATAB
D[78] => Q.DATAB
D[79] => Q.DATAB
D[80] => Q.DATAB
D[81] => Q.DATAB
D[82] => Q.DATAB
D[83] => Q.DATAB
D[84] => Q.DATAB
D[85] => Q.DATAB
D[86] => Q.DATAB
D[87] => Q.DATAB
D[88] => Q.DATAB
D[89] => Q.DATAB
D[90] => Q.DATAB
D[91] => Q.DATAB
D[92] => Q.DATAB
D[93] => Q.DATAB
D[94] => Q.DATAB
D[95] => Q.DATAB
D[96] => Q.DATAB
D[97] => Q.DATAB
D[98] => Q.DATAB
D[99] => Q.DATAB
D[100] => Q.DATAB
D[101] => Q.DATAB
D[102] => Q.DATAB
D[103] => Q.DATAB
D[104] => Q.DATAB
D[105] => Q.DATAB
D[106] => Q.DATAB
D[107] => Q.DATAB
D[108] => Q.DATAB
D[109] => Q.DATAB
D[110] => Q.DATAB
D[111] => Q.DATAB
D[112] => Q.DATAB
D[113] => Q.DATAB
D[114] => Q.DATAB
D[115] => Q.DATAB
D[116] => Q.DATAB
D[117] => Q.DATAB
D[118] => Q.DATAB
D[119] => Q.DATAB
D[120] => Q.DATAB
D[121] => Q.DATAB
D[122] => Q.DATAB
D[123] => Q.DATAB
D[124] => Q.DATAB
D[125] => Q.DATAB
D[126] => Q.DATAB
D[127] => Q.DATAB
D[128] => Q.DATAB
D[129] => Q.DATAB
D[130] => Q.DATAB
D[131] => Q.DATAB
D[132] => Q.DATAB
D[133] => Q.DATAB
D[134] => Q.DATAB
D[135] => Q.DATAB
D[136] => Q.DATAB
D[137] => Q.DATAB
D[138] => Q.DATAB
D[139] => Q.DATAB
D[140] => Q.DATAB
D[141] => Q.DATAB
D[142] => Q.DATAB
D[143] => Q.DATAB
D[144] => Q.DATAB
D[145] => Q.DATAB
D[146] => Q.DATAB
D[147] => Q.DATAB
D[148] => Q.DATAB
D[149] => Q.DATAB
D[150] => Q.DATAB
D[151] => Q.DATAB
D[152] => Q.DATAB
D[153] => Q.DATAB
D[154] => Q.DATAB
D[155] => Q.DATAB
D[156] => Q.DATAB
D[157] => Q.DATAB
D[158] => Q.DATAB
D[159] => Q.DATAB
D[160] => Q.DATAB
D[161] => Q.DATAB
D[162] => Q.DATAB
D[163] => Q.DATAB
D[164] => Q.DATAB
D[165] => Q.DATAB
D[166] => Q.DATAB
D[167] => Q.DATAB
D[168] => Q.DATAB
D[169] => Q.DATAB
D[170] => Q.DATAB
D[171] => Q.DATAB
D[172] => Q.DATAB
D[173] => Q.DATAB
D[174] => Q.DATAB
D[175] => Q.DATAB
D[176] => Q.DATAB
D[177] => Q.DATAB
D[178] => Q.DATAB
D[179] => Q.DATAB
D[180] => Q.DATAB
D[181] => Q.DATAB
D[182] => Q.DATAB
D[183] => Q.DATAB
D[184] => Q.DATAB
D[185] => Q.DATAB
D[186] => Q.DATAB
D[187] => Q.DATAB
D[188] => Q.DATAB
D[189] => Q.DATAB
D[190] => Q.DATAB
D[191] => Q.DATAB
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
left => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
clock => Q[12]~reg0.CLK
clock => Q[13]~reg0.CLK
clock => Q[14]~reg0.CLK
clock => Q[15]~reg0.CLK
clock => Q[16]~reg0.CLK
clock => Q[17]~reg0.CLK
clock => Q[18]~reg0.CLK
clock => Q[19]~reg0.CLK
clock => Q[20]~reg0.CLK
clock => Q[21]~reg0.CLK
clock => Q[22]~reg0.CLK
clock => Q[23]~reg0.CLK
clock => Q[24]~reg0.CLK
clock => Q[25]~reg0.CLK
clock => Q[26]~reg0.CLK
clock => Q[27]~reg0.CLK
clock => Q[28]~reg0.CLK
clock => Q[29]~reg0.CLK
clock => Q[30]~reg0.CLK
clock => Q[31]~reg0.CLK
clock => Q[32]~reg0.CLK
clock => Q[33]~reg0.CLK
clock => Q[34]~reg0.CLK
clock => Q[35]~reg0.CLK
clock => Q[36]~reg0.CLK
clock => Q[37]~reg0.CLK
clock => Q[38]~reg0.CLK
clock => Q[39]~reg0.CLK
clock => Q[40]~reg0.CLK
clock => Q[41]~reg0.CLK
clock => Q[42]~reg0.CLK
clock => Q[43]~reg0.CLK
clock => Q[44]~reg0.CLK
clock => Q[45]~reg0.CLK
clock => Q[46]~reg0.CLK
clock => Q[47]~reg0.CLK
clock => Q[48]~reg0.CLK
clock => Q[49]~reg0.CLK
clock => Q[50]~reg0.CLK
clock => Q[51]~reg0.CLK
clock => Q[52]~reg0.CLK
clock => Q[53]~reg0.CLK
clock => Q[54]~reg0.CLK
clock => Q[55]~reg0.CLK
clock => Q[56]~reg0.CLK
clock => Q[57]~reg0.CLK
clock => Q[58]~reg0.CLK
clock => Q[59]~reg0.CLK
clock => Q[60]~reg0.CLK
clock => Q[61]~reg0.CLK
clock => Q[62]~reg0.CLK
clock => Q[63]~reg0.CLK
clock => Q[64]~reg0.CLK
clock => Q[65]~reg0.CLK
clock => Q[66]~reg0.CLK
clock => Q[67]~reg0.CLK
clock => Q[68]~reg0.CLK
clock => Q[69]~reg0.CLK
clock => Q[70]~reg0.CLK
clock => Q[71]~reg0.CLK
clock => Q[72]~reg0.CLK
clock => Q[73]~reg0.CLK
clock => Q[74]~reg0.CLK
clock => Q[75]~reg0.CLK
clock => Q[76]~reg0.CLK
clock => Q[77]~reg0.CLK
clock => Q[78]~reg0.CLK
clock => Q[79]~reg0.CLK
clock => Q[80]~reg0.CLK
clock => Q[81]~reg0.CLK
clock => Q[82]~reg0.CLK
clock => Q[83]~reg0.CLK
clock => Q[84]~reg0.CLK
clock => Q[85]~reg0.CLK
clock => Q[86]~reg0.CLK
clock => Q[87]~reg0.CLK
clock => Q[88]~reg0.CLK
clock => Q[89]~reg0.CLK
clock => Q[90]~reg0.CLK
clock => Q[91]~reg0.CLK
clock => Q[92]~reg0.CLK
clock => Q[93]~reg0.CLK
clock => Q[94]~reg0.CLK
clock => Q[95]~reg0.CLK
clock => Q[96]~reg0.CLK
clock => Q[97]~reg0.CLK
clock => Q[98]~reg0.CLK
clock => Q[99]~reg0.CLK
clock => Q[100]~reg0.CLK
clock => Q[101]~reg0.CLK
clock => Q[102]~reg0.CLK
clock => Q[103]~reg0.CLK
clock => Q[104]~reg0.CLK
clock => Q[105]~reg0.CLK
clock => Q[106]~reg0.CLK
clock => Q[107]~reg0.CLK
clock => Q[108]~reg0.CLK
clock => Q[109]~reg0.CLK
clock => Q[110]~reg0.CLK
clock => Q[111]~reg0.CLK
clock => Q[112]~reg0.CLK
clock => Q[113]~reg0.CLK
clock => Q[114]~reg0.CLK
clock => Q[115]~reg0.CLK
clock => Q[116]~reg0.CLK
clock => Q[117]~reg0.CLK
clock => Q[118]~reg0.CLK
clock => Q[119]~reg0.CLK
clock => Q[120]~reg0.CLK
clock => Q[121]~reg0.CLK
clock => Q[122]~reg0.CLK
clock => Q[123]~reg0.CLK
clock => Q[124]~reg0.CLK
clock => Q[125]~reg0.CLK
clock => Q[126]~reg0.CLK
clock => Q[127]~reg0.CLK
clock => Q[128]~reg0.CLK
clock => Q[129]~reg0.CLK
clock => Q[130]~reg0.CLK
clock => Q[131]~reg0.CLK
clock => Q[132]~reg0.CLK
clock => Q[133]~reg0.CLK
clock => Q[134]~reg0.CLK
clock => Q[135]~reg0.CLK
clock => Q[136]~reg0.CLK
clock => Q[137]~reg0.CLK
clock => Q[138]~reg0.CLK
clock => Q[139]~reg0.CLK
clock => Q[140]~reg0.CLK
clock => Q[141]~reg0.CLK
clock => Q[142]~reg0.CLK
clock => Q[143]~reg0.CLK
clock => Q[144]~reg0.CLK
clock => Q[145]~reg0.CLK
clock => Q[146]~reg0.CLK
clock => Q[147]~reg0.CLK
clock => Q[148]~reg0.CLK
clock => Q[149]~reg0.CLK
clock => Q[150]~reg0.CLK
clock => Q[151]~reg0.CLK
clock => Q[152]~reg0.CLK
clock => Q[153]~reg0.CLK
clock => Q[154]~reg0.CLK
clock => Q[155]~reg0.CLK
clock => Q[156]~reg0.CLK
clock => Q[157]~reg0.CLK
clock => Q[158]~reg0.CLK
clock => Q[159]~reg0.CLK
clock => Q[160]~reg0.CLK
clock => Q[161]~reg0.CLK
clock => Q[162]~reg0.CLK
clock => Q[163]~reg0.CLK
clock => Q[164]~reg0.CLK
clock => Q[165]~reg0.CLK
clock => Q[166]~reg0.CLK
clock => Q[167]~reg0.CLK
clock => Q[168]~reg0.CLK
clock => Q[169]~reg0.CLK
clock => Q[170]~reg0.CLK
clock => Q[171]~reg0.CLK
clock => Q[172]~reg0.CLK
clock => Q[173]~reg0.CLK
clock => Q[174]~reg0.CLK
clock => Q[175]~reg0.CLK
clock => Q[176]~reg0.CLK
clock => Q[177]~reg0.CLK
clock => Q[178]~reg0.CLK
clock => Q[179]~reg0.CLK
clock => Q[180]~reg0.CLK
clock => Q[181]~reg0.CLK
clock => Q[182]~reg0.CLK
clock => Q[183]~reg0.CLK
clock => Q[184]~reg0.CLK
clock => Q[185]~reg0.CLK
clock => Q[186]~reg0.CLK
clock => Q[187]~reg0.CLK
clock => Q[188]~reg0.CLK
clock => Q[189]~reg0.CLK
clock => Q[190]~reg0.CLK
clock => Q[191]~reg0.CLK
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[32] <= Q[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[33] <= Q[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[34] <= Q[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[35] <= Q[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[36] <= Q[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[37] <= Q[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[38] <= Q[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[39] <= Q[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[40] <= Q[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[41] <= Q[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[42] <= Q[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[43] <= Q[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[44] <= Q[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[45] <= Q[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[46] <= Q[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[47] <= Q[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[48] <= Q[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[49] <= Q[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[50] <= Q[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[51] <= Q[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[52] <= Q[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[53] <= Q[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[54] <= Q[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[55] <= Q[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[56] <= Q[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[57] <= Q[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[58] <= Q[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[59] <= Q[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[60] <= Q[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[61] <= Q[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[62] <= Q[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[63] <= Q[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[64] <= Q[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[65] <= Q[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[66] <= Q[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[67] <= Q[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[68] <= Q[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[69] <= Q[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[70] <= Q[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[71] <= Q[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[72] <= Q[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[73] <= Q[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[74] <= Q[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[75] <= Q[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[76] <= Q[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[77] <= Q[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[78] <= Q[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[79] <= Q[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[80] <= Q[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[81] <= Q[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[82] <= Q[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[83] <= Q[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[84] <= Q[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[85] <= Q[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[86] <= Q[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[87] <= Q[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[88] <= Q[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[89] <= Q[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[90] <= Q[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[91] <= Q[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[92] <= Q[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[93] <= Q[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[94] <= Q[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[95] <= Q[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[96] <= Q[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[97] <= Q[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[98] <= Q[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[99] <= Q[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[100] <= Q[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[101] <= Q[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[102] <= Q[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[103] <= Q[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[104] <= Q[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[105] <= Q[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[106] <= Q[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[107] <= Q[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[108] <= Q[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[109] <= Q[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[110] <= Q[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[111] <= Q[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[112] <= Q[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[113] <= Q[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[114] <= Q[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[115] <= Q[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[116] <= Q[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[117] <= Q[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[118] <= Q[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[119] <= Q[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[120] <= Q[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[121] <= Q[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[122] <= Q[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[123] <= Q[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[124] <= Q[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[125] <= Q[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[126] <= Q[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[127] <= Q[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[128] <= Q[128]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[129] <= Q[129]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[130] <= Q[130]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[131] <= Q[131]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[132] <= Q[132]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[133] <= Q[133]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[134] <= Q[134]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[135] <= Q[135]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[136] <= Q[136]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[137] <= Q[137]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[138] <= Q[138]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[139] <= Q[139]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[140] <= Q[140]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[141] <= Q[141]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[142] <= Q[142]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[143] <= Q[143]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[144] <= Q[144]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[145] <= Q[145]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[146] <= Q[146]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[147] <= Q[147]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[148] <= Q[148]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[149] <= Q[149]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[150] <= Q[150]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[151] <= Q[151]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[152] <= Q[152]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[153] <= Q[153]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[154] <= Q[154]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[155] <= Q[155]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[156] <= Q[156]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[157] <= Q[157]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[158] <= Q[158]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[159] <= Q[159]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[160] <= Q[160]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[161] <= Q[161]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[162] <= Q[162]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[163] <= Q[163]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[164] <= Q[164]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[165] <= Q[165]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[166] <= Q[166]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[167] <= Q[167]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[168] <= Q[168]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[169] <= Q[169]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[170] <= Q[170]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[171] <= Q[171]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[172] <= Q[172]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[173] <= Q[173]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[174] <= Q[174]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[175] <= Q[175]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[176] <= Q[176]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[177] <= Q[177]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[178] <= Q[178]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[179] <= Q[179]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[180] <= Q[180]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[181] <= Q[181]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[182] <= Q[182]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[183] <= Q[183]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[184] <= Q[184]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[185] <= Q[185]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[186] <= Q[186]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[187] <= Q[187]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[188] <= Q[188]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[189] <= Q[189]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[190] <= Q[190]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[191] <= Q[191]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|NeopixelController:neo|NeopixelController_low_level:npc_ll|CountDownToZero:c192
D[0] => Counter:c.D[0]
D[1] => Counter:c.D[1]
D[2] => Counter:c.D[2]
D[3] => Counter:c.D[3]
D[4] => Counter:c.D[4]
D[5] => Counter:c.D[5]
D[6] => Counter:c.D[6]
D[7] => Counter:c.D[7]
clock => Counter:c.clock
en => c_en.IN1
load => Counter:c.load
done <= Comparator:cmp.eq


|ChipInterface|NeopixelController:neo|NeopixelController_low_level:npc_ll|CountDownToZero:c192|Counter:c
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
up => Q.OUTPUTSELECT
up => Q.OUTPUTSELECT
up => Q.OUTPUTSELECT
up => Q.OUTPUTSELECT
up => Q.OUTPUTSELECT
up => Q.OUTPUTSELECT
up => Q.OUTPUTSELECT
up => Q.OUTPUTSELECT
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|NeopixelController:neo|NeopixelController_low_level:npc_ll|CountDownToZero:c192|Comparator:cmp
A[0] => Equal0.IN7
A[1] => Equal0.IN6
A[2] => Equal0.IN5
A[3] => Equal0.IN4
A[4] => Equal0.IN3
A[5] => Equal0.IN2
A[6] => Equal0.IN1
A[7] => Equal0.IN0
B[0] => Equal0.IN15
B[1] => Equal0.IN14
B[2] => Equal0.IN13
B[3] => Equal0.IN12
B[4] => Equal0.IN11
B[5] => Equal0.IN10
B[6] => Equal0.IN9
B[7] => Equal0.IN8
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|NeopixelController:neo|NeopixelController_low_level:npc_ll|CountDownToZero:timer
D[0] => Counter:c.D[0]
D[1] => Counter:c.D[1]
D[2] => Counter:c.D[2]
D[3] => Counter:c.D[3]
D[4] => Counter:c.D[4]
D[5] => Counter:c.D[5]
D[6] => Counter:c.D[6]
D[7] => Counter:c.D[7]
D[8] => Counter:c.D[8]
D[9] => Counter:c.D[9]
D[10] => Counter:c.D[10]
D[11] => Counter:c.D[11]
clock => Counter:c.clock
en => c_en.IN1
load => Counter:c.load
done <= Comparator:cmp.eq


|ChipInterface|NeopixelController:neo|NeopixelController_low_level:npc_ll|CountDownToZero:timer|Counter:c
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
en => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
clear => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
load => Q.OUTPUTSELECT
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
clock => Q[5]~reg0.CLK
clock => Q[6]~reg0.CLK
clock => Q[7]~reg0.CLK
clock => Q[8]~reg0.CLK
clock => Q[9]~reg0.CLK
clock => Q[10]~reg0.CLK
clock => Q[11]~reg0.CLK
up => Q.OUTPUTSELECT
up => Q.OUTPUTSELECT
up => Q.OUTPUTSELECT
up => Q.OUTPUTSELECT
up => Q.OUTPUTSELECT
up => Q.OUTPUTSELECT
up => Q.OUTPUTSELECT
up => Q.OUTPUTSELECT
up => Q.OUTPUTSELECT
up => Q.OUTPUTSELECT
up => Q.OUTPUTSELECT
up => Q.OUTPUTSELECT
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|NeopixelController:neo|NeopixelController_low_level:npc_ll|CountDownToZero:timer|Comparator:cmp
A[0] => Equal0.IN11
A[1] => Equal0.IN10
A[2] => Equal0.IN9
A[3] => Equal0.IN8
A[4] => Equal0.IN7
A[5] => Equal0.IN6
A[6] => Equal0.IN5
A[7] => Equal0.IN4
A[8] => Equal0.IN3
A[9] => Equal0.IN2
A[10] => Equal0.IN1
A[11] => Equal0.IN0
B[0] => Equal0.IN23
B[1] => Equal0.IN22
B[2] => Equal0.IN21
B[3] => Equal0.IN20
B[4] => Equal0.IN19
B[5] => Equal0.IN18
B[6] => Equal0.IN17
B[7] => Equal0.IN16
B[8] => Equal0.IN15
B[9] => Equal0.IN14
B[10] => Equal0.IN13
B[11] => Equal0.IN12
eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|NeopixelController:neo|NeopixelController_low_level:npc_ll|Mux8to1:m8
I0[0] => Mux4to1:m0.I0[0]
I0[1] => Mux4to1:m0.I0[1]
I0[2] => Mux4to1:m0.I0[2]
I0[3] => Mux4to1:m0.I0[3]
I0[4] => Mux4to1:m0.I0[4]
I0[5] => Mux4to1:m0.I0[5]
I0[6] => Mux4to1:m0.I0[6]
I0[7] => Mux4to1:m0.I0[7]
I0[8] => Mux4to1:m0.I0[8]
I0[9] => Mux4to1:m0.I0[9]
I0[10] => Mux4to1:m0.I0[10]
I0[11] => Mux4to1:m0.I0[11]
I1[0] => Mux4to1:m0.I1[0]
I1[1] => Mux4to1:m0.I1[1]
I1[2] => Mux4to1:m0.I1[2]
I1[3] => Mux4to1:m0.I1[3]
I1[4] => Mux4to1:m0.I1[4]
I1[5] => Mux4to1:m0.I1[5]
I1[6] => Mux4to1:m0.I1[6]
I1[7] => Mux4to1:m0.I1[7]
I1[8] => Mux4to1:m0.I1[8]
I1[9] => Mux4to1:m0.I1[9]
I1[10] => Mux4to1:m0.I1[10]
I1[11] => Mux4to1:m0.I1[11]
I2[0] => Mux4to1:m0.I2[0]
I2[1] => Mux4to1:m0.I2[1]
I2[2] => Mux4to1:m0.I2[2]
I2[3] => Mux4to1:m0.I2[3]
I2[4] => Mux4to1:m0.I2[4]
I2[5] => Mux4to1:m0.I2[5]
I2[6] => Mux4to1:m0.I2[6]
I2[7] => Mux4to1:m0.I2[7]
I2[8] => Mux4to1:m0.I2[8]
I2[9] => Mux4to1:m0.I2[9]
I2[10] => Mux4to1:m0.I2[10]
I2[11] => Mux4to1:m0.I2[11]
I3[0] => Mux4to1:m0.I3[0]
I3[1] => Mux4to1:m0.I3[1]
I3[2] => Mux4to1:m0.I3[2]
I3[3] => Mux4to1:m0.I3[3]
I3[4] => Mux4to1:m0.I3[4]
I3[5] => Mux4to1:m0.I3[5]
I3[6] => Mux4to1:m0.I3[6]
I3[7] => Mux4to1:m0.I3[7]
I3[8] => Mux4to1:m0.I3[8]
I3[9] => Mux4to1:m0.I3[9]
I3[10] => Mux4to1:m0.I3[10]
I3[11] => Mux4to1:m0.I3[11]
I4[0] => I4[0].IN1
I4[1] => I4[1].IN1
I4[2] => I4[2].IN1
I4[3] => I4[3].IN1
I4[4] => I4[4].IN1
I4[5] => I4[5].IN1
I4[6] => I4[6].IN1
I4[7] => I4[7].IN1
I4[8] => I4[8].IN1
I4[9] => I4[9].IN1
I4[10] => I4[10].IN1
I4[11] => I4[11].IN1
I5[0] => I5[0].IN1
I5[1] => I5[1].IN1
I5[2] => I5[2].IN1
I5[3] => I5[3].IN1
I5[4] => I5[4].IN1
I5[5] => I5[5].IN1
I5[6] => I5[6].IN1
I5[7] => I5[7].IN1
I5[8] => I5[8].IN1
I5[9] => I5[9].IN1
I5[10] => I5[10].IN1
I5[11] => I5[11].IN1
I6[0] => I6[0].IN1
I6[1] => I6[1].IN1
I6[2] => I6[2].IN1
I6[3] => I6[3].IN1
I6[4] => I6[4].IN1
I6[5] => I6[5].IN1
I6[6] => I6[6].IN1
I6[7] => I6[7].IN1
I6[8] => I6[8].IN1
I6[9] => I6[9].IN1
I6[10] => I6[10].IN1
I6[11] => I6[11].IN1
I7[0] => I7[0].IN1
I7[1] => I7[1].IN1
I7[2] => I7[2].IN1
I7[3] => I7[3].IN1
I7[4] => I7[4].IN1
I7[5] => I7[5].IN1
I7[6] => I7[6].IN1
I7[7] => I7[7].IN1
I7[8] => I7[8].IN1
I7[9] => I7[9].IN1
I7[10] => I7[10].IN1
I7[11] => I7[11].IN1
S[0] => S[0].IN1
S[1] => S[1].IN1
S[2] => Mux2to1:m2.S
Y[0] <= Mux2to1:m2.Y[0]
Y[1] <= Mux2to1:m2.Y[1]
Y[2] <= Mux2to1:m2.Y[2]
Y[3] <= Mux2to1:m2.Y[3]
Y[4] <= Mux2to1:m2.Y[4]
Y[5] <= Mux2to1:m2.Y[5]
Y[6] <= Mux2to1:m2.Y[6]
Y[7] <= Mux2to1:m2.Y[7]
Y[8] <= Mux2to1:m2.Y[8]
Y[9] <= Mux2to1:m2.Y[9]
Y[10] <= Mux2to1:m2.Y[10]
Y[11] <= Mux2to1:m2.Y[11]


|ChipInterface|NeopixelController:neo|NeopixelController_low_level:npc_ll|Mux8to1:m8|Mux4to1:m0
I0[0] => Mux2to1:m0.I0[0]
I0[1] => Mux2to1:m0.I0[1]
I0[2] => Mux2to1:m0.I0[2]
I0[3] => Mux2to1:m0.I0[3]
I0[4] => Mux2to1:m0.I0[4]
I0[5] => Mux2to1:m0.I0[5]
I0[6] => Mux2to1:m0.I0[6]
I0[7] => Mux2to1:m0.I0[7]
I0[8] => Mux2to1:m0.I0[8]
I0[9] => Mux2to1:m0.I0[9]
I0[10] => Mux2to1:m0.I0[10]
I0[11] => Mux2to1:m0.I0[11]
I1[0] => Mux2to1:m0.I1[0]
I1[1] => Mux2to1:m0.I1[1]
I1[2] => Mux2to1:m0.I1[2]
I1[3] => Mux2to1:m0.I1[3]
I1[4] => Mux2to1:m0.I1[4]
I1[5] => Mux2to1:m0.I1[5]
I1[6] => Mux2to1:m0.I1[6]
I1[7] => Mux2to1:m0.I1[7]
I1[8] => Mux2to1:m0.I1[8]
I1[9] => Mux2to1:m0.I1[9]
I1[10] => Mux2to1:m0.I1[10]
I1[11] => Mux2to1:m0.I1[11]
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
S[0] => S[0].IN1
S[1] => Mux2to1:m2.S
Y[0] <= Mux2to1:m2.Y[0]
Y[1] <= Mux2to1:m2.Y[1]
Y[2] <= Mux2to1:m2.Y[2]
Y[3] <= Mux2to1:m2.Y[3]
Y[4] <= Mux2to1:m2.Y[4]
Y[5] <= Mux2to1:m2.Y[5]
Y[6] <= Mux2to1:m2.Y[6]
Y[7] <= Mux2to1:m2.Y[7]
Y[8] <= Mux2to1:m2.Y[8]
Y[9] <= Mux2to1:m2.Y[9]
Y[10] <= Mux2to1:m2.Y[10]
Y[11] <= Mux2to1:m2.Y[11]


|ChipInterface|NeopixelController:neo|NeopixelController_low_level:npc_ll|Mux8to1:m8|Mux4to1:m0|Mux2to1:m0
I0[0] => Y.DATAA
I0[1] => Y.DATAA
I0[2] => Y.DATAA
I0[3] => Y.DATAA
I0[4] => Y.DATAA
I0[5] => Y.DATAA
I0[6] => Y.DATAA
I0[7] => Y.DATAA
I0[8] => Y.DATAA
I0[9] => Y.DATAA
I0[10] => Y.DATAA
I0[11] => Y.DATAA
I1[0] => Y.DATAB
I1[1] => Y.DATAB
I1[2] => Y.DATAB
I1[3] => Y.DATAB
I1[4] => Y.DATAB
I1[5] => Y.DATAB
I1[6] => Y.DATAB
I1[7] => Y.DATAB
I1[8] => Y.DATAB
I1[9] => Y.DATAB
I1[10] => Y.DATAB
I1[11] => Y.DATAB
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|NeopixelController:neo|NeopixelController_low_level:npc_ll|Mux8to1:m8|Mux4to1:m0|Mux2to1:m1
I0[0] => Y.DATAA
I0[1] => Y.DATAA
I0[2] => Y.DATAA
I0[3] => Y.DATAA
I0[4] => Y.DATAA
I0[5] => Y.DATAA
I0[6] => Y.DATAA
I0[7] => Y.DATAA
I0[8] => Y.DATAA
I0[9] => Y.DATAA
I0[10] => Y.DATAA
I0[11] => Y.DATAA
I1[0] => Y.DATAB
I1[1] => Y.DATAB
I1[2] => Y.DATAB
I1[3] => Y.DATAB
I1[4] => Y.DATAB
I1[5] => Y.DATAB
I1[6] => Y.DATAB
I1[7] => Y.DATAB
I1[8] => Y.DATAB
I1[9] => Y.DATAB
I1[10] => Y.DATAB
I1[11] => Y.DATAB
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|NeopixelController:neo|NeopixelController_low_level:npc_ll|Mux8to1:m8|Mux4to1:m0|Mux2to1:m2
I0[0] => Y.DATAA
I0[1] => Y.DATAA
I0[2] => Y.DATAA
I0[3] => Y.DATAA
I0[4] => Y.DATAA
I0[5] => Y.DATAA
I0[6] => Y.DATAA
I0[7] => Y.DATAA
I0[8] => Y.DATAA
I0[9] => Y.DATAA
I0[10] => Y.DATAA
I0[11] => Y.DATAA
I1[0] => Y.DATAB
I1[1] => Y.DATAB
I1[2] => Y.DATAB
I1[3] => Y.DATAB
I1[4] => Y.DATAB
I1[5] => Y.DATAB
I1[6] => Y.DATAB
I1[7] => Y.DATAB
I1[8] => Y.DATAB
I1[9] => Y.DATAB
I1[10] => Y.DATAB
I1[11] => Y.DATAB
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|NeopixelController:neo|NeopixelController_low_level:npc_ll|Mux8to1:m8|Mux4to1:m1
I0[0] => Mux2to1:m0.I0[0]
I0[1] => Mux2to1:m0.I0[1]
I0[2] => Mux2to1:m0.I0[2]
I0[3] => Mux2to1:m0.I0[3]
I0[4] => Mux2to1:m0.I0[4]
I0[5] => Mux2to1:m0.I0[5]
I0[6] => Mux2to1:m0.I0[6]
I0[7] => Mux2to1:m0.I0[7]
I0[8] => Mux2to1:m0.I0[8]
I0[9] => Mux2to1:m0.I0[9]
I0[10] => Mux2to1:m0.I0[10]
I0[11] => Mux2to1:m0.I0[11]
I1[0] => Mux2to1:m0.I1[0]
I1[1] => Mux2to1:m0.I1[1]
I1[2] => Mux2to1:m0.I1[2]
I1[3] => Mux2to1:m0.I1[3]
I1[4] => Mux2to1:m0.I1[4]
I1[5] => Mux2to1:m0.I1[5]
I1[6] => Mux2to1:m0.I1[6]
I1[7] => Mux2to1:m0.I1[7]
I1[8] => Mux2to1:m0.I1[8]
I1[9] => Mux2to1:m0.I1[9]
I1[10] => Mux2to1:m0.I1[10]
I1[11] => Mux2to1:m0.I1[11]
I2[0] => I2[0].IN1
I2[1] => I2[1].IN1
I2[2] => I2[2].IN1
I2[3] => I2[3].IN1
I2[4] => I2[4].IN1
I2[5] => I2[5].IN1
I2[6] => I2[6].IN1
I2[7] => I2[7].IN1
I2[8] => I2[8].IN1
I2[9] => I2[9].IN1
I2[10] => I2[10].IN1
I2[11] => I2[11].IN1
I3[0] => I3[0].IN1
I3[1] => I3[1].IN1
I3[2] => I3[2].IN1
I3[3] => I3[3].IN1
I3[4] => I3[4].IN1
I3[5] => I3[5].IN1
I3[6] => I3[6].IN1
I3[7] => I3[7].IN1
I3[8] => I3[8].IN1
I3[9] => I3[9].IN1
I3[10] => I3[10].IN1
I3[11] => I3[11].IN1
S[0] => S[0].IN1
S[1] => Mux2to1:m2.S
Y[0] <= Mux2to1:m2.Y[0]
Y[1] <= Mux2to1:m2.Y[1]
Y[2] <= Mux2to1:m2.Y[2]
Y[3] <= Mux2to1:m2.Y[3]
Y[4] <= Mux2to1:m2.Y[4]
Y[5] <= Mux2to1:m2.Y[5]
Y[6] <= Mux2to1:m2.Y[6]
Y[7] <= Mux2to1:m2.Y[7]
Y[8] <= Mux2to1:m2.Y[8]
Y[9] <= Mux2to1:m2.Y[9]
Y[10] <= Mux2to1:m2.Y[10]
Y[11] <= Mux2to1:m2.Y[11]


|ChipInterface|NeopixelController:neo|NeopixelController_low_level:npc_ll|Mux8to1:m8|Mux4to1:m1|Mux2to1:m0
I0[0] => Y.DATAA
I0[1] => Y.DATAA
I0[2] => Y.DATAA
I0[3] => Y.DATAA
I0[4] => Y.DATAA
I0[5] => Y.DATAA
I0[6] => Y.DATAA
I0[7] => Y.DATAA
I0[8] => Y.DATAA
I0[9] => Y.DATAA
I0[10] => Y.DATAA
I0[11] => Y.DATAA
I1[0] => Y.DATAB
I1[1] => Y.DATAB
I1[2] => Y.DATAB
I1[3] => Y.DATAB
I1[4] => Y.DATAB
I1[5] => Y.DATAB
I1[6] => Y.DATAB
I1[7] => Y.DATAB
I1[8] => Y.DATAB
I1[9] => Y.DATAB
I1[10] => Y.DATAB
I1[11] => Y.DATAB
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|NeopixelController:neo|NeopixelController_low_level:npc_ll|Mux8to1:m8|Mux4to1:m1|Mux2to1:m1
I0[0] => Y.DATAA
I0[1] => Y.DATAA
I0[2] => Y.DATAA
I0[3] => Y.DATAA
I0[4] => Y.DATAA
I0[5] => Y.DATAA
I0[6] => Y.DATAA
I0[7] => Y.DATAA
I0[8] => Y.DATAA
I0[9] => Y.DATAA
I0[10] => Y.DATAA
I0[11] => Y.DATAA
I1[0] => Y.DATAB
I1[1] => Y.DATAB
I1[2] => Y.DATAB
I1[3] => Y.DATAB
I1[4] => Y.DATAB
I1[5] => Y.DATAB
I1[6] => Y.DATAB
I1[7] => Y.DATAB
I1[8] => Y.DATAB
I1[9] => Y.DATAB
I1[10] => Y.DATAB
I1[11] => Y.DATAB
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|NeopixelController:neo|NeopixelController_low_level:npc_ll|Mux8to1:m8|Mux4to1:m1|Mux2to1:m2
I0[0] => Y.DATAA
I0[1] => Y.DATAA
I0[2] => Y.DATAA
I0[3] => Y.DATAA
I0[4] => Y.DATAA
I0[5] => Y.DATAA
I0[6] => Y.DATAA
I0[7] => Y.DATAA
I0[8] => Y.DATAA
I0[9] => Y.DATAA
I0[10] => Y.DATAA
I0[11] => Y.DATAA
I1[0] => Y.DATAB
I1[1] => Y.DATAB
I1[2] => Y.DATAB
I1[3] => Y.DATAB
I1[4] => Y.DATAB
I1[5] => Y.DATAB
I1[6] => Y.DATAB
I1[7] => Y.DATAB
I1[8] => Y.DATAB
I1[9] => Y.DATAB
I1[10] => Y.DATAB
I1[11] => Y.DATAB
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|NeopixelController:neo|NeopixelController_low_level:npc_ll|Mux8to1:m8|Mux2to1:m2
I0[0] => Y.DATAA
I0[1] => Y.DATAA
I0[2] => Y.DATAA
I0[3] => Y.DATAA
I0[4] => Y.DATAA
I0[5] => Y.DATAA
I0[6] => Y.DATAA
I0[7] => Y.DATAA
I0[8] => Y.DATAA
I0[9] => Y.DATAA
I0[10] => Y.DATAA
I0[11] => Y.DATAA
I1[0] => Y.DATAB
I1[1] => Y.DATAB
I1[2] => Y.DATAB
I1[3] => Y.DATAB
I1[4] => Y.DATAB
I1[5] => Y.DATAB
I1[6] => Y.DATAB
I1[7] => Y.DATAB
I1[8] => Y.DATAB
I1[9] => Y.DATAB
I1[10] => Y.DATAB
I1[11] => Y.DATAB
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|NeopixelController:neo|NeopixelController_low_level:npc_ll|fsm_ll:f
clock => state[0].CLK
clock => state[1].CLK
clock => state[2].CLK
clock => state[3].CLK
clock => state[4].CLK
clock => state[5].CLK
clock => state[6].CLK
clock => state[7].CLK
clock => state[8].CLK
clock => state[9].CLK
clock => state[10].CLK
clock => state[11].CLK
clock => state[12].CLK
clock => state[13].CLK
clock => state[14].CLK
clock => state[15].CLK
clock => state[16].CLK
clock => state[17].CLK
clock => state[18].CLK
clock => state[19].CLK
clock => state[20].CLK
clock => state[21].CLK
clock => state[22].CLK
clock => state[23].CLK
clock => state[24].CLK
clock => state[25].CLK
clock => state[26].CLK
clock => state[27].CLK
clock => state[28].CLK
clock => state[29].CLK
clock => state[30].CLK
clock => state[31].CLK
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].ACLR
reset => state[6].ACLR
reset => state[7].ACLR
reset => state[8].ACLR
reset => state[9].ACLR
reset => state[10].ACLR
reset => state[11].ACLR
reset => state[12].ACLR
reset => state[13].ACLR
reset => state[14].ACLR
reset => state[15].ACLR
reset => state[16].ACLR
reset => state[17].ACLR
reset => state[18].ACLR
reset => state[19].ACLR
reset => state[20].ACLR
reset => state[21].ACLR
reset => state[22].ACLR
reset => state[23].ACLR
reset => state[24].ACLR
reset => state[25].ACLR
reset => state[26].ACLR
reset => state[27].ACLR
reset => state[28].ACLR
reset => state[29].ACLR
reset => state[30].ACLR
reset => state[31].ACLR
go => sr_load.DATAB
go => c192_go.DATAB
go => Selector8.IN7
go => Selector0.IN1
next_bit => next_state.DATAA
next_bit => timer_sel.DATAA
next_bit => next_state.DATAA
c192_done => timer_sel.OUTPUTSELECT
c192_done => next_state.OUTPUTSELECT
c192_done => next_state.OUTPUTSELECT
c192_done => timer_sel.DATAB
timer_done => Selector1.IN5
timer_done => Selector3.IN6
timer_done => Selector2.IN3
timer_done => Selector3.IN7
timer_done => Selector4.IN3
timer_done => Selector5.IN3
timer_done => Selector0.IN5
timer_done => Selector8.IN8
timer_done => Selector8.IN9
timer_done => Selector6.IN7
timer_done => Selector6.IN8
timer_done => Selector7.IN7
timer_done => Selector7.IN8
done <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
neopixel_data <= neopixel_data.DB_MAX_OUTPUT_PORT_TYPE
sr_load <= sr_load.DB_MAX_OUTPUT_PORT_TYPE
sr_en <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
c192_go <= c192_go.DB_MAX_OUTPUT_PORT_TYPE
c192_en <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
timer_go <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
timer_sel[0] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
timer_sel[1] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
timer_sel[2] <= timer_sel.DB_MAX_OUTPUT_PORT_TYPE


|ChipInterface|NeopixelController:neo|fsm_hl:fsm
go => Selector1.IN5
go => Selector2.IN4
done => Selector0.IN5
done => Selector1.IN4
clock => state[0].CLK
clock => state[1].CLK
clock => state[2].CLK
clock => state[3].CLK
clock => state[4].CLK
clock => state[5].CLK
clock => state[6].CLK
clock => state[7].CLK
clock => state[8].CLK
clock => state[9].CLK
clock => state[10].CLK
clock => state[11].CLK
clock => state[12].CLK
clock => state[13].CLK
clock => state[14].CLK
clock => state[15].CLK
clock => state[16].CLK
clock => state[17].CLK
clock => state[18].CLK
clock => state[19].CLK
clock => state[20].CLK
clock => state[21].CLK
clock => state[22].CLK
clock => state[23].CLK
clock => state[24].CLK
clock => state[25].CLK
clock => state[26].CLK
clock => state[27].CLK
clock => state[28].CLK
clock => state[29].CLK
clock => state[30].CLK
clock => state[31].CLK
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].ACLR
reset => state[6].ACLR
reset => state[7].ACLR
reset => state[8].ACLR
reset => state[9].ACLR
reset => state[10].ACLR
reset => state[11].ACLR
reset => state[12].ACLR
reset => state[13].ACLR
reset => state[14].ACLR
reset => state[15].ACLR
reset => state[16].ACLR
reset => state[17].ACLR
reset => state[18].ACLR
reset => state[19].ACLR
reset => state[20].ACLR
reset => state[21].ACLR
reset => state[22].ACLR
reset => state[23].ACLR
reset => state[24].ACLR
reset => state[25].ACLR
reset => state[26].ACLR
reset => state[27].ACLR
reset => state[28].ACLR
reset => state[29].ACLR
reset => state[30].ACLR
reset => state[31].ACLR
go_ll <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
ready <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
clear <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


