#ifndef __STM32F103xx_H
#define __STM32F103xx_H

#include <stdio.h>
#include <unistd.h>
#include <stdint.h>
#include <stdlib.h>
#include <string.h>
#include "stm32f103xx_config.h"

#define FLASH_BASEADDR (0x08000000U)
#define SRAM_BASEADDR (0x20000000U)

#define PERIPHERAL_BASEADDR (0x40000000U)
#define APB1_BASEADDR PERIPHERAL_BASEADDR
#define APB2_BASEADDR (0x40010000U)
#define AHB_BASEADDR (0x40018000U)

// APB1 PERI

#define TIM2_BASEADDR (APB1_BASEADDR + 0x0000U)
#define TIM3_BASEADDR (APB1_BASEADDR + 0x0400U)
#define TIM4_BASEADDR (APB1_BASEADDR + 0x0800U)
#define TIM5_BASEADDR (APB1_BASEADDR + 0x0C00U)
#define TIM6_BASEADDR (APB1_BASEADDR + 0x1000U)
#define TIM7_BASEADDR (APB1_BASEADDR + 0x1400U)
#define TIM12_BASEADDR (APB1_BASEADDR + 0x1800U)
#define TIM13_BASEADDR (APB1_BASEADDR + 0x1C00U)
#define TIM14_BASEADDR (APB1_BASEADDR + 0x2000U)
#define RTC_BASEADDR (APB1_BASEADDR + 0x2800U)
#define WWDG_BASEADDR (APB1_BASEADDR + 0x2C00U)
#define WDG_BASEADDR (APB1_BASEADDR + 0x3000U)
#define SPI2_I2S_BASEADDR (APB1_BASEADDR + 0x3800U)
#define SPI3_I2S_BASEADDR (APB1_BASEADDR + 0x3C00U)
#define USART2_BASEADDR (APB1_BASEADDR + 0x4400U)
#define USART3_BASEADDR (APB1_BASEADDR + 0x4800U)
#define USART4_BASEADDR (APB1_BASEADDR + 0x4C00U)
#define USART5_BASEADDR (APB1_BASEADDR + 0x5000U)
#define I2C1_BASEADDR (APB1_BASEADDR + 0x5400U)
#define I2C2_BASEADDR (APB1_BASEADDR + 0x5800U)
#define USB_FS_BASEADDR (APB1_BASEADDR + 0x5C00U)
#define SHARED_USB_CAN_BASEADDR (APB1_BASEADDR + 0x6000U)
#define BXCAN1_BASEADDR (APB1_BASEADDR + 0x6400U)
#define BXCAN2_BASEADDR (APB1_BASEADDR + 0x6800U)
#define BKP_BASEADDR (APB1_BASEADDR + 0x6C00U)
#define PWR_BASEADDR (APB1_BASEADDR + 0x7000U)
#define DAC_BASEADDR (APB1_BASEADDR + 0x7400U)

// APB2 PERI
#define AFIO_BASEADDR (APB2_BASEADDR + 0x0000U)
#define EXTI_BASEADDR (APB2_BASEADDR + 0x0400U)
#define GPIOA_BASEADDR (APB2_BASEADDR + 0x0800U)
#define GPIOB_BASEADDR (APB2_BASEADDR + 0x0C00U)
#define GPIOC_BASEADDR (APB2_BASEADDR + 0x1000U)
#define GPIOD_BASEADDR (APB2_BASEADDR + 0x1400U)
#define GPIOE_BASEADDR (APB2_BASEADDR + 0x1800U)
#define GPIOF_BASEADDR (APB2_BASEADDR + 0x1C00U)
#define GPIOG_BASEADDR (APB2_BASEADDR + 0x2000U)
#define ADC1_BASEADDR (APB2_BASEADDR + 0x2400U)
#define ADC2_BASEADDR (APB2_BASEADDR + 0x2800U)
#define TIM1_BASEADDR (APB2_BASEADDR + 0x2C00U)
#define SPI1_BASEADDR (APB2_BASEADDR + 0x3000U)
#define TIM8_BASEADDR (APB2_BASEADDR + 0x3400U)
#define USART1_BASEADDR (APB2_BASEADDR + 0x3800U)
#define ADC3_BASEADDR (APB2_BASEADDR + 0x3C00U)
#define TIM9_BASEADDR (APB2_BASEADDR + 0x4C00U)
#define TIM10_BASEADDR (APB2_BASEADDR + 0x5000U)
#define TIM11_BASEADDR (APB2_BASEADDR + 0x5400U)

#define RCC_BASEADDR (0x40021000U)

#define SET 1
#define RESET 0
#define HIGH SET
#define LOW RESET

#endif