FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"ECL_TO_TTL_IN";
2"ECL_TO_NIM_IN";
3"GND\G";
4"UN$1$MC10E116$I22$D0";
5"ECL_TO_LVDS_IN";
6"NIM_TO_ECL_IN";
7"VEE\G";
8"GND\G";
9"LVDS_TO_ECL_IN_P";
10"GND\G";
11"VCC\G";
12"UN$1$MPSH81$I17$C";
13"VCC\G";
14"GND\G";
15"VCC\G";
16"UN$1$CSMD0805$I13$B";
17"UN$1$CSMD0805$I13$A";
18"TTL_TO_ECL_IN";
19"UN$1$CSMD0805$I8$A";
20"UN$1$CSMD0805$I7$A";
21"UN$1$CSMD0805$I7$B";
22"ECL_TO_LVDS_OUT_N";
23"ECL_TO_LVDS_OUT_P";
24"ECL_TO_NIM_OUT";
25"ECL_TO_TTL_OUT";
26"UN$1$CSMD0805$I11$B";
27"LVDS_TO_ECL_IN_N";
28"UN$1$DS90LV019$I14$DIN";
29"UN$1$DS90LV019$I14$ROUT";
30"VEE\G";
31"VTT\G";
32"VEE\G";
33"UN$1$MC10E116$I22$D3";
34"NIM_TO_ECL_OUT";
35"UN$1$MC10E116$I22$Q2";
36"UN$1$MC10E116$I22$Q1$1";
37"UN$1$MC10E116$I22$Q1";
38"UN$1$MC10E116$I22$Q0$1";
39"UN$1$MC10E116$I22$Q0";
40"GND\G";
41"LVDS_TO_ECL_OUT";
42"TTL_TO_ECL_OUT";
%"OUTPORT"
"1","(2475,3100)","0","standard","I1";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"25;
%"MC10H124"
"1","(1700,1925)","0","ecl","I10";
;
$LOCATION"U57"
CDS_LOCATION"U57"
$SEC"1"
CDS_SEC"1"
ROOM"TRANSLATORS"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200"
CDS_LIB"ecl";
"COMMON"
$PN"8"13;
"GND"
$PN"20"16;
"VCC"
$PN"12"17;
"VEE"
$PN"10"26;
"D_OUT* \B"
$PN"17"0;
"C_OUT* \B"
$PN"15"0;
"B_OUT* \B"
$PN"4"0;
"A_OUT* \B"
$PN"5"0;
"D_OUT"
$PN"18"0;
"C_OUT"
$PN"19"0;
"B_OUT"
$PN"2"41;
"A_OUT"
$PN"3"42;
"D_IN"
$PN"14"0;
"C_IN"
$PN"13"0;
"B_IN"
$PN"9"29;
"A_IN"
$PN"7"18;
%"CSMD0805"
"1","(1925,1500)","0","capacitors","I11";
;
$LOCATION"C94"
CDS_LOCATION"C94"
$SEC"1"
CDS_SEC"1"
ROOM"TRANSLATORS"
PART_NAME"CSMD0805"
VALUE"0.1UF"
PACKTYPE"0805"
VOLTAGE"50V"
POSTOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%";
"B<0>"
$PN"2"26;
"A<0>"
$PN"1"16;
%"CSMD0805"
"1","(1675,1250)","0","capacitors","I12";
;
$LOCATION"C92"
CDS_LOCATION"C92"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
ROOM"TRANSLATORS"
PART_NAME"CSMD0805"
PACKTYPE"0805"
VOLTAGE"50V"
POSTOL"10%"
CDS_LIB"capacitors"
NEGTOL"10%"
IC"UNDEF"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"
$PN"2"15;
"A<0>"
$PN"1"14;
%"CSMD0805"
"1","(1400,1500)","0","capacitors","I13";
;
$LOCATION"C91"
CDS_LOCATION"C91"
$SEC"1"
CDS_SEC"1"
ROOM"TRANSLATORS"
PART_NAME"CSMD0805"
VALUE"0.1UF"
PACKTYPE"0805"
VOLTAGE"50V"
POSTOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
IC"UNDEF"
TOL"5%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
NEGTOL"10%";
"B<0>"
$PN"2"16;
"A<0>"
$PN"1"17;
%"DS90LV019"
"1","(1725,925)","0","misc","I14";
;
$LOCATION"U58"
CDS_LOCATION"U58"
$SEC"1"
CDS_SEC"1"
ROOM"TRANSLATORS"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-175";
"VCC"
$PN"14"15;
"GND"
$PN"7"14;
"ROUT"
$PN"4"29;
"RE"
$PN"8"10;
"RI* \B"
$PN"9"27;
"RI"
$PN"10"9;
"DOUT* \B"
$PN"11"22;
"DOUT"
$PN"12"23;
"DE"
$PN"1"11;
"DIN"
$PN"2"28;
%"INPORT"
"1","(850,2175)","0","standard","I15";
;
ROOM"TRANSLATORS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"18;
%"RSMD0805"
"1","(1750,-50)","1","resistors","I16";
;
$LOCATION"R109"
CDS_LOCATION"R109"
$SEC"1"
CDS_SEC"1"
ROOM"TRANSLATORS"
VALUE"1000"
POSTOL"5%"
PACKTYPE"0805"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEGTOL"5%"
IC"UNDEF"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LIB"resistors"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON";
"A<0>"
$PN"1"7;
"B<0>"
$PN"2"12;
%"MPSH81"
"1","(1750,175)","0","transistors","I17";
;
$LOCATION"U60"
CDS_LOCATION"U60"
$SEC"1"
CDS_SEC"1"
ROOM"TRANSLATORS"
CDS_LMAN_SYM_OUTLINE"-125,50,0,-50"
CDS_LIB"transistors";
"C"
$PN"3"12;
"B"
$PN"1"35;
"E"
$PN"2"24;
%"RSMD0805"
"1","(1725,-975)","1","resistors","I18";
;
$LOCATION"R108"
CDS_LOCATION"R108"
$SEC"1"
CDS_SEC"1"
VALUE"1000"
ROOM"TRANSLATORS"
POSTOL"5%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
POWER"0.1"
TOL"1%"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
PACKTYPE"0805";
"A<0>"
$PN"1"32;
"B<0>"
$PN"2"33;
%"MMBTH10"
"1","(1725,-575)","0","transistors","I19";
;
$LOCATION"U59"
CDS_LOCATION"U59"
$SEC"1"
CDS_SEC"1"
ROOM"TRANSLATORS"
CDS_LIB"transistors"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125";
"E"
$PN"2"33;
"B"
$PN"1"6;
"C"
$PN"3"8;
%"OUTPORT"
"1","(2550,2225)","0","standard","I2";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"42;
%"RSMD0805"
"1","(825,-1175)","1","resistors","I20";
;
$LOCATION"R107"
CDS_LOCATION"R107"
$SEC"1"
CDS_SEC"1"
ROOM"TRANSLATORS"
VALUE"50"
POSTOL"5%"
PACKTYPE"0805"
CDS_LIB"resistors"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE";
"A<0>"
$PN"1"31;
"B<0>"
$PN"2"35;
%"CSMD0603"
"1","(-700,1775)","0","capacitors","I21";
;
$LOCATION"C89"
CDS_LOCATION"C89"
$SEC"1"
CDS_SEC"1"
ROOM"TRANSLATORS"
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
POSTOL"10%";
"B<0>"
$PN"2"40;
"A<0>"
$PN"1"30;
%"MC10E116"
"1","(-725,1225)","0","ecl","I22";
;
$LOCATION"U55"
CDS_LOCATION"U55"
$SEC"1"
CDS_SEC"1"
ROOM"TRANSLATORS"
CDS_LMAN_SYM_OUTLINE"-175,400,175,-275"
CDS_LIB"ecl";
"VEE"
$PN"1"30;
"GND0"
$PN"7"40;
"VBB"
$PN"2"4;
"D0"
$PN"3"1;
"D1"
$PN"5"5;
"D2"
$PN"27"2;
"D3"
$PN"25"33;
"D4"
$PN"23"0;
"D0* \B"
$PN"4"4;
"D1* \B"
$PN"6"4;
"D2* \B"
$PN"28"4;
"D3* \B"
$PN"26"4;
"D4* \B"
$PN"24"4;
"Q0"
$PN"8"39;
"Q1"
$PN"11"37;
"Q2"
$PN"14"35;
"Q3"
$PN"17"34;
"Q4"
$PN"20"0;
"Q0* \B"
$PN"9"38;
"Q1* \B"
$PN"12"36;
"Q2* \B"
$PN"15"0;
"Q3* \B"
$PN"18"0;
"Q4* \B"
$PN"21"0;
"GND1"
$PN"10"40;
"GND2"
$PN"13"40;
"GND3"
$PN"16"40;
"GND4"
$PN"19"40;
"GND5"
$PN"22"40;
%"INPORT"
"1","(-1625,1475)","0","standard","I23";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"1;
%"INPORT"
"1","(-1650,1375)","0","standard","I24";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"5;
%"INPORT"
"1","(-1675,1275)","0","standard","I25";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"2;
%"RSMD0805"
"1","(-300,-1125)","1","resistors","I26";
;
$LOCATION"R106"
CDS_LOCATION"R106"
$SEC"1"
CDS_SEC"1"
ROOM"TRANSLATORS"
VALUE"50"
POSTOL"5%"
PACKTYPE"0805"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO";
"A<0>"
$PN"1"31;
"B<0>"
$PN"2"36;
%"RSMD0805"
"1","(-375,-1150)","1","resistors","I27";
;
$LOCATION"R105"
CDS_LOCATION"R105"
$SEC"1"
CDS_SEC"1"
ROOM"TRANSLATORS"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
PACKTYPE"0805"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"31;
"B<0>"
$PN"2"38;
%"RSMD0805"
"1","(-475,-1150)","1","resistors","I28";
;
$LOCATION"R103"
CDS_LOCATION"R103"
$SEC"1"
CDS_SEC"1"
ROOM"TRANSLATORS"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"31;
"B<0>"
$PN"2"39;
%"RSMD0805"
"1","(-450,-1150)","1","resistors","I29";
;
$LOCATION"R104"
CDS_LOCATION"R104"
$SEC"1"
CDS_SEC"1"
ROOM"TRANSLATORS"
VALUE"50"
POSTOL"5%"
PACKTYPE"0805"
CDS_LIB"resistors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"31;
"B<0>"
$PN"2"37;
%"RSMD0805"
"1","(-1125,-1100)","1","resistors","I30";
;
$LOCATION"R101"
CDS_LOCATION"R101"
$SEC"1"
CDS_SEC"1"
VALUE"50"
ROOM"TRANSLATORS"
POSTOL"5%"
CDS_LIB"resistors"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805";
"A<0>"
$PN"1"31;
"B<0>"
$PN"2"5;
%"RSMD0805"
"1","(-1075,-1100)","1","resistors","I31";
;
$LOCATION"R102"
CDS_LOCATION"R102"
$SEC"1"
CDS_SEC"1"
VALUE"50"
ROOM"TRANSLATORS"
POSTOL"5%"
PACKTYPE"0805"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE";
"A<0>"
$PN"1"31;
"B<0>"
$PN"2"2;
%"RSMD0805"
"1","(-1225,-1100)","1","resistors","I32";
;
$LOCATION"R100"
CDS_LOCATION"R100"
$SEC"1"
CDS_SEC"1"
VALUE"50"
ROOM"TRANSLATORS"
POSTOL"5%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
PACKTYPE"0805";
"A<0>"
$PN"1"31;
"B<0>"
$PN"2"1;
%"OUTPORT"
"1","(475,1150)","0","standard","I33";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"34;
%"OUTPORT"
"1","(2650,1050)","0","standard","I34";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"23;
%"OUTPORT"
"1","(2650,950)","0","standard","I35";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"22;
%"INPORT"
"1","(450,900)","0","standard","I36";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"9;
%"INPORT"
"1","(450,825)","0","standard","I37";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"27;
%"INPORT"
"1","(1000,-525)","0","standard","I38";
;
ROOM"TRANSLATORS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"6;
%"CSMD0805"
"1","(-1050,825)","1","capacitors","I39";
;
$LOCATION"C88"
CDS_LOCATION"C88"
$SEC"1"
CDS_SEC"1"
ROOM"TRANSLATORS"
VOLTAGE"50V"
PART_NAME"CSMD0805"
PACKTYPE"0805"
VALUE"0.1UF"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"5%"
POSTOL"10%";
"B<0>"
$PN"2"4;
"A<0>"
$PN"1"3;
%"OUTPORT"
"1","(2550,2100)","0","standard","I4";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"41;
%"OUTPORT"
"1","(2275,375)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"24;
%"CSMD0805"
"1","(1700,3425)","0","capacitors","I7";
;
$LOCATION"C93"
CDS_LOCATION"C93"
$SEC"1"
CDS_SEC"1"
ROOM"TRANSLATORS"
PART_NAME"CSMD0805"
VALUE"0.1UF"
PACKTYPE"0805"
VOLTAGE"50V"
POSTOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
TOL"5%"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"21;
"A<0>"
$PN"1"20;
%"CSMD0805"
"1","(1350,3425)","0","capacitors","I8";
;
$LOCATION"C90"
CDS_LOCATION"C90"
$SEC"1"
CDS_SEC"1"
ROOM"TRANSLATORS"
PART_NAME"CSMD0805"
VALUE"0.1UF"
PACKTYPE"0805"
VOLTAGE"50V"
POSTOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"20;
"A<0>"
$PN"1"19;
%"MC10H125"
"1","(1575,2950)","0","ecl","I9";
;
$LOCATION"U56"
CDS_LOCATION"U56"
$SEC"1"
CDS_SEC"1"
ROOM"TRANSLATORS"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200";
"VCC"
$PN"12"21;
"GND"
$PN"20"20;
"VEE"
$PN"10"19;
"Q4"
$PN"17"0;
"Q3"
$PN"15"0;
"Q2"
$PN"7"28;
"Q1"
$PN"5"25;
"D4* \B"
$PN"18"0;
"D3* \B"
$PN"13"0;
"D2* \B"
$PN"8"36;
"D1* \B"
$PN"3"38;
"D4"
$PN"19"0;
"D3"
$PN"14"0;
"D2"
$PN"9"37;
"D1"
$PN"4"39;
"VBB"
$PN"2"0;
END.
