// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pipelined_read_A_read_A_17 #(
    parameter ap_ST_fsm_state1 = 3'd1,
    parameter ap_ST_fsm_state2 = 3'd2,
    parameter ap_ST_fsm_state3 = 3'd4
) (
    input wire  [ 31:0] A_len,
    output wire [ 64:0] A_read_addr_din,
    input wire          A_read_addr_full_n,
    output wire         A_read_addr_write,
    input wire  [256:0] A_read_data_peek_dout,
    input wire          A_read_data_peek_empty_n,
    output wire         A_read_data_peek_read,
    input wire  [256:0] A_read_data_s_dout,
    input wire          A_read_data_s_empty_n,
    output wire         A_read_data_s_read,
    output wire [ 64:0] A_write_addr_din,
    input wire          A_write_addr_full_n,
    output wire         A_write_addr_write,
    output wire [256:0] A_write_data_din,
    input wire          A_write_data_full_n,
    output wire         A_write_data_write,
    input wire  [  8:0] A_write_resp_peek_dout,
    input wire          A_write_resp_peek_empty_n,
    output wire         A_write_resp_peek_read,
    input wire  [  8:0] A_write_resp_s_dout,
    input wire          A_write_resp_s_empty_n,
    output wire         A_write_resp_s_read,
    input wire  [ 31:0] P_N,
    input wire          ap_clk,
    output wire         ap_done,
    output wire         ap_idle,
    output wire         ap_ready,
    input wire          ap_rst_n,
    input wire          ap_start,
    output wire [512:0] fifo_A_din,
    input wire          fifo_A_full_n,
    output wire         fifo_A_write
);

wire [31:0] __rs_pipelined_A_len;
wire [31:0] __rs_pipelined_P_N;
wire        __rs_pipelined_ap_done;
wire        __rs_pipelined_ap_idle;
wire        __rs_pipelined_ap_ready;
wire        __rs_pipelined_ap_rst_n;
wire        __rs_pipelined_ap_start;



read_A _ /**   read_A_17   **/ (
    .A_len                     (__rs_pipelined_A_len),
    .A_read_addr_din           (A_read_addr_din),
    .A_read_addr_full_n        (A_read_addr_full_n),
    .A_read_addr_write         (A_read_addr_write),
    .A_read_data_peek_dout     (A_read_data_peek_dout),
    .A_read_data_peek_empty_n  (A_read_data_peek_empty_n),
    .A_read_data_peek_read     (A_read_data_peek_read),
    .A_read_data_s_dout        (A_read_data_s_dout),
    .A_read_data_s_empty_n     (A_read_data_s_empty_n),
    .A_read_data_s_read        (A_read_data_s_read),
    .A_write_addr_din          (A_write_addr_din),
    .A_write_addr_full_n       (A_write_addr_full_n),
    .A_write_addr_write        (A_write_addr_write),
    .A_write_data_din          (A_write_data_din),
    .A_write_data_full_n       (A_write_data_full_n),
    .A_write_data_write        (A_write_data_write),
    .A_write_resp_peek_dout    (A_write_resp_peek_dout),
    .A_write_resp_peek_empty_n (A_write_resp_peek_empty_n),
    .A_write_resp_peek_read    (A_write_resp_peek_read),
    .A_write_resp_s_dout       (A_write_resp_s_dout),
    .A_write_resp_s_empty_n    (A_write_resp_s_empty_n),
    .A_write_resp_s_read       (A_write_resp_s_read),
    .P_N                       (__rs_pipelined_P_N),
    .ap_clk                    (ap_clk),
    .ap_done                   (__rs_pipelined_ap_done),
    .ap_idle                   (__rs_pipelined_ap_idle),
    .ap_ready                  (__rs_pipelined_ap_ready),
    .ap_rst_n                  (__rs_pipelined_ap_rst_n),
    .ap_start                  (__rs_pipelined_ap_start),
    .fifo_A_din                (fifo_A_din),
    .fifo_A_full_n             (fifo_A_full_n),
    .fifo_A_write              (fifo_A_write)
);

(* RS_ROUTE="SLOT_X1Y1_TO_SLOT_X1Y1,SLOT_X0Y1_TO_SLOT_X0Y1" *)
__rs_ap_ctrl_start_ready_pipeline_2 #(
    .BODY_LEVEL      (2),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_1_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__HEAD_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__TAIL_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1")
) ap_1_ap_start /**   Generated by RapidStream   **/ (
    .clk        (ap_clk),
    .if_empty_n (__rs_pipelined_ap_start),
    .if_full_n  (ap_ready),
    .if_read    (__rs_pipelined_ap_ready),
    .if_write   (ap_start),
    .reset      (1'b0)
);

(* RS_ROUTE="SLOT_X1Y1_TO_SLOT_X1Y1,SLOT_X0Y1_TO_SLOT_X0Y1" *)
__rs_ff_pipeline_2 #(
    .BODY_LEVEL      (2),
    .DATA_WIDTH      (1),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_1_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__HEAD_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__TAIL_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1")
) ff_0 /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  ({ ap_rst_n }),
    .if_dout ({ __rs_pipelined_ap_rst_n })
);

(* RS_ROUTE="SLOT_X1Y1_TO_SLOT_X1Y1,SLOT_X0Y1_TO_SLOT_X0Y1" *)
__rs_ff_pipeline_2 #(
    .BODY_LEVEL      (2),
    .DATA_WIDTH      (64),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_1_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__HEAD_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__TAIL_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1")
) ff_1_ff_in /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  ({ A_len , P_N }),
    .if_dout ({ __rs_pipelined_A_len , __rs_pipelined_P_N })
);

(* RS_ROUTE="SLOT_X0Y1_TO_SLOT_X0Y1,SLOT_X1Y1_TO_SLOT_X1Y1" *)
__rs_ff_pipeline_2 #(
    .BODY_LEVEL      (2),
    .DATA_WIDTH      (2),
    .HEAD_LEVEL      (1),
    .TAIL_LEVEL      (1),
    .__BODY_0_REGION ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__BODY_1_REGION ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__HEAD_REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__TAIL_REGION   ("SLOT_X1Y1_TO_SLOT_X1Y1")
) ff_1_ff_out /**   Generated by RapidStream   **/ (
    .clk     (ap_clk),
    .if_din  ({ __rs_pipelined_ap_done , __rs_pipelined_ap_idle }),
    .if_dout ({ ap_done , ap_idle })
);

endmodule  // __rs_pipelined_read_A_read_A_17