# VHDL-101

Welcome to **VHDL-101**!  

This repository contains VHDL codes and corresponding test benches that I have implemented as part of my learning journey in **digital design** and **VHDL programming**.  

---
<!--
## üìÇ Folder Structure

**Basic-Gates-and-Circuits/**  
- `andGate.vhd` ‚Äì AND gate design  
- `andGate_tb.vhd` ‚Äì Testbench for AND gate  
- `orGate.vhd` ‚Äì OR gate design  
- `orGate_tb.vhd` ‚Äì Testbench for OR gate  
- `logicExpression.vhd` ‚Äì Combinational logic expression design  
- `logicExpression_tb.vhd` ‚Äì Testbench for the logic expression  

---
-->
## üí° Features

- Basic logic gate implementations (AND, OR, etc.)  
- Testbenches for functional verification  
- Simulation-ready VHDL files  
- Learning-friendly examples for beginners in VHDL  

---

## ‚öôÔ∏è How to Use

1. Clone the repository:  
   ```bash
   git clone https://github.com/Sudeeppp-Mishra/VHDL-101.git
   ```
2. Open your preferred VHDL simulator (e.g., GHDL, Xilinx ISE, or ModelSim).
3. Compile the VHDL design and the corresponding testbench.
4. Run the simulation to verify the behavior of each design.