/* Generated by Yosys 0.53 (git sha1 53c22ab7c, ccache clang++ 18.1.3 -fPIC -O3) */

(* top =  1  *)
/* verilator lint_off CASEOVERLAP*/
module FPLog_H5(clk, rst, X, R);
  wire _000_;
  wire [4:0] _001_;
  reg [13:0] _002_;
  reg [13:0] _003_;
  reg [4:0] _004_;
  reg [4:0] _005_;
  reg [4:0] _006_;
  reg [4:0] _007_;
  reg [2:0] _008_;
  wire [4:0] _009_;
  wire [4:0] _010_;
  wire _011_;
  wire _012_;
  wire [3:0] _013_;
  wire [4:0] _014_;
  wire _015_;
  wire _016_;
  wire [9:0] _017_;
  wire [11:0] _018_;
  wire [6:0] _019_;
  wire [18:0] _020_;
  wire [16:0] _021_;
  wire [13:0] _022_;
  wire [13:0] _023_;
  wire [12:0] _024_;
  wire [13:0] _025_;
  wire [8:0] _026_;
  wire [17:0] _027_;
  wire [5:0] _028_;
  wire _029_;
  wire [13:0] _030_;
  wire [20:0] _031_;
  wire [16:0] _032_;
  wire [20:0] _033_;
  wire [20:0] _034_;
  wire [18:0] _035_;
  wire _036_;
  wire [25:0] _037_;
  wire [25:0] _038_;
  wire [25:0] _039_;
  wire _040_;
  wire [3:0] _041_;
  wire [20:0] _042_;
  wire [16:0] _043_;
  wire [15:0] _044_;
  wire [15:0] _045_;
  wire _046_;
  wire [15:0] _047_;
  wire [1:0] _048_;
  wire _049_;
  wire [1:0] _050_;
  wire _051_;
  wire [4:0] _052_;
  wire [13:0] _053_;
  wire [13:0] _054_;
  wire [4:0] _055_;
  wire [4:0] _056_;
  wire [13:0] _057_;
  wire [14:0] _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire [2:0] _064_;
  wire _065_;
  wire [2:0] _066_;
  wire _067_;
  wire [2:0] _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire [4:0] _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire [2:0] _078_;
  reg [2:0] _079_;
  reg [2:0] _080_;
  reg [2:0] _081_;
  reg [2:0] _082_;
  reg _083_;
  wire [4:0] _084_;
  reg _085_;
  reg _086_;
  reg _087_;
  reg _088_;
  reg [3:0] _089_;
  reg [3:0] _090_;
  reg _091_;
  reg _092_;
  reg _093_;
  reg _094_;
  wire _095_;
  reg [4:0] _096_;
  reg [3:0] _097_;
  reg [12:0] _098_;
  reg [13:0] _099_;
  reg _100_;
  reg _101_;
  reg _102_;
  reg _103_;
  reg [4:0] _104_;
  reg [4:0] _105_;
  output [17:0] R;
  wire [17:0] R;
  input [17:0] X;
  wire [17:0] X;
  wire [5:0] a0;
  wire [3:0] a1;
  wire [3:0] a1_d1;
  wire [4:0] abse;
  wire [18:0] abselog2;
  wire [25:0] abselog2_pad;
  wire [4:0] absz0;
  wire [20:0] \adderlogf_normal:225 ;
  wire [20:0] adderlogf_normaly;
  wire [20:0] \adders1:219 ;
  wire [13:0] \addfinallog1p_normaladder:207 ;
  wire [13:0] addfinallog1py;
  wire [13:0] \additer1_1:184 ;
  wire [13:0] \additer2_1:192 ;
  wire [13:0] addxiter1;
  wire [20:0] almostlog;
  wire [16:0] \ao_rshift:254 ;
  wire [8:0] b1;
  input clk;
  wire clk;
  wire dorr;
  wire dorr_d1;
  wire [4:0] e;
  wire [1:0] e0_sub;
  wire [4:0] e0offset;
  wire [4:0] e0offset_d1;
  wire [4:0] e0offset_d2;
  wire [4:0] e0offset_d3;
  wire [4:0] e0offset_d4;
  wire [3:0] e_normal;
  wire [4:0] e_small;
  wire [4:0] e_small_d1;
  wire [4:0] e_small_d2;
  wire eeqzero;
  wire eeqzero_d1;
  wire [14:0] efr;
  wire [13:0] eiy1;
  wire [13:0] eiypb1;
  wire [4:0] er;
  wire [3:0] \final_norm:247 ;
  wire [20:0] \final_norm:248 ;
  wire [14:0] \finalroundadder:306 ;
  wire firstbit;
  wire [14:0] frax;
  wire [14:0] fray;
  wire [6:0] inva0;
  wire [6:0] inva0_copy9;
  wire [6:0] \inva0table:159 ;
  wire [20:0] l0;
  wire [20:0] l0_copy21;
  wire [16:0] l1;
  wire [16:0] l1_copy24;
  wire [25:0] \lnadder:244 ;
  wire [25:0] lnaddx;
  wire [25:0] lnaddy;
  wire [13:0] log1p_normal;
  wire [13:0] log_g;
  wire [25:0] log_normal;
  wire [20:0] log_normal_normd;
  wire [15:0] log_small;
  wire [15:0] \log_small_adder:265 ;
  wire [13:0] log_small_normd;
  wire [13:0] log_small_normd_d1;
  wire [13:0] log_small_normd_d2;
  wire [15:0] log_smally;
  wire [20:0] logf_normal;
  wire [25:0] logf_normal_pad;
  wire [20:0] \logtable0:210 ;
  wire [16:0] \logtable1:213 ;
  wire [3:0] lzo;
  wire [3:0] lzo_d1;
  wire [3:0] \lzoc1:140 ;
  wire [18:0] \mullog2:228 ;
  wire nsrcin;
  wire [18:0] p0;
  wire [16:0] p1;
  wire [3:0] pfinal_s;
  wire [3:0] pfinal_s_d1;
  wire [13:0] pp1;
  wire [2:0] rexn;
  wire [2:0] rexn_d1;
  wire round;
  input rst;
  wire rst;
  wire [20:0] s1;
  wire [20:0] s2;
  wire [4:0] shiftval;
  wire [2:0] shiftvalinl;
  wire [3:0] shiftvalinr;
  wire \small ;
  wire [4:0] small_absz0_normd;
  wire [4:0] small_absz0_normd_d1;
  wire [9:0] small_absz0_normd_full;
  wire small_d1;
  wire small_d2;
  wire small_d3;
  wire [9:0] \small_lshift:154 ;
  wire [20:0] sopx1;
  wire [8:0] squarerin;
  wire sr;
  wire sr_d1;
  wire sr_d2;
  wire sr_d3;
  wire sr_d4;
  wire ufl;
  wire ufl_d1;
  wire ufl_d2;
  wire ufl_d3;
  wire ufl_d4;
  wire [2:0] xexnsgn;
  wire [2:0] xexnsgn_d1;
  wire [2:0] xexnsgn_d2;
  wire [2:0] xexnsgn_d3;
  wire [2:0] xexnsgn_d4;
  wire [11:0] y0;
  wire [9:0] y0h;
  wire [17:0] y1;
  wire [12:0] z1;
  wire [13:0] z2;
  wire [17:0] z2o2_full;
  wire [17:0] z2o2_full_dummy;
  wire [5:0] z2o2_normal;
  wire [15:0] z2o2_small;
  wire [8:0] z2o2_small_bs;
  wire [16:0] z2o2_small_s;
  wire [15:0] z_small;
  wire [13:0] zfinal;
  wire [13:0] zfinal_d1;
  wire [12:0] zm1;
  wire [12:0] zm1_d1;
  assign _000_ = ~ firstbit;
  assign _018_ = _000_ ? { 1'h1, X[9:0], 1'h0 } : { 2'h1, X[9:0] };
  assign _029_ = X[14:10] == 5'h0f;
  assign _040_ = _029_ ? 1'h0 : _051_;
  assign _051_ = ~ X[14];
  assign _062_ = ~ sr;
  assign _073_ = _062_ ? y0[4:0] : _084_;
  assign _084_ = 5'h00 - y0[4:0];
  assign _095_ = ~ firstbit;
  assign _001_ = X[14:10] - { 4'h7, _095_ };
  assign _009_ = 5'h00 - e;
  assign _010_ = sr ? _009_ : e;
  assign _011_ = e == 5'h00;
  assign _012_ = _011_ ? 1'h1 : 1'h0;
  assign _014_ = { 1'h0, lzo } - { 1'h0, pfinal_s_d1 };
  assign _015_ = ~ dorr;
  assign _016_ = eeqzero_d1 & _015_;
  assign _020_ = { 12'h000, inva0 } * { 7'h00, y0 };
  assign _021_ = { 13'h0000, a1_d1 } * { 4'h0, zm1_d1 };
  assign _022_ = a1[3] ? y1[17:4] : { 1'h0, y1[17:5] };
  assign _024_ = ~ p1[16:4];
  assign _026_ = dorr_d1 ? zfinal_d1[13:5] : { small_absz0_normd_d1, 4'h0 };
  assign _027_ = { 9'h000, squarerin } * { 9'h000, squarerin };
  assign _028_ = ~ z2o2_normal;
  assign _036_ = ~ sr_d2;
  assign _037_ = _036_ ? logf_normal_pad : _038_;
  assign _038_ = ~ logf_normal_pad;
  assign _044_ = sr_d2 ? z2o2_small : _045_;
  assign _045_ = ~ z2o2_small;
  assign _046_ = ~ sr;
  assign _048_ = log_small[15] ? 2'h3 : _050_;
  assign _049_ = log_small[15:14] == 2'h1;
  assign _050_ = _049_ ? 2'h2 : 2'h1;
  assign _052_ = { 3'h3, e0_sub } - { 1'h0, lzo_d1 };
  assign _053_ = log_small[15] ? log_small[15:2] : _054_;
  assign _054_ = log_small[14] ? log_small[14:1] : log_small[13:0];
  assign _055_ = small_d3 ? e_small_d2 : _056_;
  assign _056_ = e0offset_d4 - { 1'h0, e_normal };
  assign _057_ = small_d3 ? { log_small_normd_d2[12:0], 1'h0 } : log_normal_normd[19:6];
  assign _059_ = xexnsgn_d4[1] | xexnsgn_d4[0];
  assign _060_ = xexnsgn_d4[2] & _059_;
  assign _061_ = xexnsgn_d4[1] & xexnsgn_d4[0];
  assign _063_ = _060_ | _061_;
  assign _064_ = _063_ ? 3'h6 : _066_;
  assign _065_ = xexnsgn_d4[2:1] == 2'h0;
  assign _066_ = _065_ ? 3'h5 : _068_;
  assign _067_ = xexnsgn_d4[2:1] == 2'h2;
  assign _068_ = _067_ ? 3'h4 : _078_;
  assign _069_ = ~ log_normal_normd[20];
  assign _070_ = ~ small_d3;
  assign _071_ = _070_ & _069_;
  assign _072_ = ~ log_small_normd_d2[13];
  assign _074_ = small_d3 & _072_;
  assign _075_ = _071_ | _074_;
  assign _076_ = small_d3 & ufl_d4;
  assign _077_ = _075_ | _076_;
  assign _078_ = _077_ ? { 2'h0, sr_d4 } : { 2'h1, sr_d4 };
  always @(posedge clk, posedge rst)
    if (rst) _079_ <= 3'h0;
    else _079_ <= xexnsgn;
  always @(posedge clk, posedge rst)
    if (rst) _080_ <= 3'h0;
    else _080_ <= xexnsgn_d1;
  always @(posedge clk, posedge rst)
    if (rst) _081_ <= 3'h0;
    else _081_ <= xexnsgn_d2;
  always @(posedge clk, posedge rst)
    if (rst) _082_ <= 3'h0;
    else _082_ <= xexnsgn_d3;
  always @(posedge clk, posedge rst)
    if (rst) _083_ <= 1'h0;
    else _083_ <= sr;
  always @(posedge clk, posedge rst)
    if (rst) _085_ <= 1'h0;
    else _085_ <= sr_d1;
  always @(posedge clk, posedge rst)
    if (rst) _086_ <= 1'h0;
    else _086_ <= sr_d2;
  always @(posedge clk, posedge rst)
    if (rst) _087_ <= 1'h0;
    else _087_ <= sr_d3;
  always @(posedge clk, posedge rst)
    if (rst) _088_ <= 1'h0;
    else _088_ <= eeqzero;
  always @(posedge clk, posedge rst)
    if (rst) _089_ <= 4'h0;
    else _089_ <= lzo;
  always @(posedge clk, posedge rst)
    if (rst) _090_ <= 4'h0;
    else _090_ <= pfinal_s;
  always @(posedge clk, posedge rst)
    if (rst) _091_ <= 1'h0;
    else _091_ <= dorr;
  always @(posedge clk, posedge rst)
    if (rst) _092_ <= 1'h0;
    else _092_ <= \small ;
  always @(posedge clk, posedge rst)
    if (rst) _093_ <= 1'h0;
    else _093_ <= small_d1;
  always @(posedge clk, posedge rst)
    if (rst) _094_ <= 1'h0;
    else _094_ <= small_d2;
  always @(posedge clk, posedge rst)
    if (rst) _096_ <= 5'h00;
    else _096_ <= small_absz0_normd;
  always @(posedge clk, posedge rst)
    if (rst) _097_ <= 4'h0;
    else _097_ <= a1;
  always @(posedge clk, posedge rst)
    if (rst) _098_ <= 13'h0000;
    else _098_ <= zm1;
  always @(posedge clk, posedge rst)
    if (rst) _099_ <= 14'h0000;
    else _099_ <= zfinal;
  always @(posedge clk, posedge rst)
    if (rst) _100_ <= 1'h0;
    else _100_ <= ufl;
  always @(posedge clk, posedge rst)
    if (rst) _101_ <= 1'h0;
    else _101_ <= ufl_d1;
  always @(posedge clk, posedge rst)
    if (rst) _102_ <= 1'h0;
    else _102_ <= ufl_d2;
  always @(posedge clk, posedge rst)
    if (rst) _103_ <= 1'h0;
    else _103_ <= ufl_d3;
  always @(posedge clk, posedge rst)
    if (rst) _104_ <= 5'h00;
    else _104_ <= e_small;
  always @(posedge clk, posedge rst)
    if (rst) _105_ <= 5'h00;
    else _105_ <= e_small_d1;
  always @(posedge clk, posedge rst)
    if (rst) _002_ <= 14'h0000;
    else _002_ <= log_small_normd;
  always @(posedge clk, posedge rst)
    if (rst) _003_ <= 14'h0000;
    else _003_ <= log_small_normd_d1;
  always @(posedge clk, posedge rst)
    if (rst) _004_ <= 5'h00;
    else _004_ <= e0offset;
  always @(posedge clk, posedge rst)
    if (rst) _005_ <= 5'h00;
    else _005_ <= e0offset_d1;
  always @(posedge clk, posedge rst)
    if (rst) _006_ <= 5'h00;
    else _006_ <= e0offset_d2;
  always @(posedge clk, posedge rst)
    if (rst) _007_ <= 5'h00;
    else _007_ <= e0offset_d3;
  always @(posedge clk, posedge rst)
    if (rst) _008_ <= 3'h0;
    else _008_ <= rexn;
  intadder_21_freq300_uid30_FPLog_H5 adderlogf_normal (
    .cin(1'h0),
    .clk(clk),
    .r(_034_),
    .rst(rst),
    .x(almostlog),
    .y(adderlogf_normaly)
  );
  intadder_21_freq300_uid27_FPLog_H5 adders1 (
    .cin(1'h0),
    .clk(clk),
    .r(_033_),
    .rst(rst),
    .x(s1),
    .y(sopx1)
  );
  intadder_14_freq300_uid18_FPLog_H5 addfinallog1p_normaladder (
    .cin(1'h1),
    .clk(clk),
    .r(_030_),
    .rst(rst),
    .x(zfinal),
    .y(addfinallog1py)
  );
  intadder_14_freq300_uid12_FPLog_H5 additer1_1 (
    .cin(1'h0),
    .clk(clk),
    .r(_023_),
    .rst(rst),
    .x(addxiter1),
    .y(eiy1)
  );
  intadder_14_freq300_uid15_FPLog_H5 additer2_1 (
    .cin(1'h1),
    .clk(clk),
    .r(_025_),
    .rst(rst),
    .x(eiypb1),
    .y(pp1)
  );
  rightshifter9_by_max_8_freq300_uid43_FPLog_H5 ao_rshift (
    .clk(clk),
    .r(_043_),
    .rst(rst),
    .s(shiftvalinr),
    .x(z2o2_small_bs)
  );
  normalizer_z_26_21_10_freq300_uid41_FPLog_H5 final_norm (
    .clk(clk),
    .count(_041_),
    .r(_042_),
    .rst(rst),
    .x(log_normal)
  );
  intadder_15_freq300_uid48_FPLog_H5 finalroundadder (
    .cin(1'h0),
    .clk(clk),
    .r(_058_),
    .rst(rst),
    .x(frax),
    .y(fray)
  );
  inva0table_freq300_uid8_FPLog_H5 inva0table (
    .x(a0),
    .y(_019_)
  );
  intadder_26_freq300_uid39_FPLog_H5 lnadder (
    .cin(sr),
    .clk(clk),
    .r(_039_),
    .rst(rst),
    .x(lnaddx),
    .y(lnaddy)
  );
  intadder_16_freq300_uid45_FPLog_H5 log_small_adder (
    .cin(nsrcin),
    .clk(clk),
    .r(_047_),
    .rst(rst),
    .x(z_small),
    .y(log_smally)
  );
  logtable0_freq300_uid20_FPLog_H5 logtable0 (
    .x(a0),
    .y(_031_)
  );
  logtable1_freq300_uid23_FPLog_H5 logtable1 (
    .x(a1),
    .y(_032_)
  );
  lzoc_10_freq300_uid4_FPLog_H5 lzoc1 (
    .clk(clk),
    .i(y0h),
    .o(_013_),
    .ozb(firstbit),
    .rst(rst)
  );
  fixrealkcm_freq300_uid32_FPLog_H5 mullog2 (
    .clk(clk),
    .r(_035_),
    .rst(rst),
    .x(abse)
  );
  leftshifter5_by_max_5_freq300_uid6_FPLog_H5 small_lshift (
    .clk(clk),
    .r(_017_),
    .rst(rst),
    .s(shiftvalinl),
    .x(absz0)
  );
  assign xexnsgn = X[17:15];
  assign xexnsgn_d1 = _079_;
  assign xexnsgn_d2 = _080_;
  assign xexnsgn_d3 = _081_;
  assign xexnsgn_d4 = _082_;
  assign firstbit = X[9];
  assign y0 = _018_;
  assign y0h = y0[10:1];
  assign sr = _040_;
  assign sr_d1 = _083_;
  assign sr_d2 = _085_;
  assign sr_d3 = _086_;
  assign sr_d4 = _087_;
  assign absz0 = _073_;
  assign e = _001_;
  assign abse = _010_;
  assign eeqzero = _012_;
  assign eeqzero_d1 = _088_;
  assign lzo = \lzoc1:140 ;
  assign lzo_d1 = _089_;
  assign pfinal_s = 4'h7;
  assign pfinal_s_d1 = _090_;
  assign shiftval = _014_;
  assign shiftvalinl = shiftval[2:0];
  assign shiftvalinr = shiftval[3:0];
  assign dorr = shiftval[4];
  assign dorr_d1 = _091_;
  assign \small  = _016_;
  assign small_d1 = _092_;
  assign small_d2 = _093_;
  assign small_d3 = _094_;
  assign small_absz0_normd_full = \small_lshift:154 ;
  assign small_absz0_normd = small_absz0_normd_full[4:0];
  assign small_absz0_normd_d1 = _096_;
  assign a0 = X[9:4];
  assign inva0 = inva0_copy9;
  assign inva0_copy9 = \inva0table:159 ;
  assign p0 = _020_;
  assign z1 = p0[12:0];
  assign a1 = z1[12:9];
  assign a1_d1 = _097_;
  assign b1 = z1[8:0];
  assign zm1 = z1;
  assign zm1_d1 = _098_;
  assign p1 = _021_;
  assign y1 = { 5'h10, z1 };
  assign eiy1 = _022_;
  assign addxiter1 = { 1'h0, b1, 4'h0 };
  assign eiypb1 = \additer1_1:184 ;
  assign pp1 = { 1'h1, _024_ };
  assign z2 = \additer2_1:192 ;
  assign zfinal = z2;
  assign zfinal_d1 = _099_;
  assign squarerin = _026_;
  assign z2o2_full = _027_;
  assign z2o2_full_dummy = z2o2_full;
  assign z2o2_normal = z2o2_full_dummy[17:12];
  assign addfinallog1py = { 8'hff, _028_ };
  assign log1p_normal = \addfinallog1p_normaladder:207 ;
  assign l0 = l0_copy21;
  assign l0_copy21 = \logtable0:210 ;
  assign s1 = l0;
  assign l1 = l1_copy24;
  assign l1_copy24 = \logtable1:213 ;
  assign sopx1 = { 4'h0, l1 };
  assign s2 = \adders1:219 ;
  assign almostlog = s2;
  assign adderlogf_normaly = { 7'h00, log1p_normal };
  assign logf_normal = \adderlogf_normal:225 ;
  assign abselog2 = \mullog2:228 ;
  assign abselog2_pad = { abselog2, 7'h00 };
  assign logf_normal_pad = { logf_normal[20], logf_normal[20], logf_normal[20], logf_normal[20], logf_normal[20], logf_normal };
  assign lnaddx = abselog2_pad;
  assign lnaddy = _037_;
  assign log_normal = \lnadder:244 ;
  assign log_normal_normd = \final_norm:248 ;
  assign e_normal = \final_norm:247 ;
  assign z2o2_small_bs = z2o2_full_dummy[17:9];
  assign z2o2_small_s = \ao_rshift:254 ;
  assign z2o2_small = { 7'h00, z2o2_small_s[16:8] };
  assign z_small = { small_absz0_normd, 11'h000 };
  assign log_smally = _044_;
  assign nsrcin = _046_;
  assign log_small = \log_small_adder:265 ;
  assign e0_sub = _048_;
  assign ufl = 1'h0;
  assign ufl_d1 = _100_;
  assign ufl_d2 = _101_;
  assign ufl_d3 = _102_;
  assign ufl_d4 = _103_;
  assign e_small = _052_;
  assign e_small_d1 = _104_;
  assign e_small_d2 = _105_;
  assign log_small_normd = _053_;
  assign log_small_normd_d1 = _002_;
  assign log_small_normd_d2 = _003_;
  assign e0offset = 5'h13;
  assign e0offset_d1 = _004_;
  assign e0offset_d2 = _005_;
  assign e0offset_d3 = _006_;
  assign e0offset_d4 = _007_;
  assign er = _055_;
  assign log_g = _057_;
  assign round = log_g[3];
  assign frax = { er, log_g[13:4] };
  assign fray = { 14'h0000, round };
  assign efr = \finalroundadder:306 ;
  assign rexn = _064_;
  assign rexn_d1 = _008_;
  assign \lzoc1:140  = _013_;
  assign \small_lshift:154  = _017_;
  assign \inva0table:159  = _019_;
  assign \additer1_1:184  = _023_;
  assign \additer2_1:192  = _025_;
  assign \addfinallog1p_normaladder:207  = _030_;
  assign \logtable0:210  = _031_;
  assign \logtable1:213  = _032_;
  assign \adders1:219  = _033_;
  assign \adderlogf_normal:225  = _034_;
  assign \mullog2:228  = _035_;
  assign \lnadder:244  = _039_;
  assign \final_norm:247  = _041_;
  assign \final_norm:248  = _042_;
  assign \ao_rshift:254  = _043_;
  assign \log_small_adder:265  = _047_;
  assign \finalroundadder:306  = _058_;
  assign R = { rexn_d1, efr };
endmodule
/* verilator lint_on CASEOVERLAP*/

/* verilator lint_off CASEOVERLAP*/
module fixrealkcm_freq300_uid32_FPLog_H5(clk, rst, x, r);
  wire [18:0] _0_;
  wire bh33_w0_0;
  wire bh33_w10_0;
  wire bh33_w11_0;
  wire bh33_w12_0;
  wire bh33_w13_0;
  wire bh33_w14_0;
  wire bh33_w15_0;
  wire bh33_w16_0;
  wire bh33_w17_0;
  wire bh33_w18_0;
  wire bh33_w1_0;
  wire bh33_w2_0;
  wire bh33_w3_0;
  wire bh33_w4_0;
  wire bh33_w5_0;
  wire bh33_w6_0;
  wire bh33_w7_0;
  wire bh33_w8_0;
  wire bh33_w9_0;
  wire [18:0] bitheapresult_bh33;
  input clk;
  wire clk;
  wire [4:0] fixrealkcm_freq300_uid32_FPLog_H5_a0;
  wire [18:0] fixrealkcm_freq300_uid32_FPLog_H5_t0;
  wire [18:0] fixrealkcm_freq300_uid32_FPLog_H5_t0_copy36;
  wire [18:0] \fixrealkcm_freq300_uid32_FPLog_H5_table0:1011 ;
  wire [18:0] outres;
  output [18:0] r;
  wire [18:0] r;
  input rst;
  wire rst;
  wire [18:0] tmp_bitheapresult_bh33_18;
  input [4:0] x;
  wire [4:0] x;
  fixrealkcm_freq300_uid32_FPLog_H5_t0_freq300_uid35 fixrealkcm_freq300_uid32_FPLog_H5_table0 (
    .x(fixrealkcm_freq300_uid32_FPLog_H5_a0),
    .y(_0_)
  );
  assign fixrealkcm_freq300_uid32_FPLog_H5_a0 = x;
  assign fixrealkcm_freq300_uid32_FPLog_H5_t0 = fixrealkcm_freq300_uid32_FPLog_H5_t0_copy36;
  assign fixrealkcm_freq300_uid32_FPLog_H5_t0_copy36 = \fixrealkcm_freq300_uid32_FPLog_H5_table0:1011 ;
  assign bh33_w0_0 = fixrealkcm_freq300_uid32_FPLog_H5_t0[0];
  assign bh33_w1_0 = fixrealkcm_freq300_uid32_FPLog_H5_t0[1];
  assign bh33_w2_0 = fixrealkcm_freq300_uid32_FPLog_H5_t0[2];
  assign bh33_w3_0 = fixrealkcm_freq300_uid32_FPLog_H5_t0[3];
  assign bh33_w4_0 = fixrealkcm_freq300_uid32_FPLog_H5_t0[4];
  assign bh33_w5_0 = fixrealkcm_freq300_uid32_FPLog_H5_t0[5];
  assign bh33_w6_0 = fixrealkcm_freq300_uid32_FPLog_H5_t0[6];
  assign bh33_w7_0 = fixrealkcm_freq300_uid32_FPLog_H5_t0[7];
  assign bh33_w8_0 = fixrealkcm_freq300_uid32_FPLog_H5_t0[8];
  assign bh33_w9_0 = fixrealkcm_freq300_uid32_FPLog_H5_t0[9];
  assign bh33_w10_0 = fixrealkcm_freq300_uid32_FPLog_H5_t0[10];
  assign bh33_w11_0 = fixrealkcm_freq300_uid32_FPLog_H5_t0[11];
  assign bh33_w12_0 = fixrealkcm_freq300_uid32_FPLog_H5_t0[12];
  assign bh33_w13_0 = fixrealkcm_freq300_uid32_FPLog_H5_t0[13];
  assign bh33_w14_0 = fixrealkcm_freq300_uid32_FPLog_H5_t0[14];
  assign bh33_w15_0 = fixrealkcm_freq300_uid32_FPLog_H5_t0[15];
  assign bh33_w16_0 = fixrealkcm_freq300_uid32_FPLog_H5_t0[16];
  assign bh33_w17_0 = fixrealkcm_freq300_uid32_FPLog_H5_t0[17];
  assign bh33_w18_0 = fixrealkcm_freq300_uid32_FPLog_H5_t0[18];
  assign tmp_bitheapresult_bh33_18 = { bh33_w18_0, bh33_w17_0, bh33_w16_0, bh33_w15_0, bh33_w14_0, bh33_w13_0, bh33_w12_0, bh33_w11_0, bh33_w10_0, bh33_w9_0, bh33_w8_0, bh33_w7_0, bh33_w6_0, bh33_w5_0, bh33_w4_0, bh33_w3_0, bh33_w2_0, bh33_w1_0, bh33_w0_0 };
  assign bitheapresult_bh33 = tmp_bitheapresult_bh33_18;
  assign outres = bitheapresult_bh33;
  assign \fixrealkcm_freq300_uid32_FPLog_H5_table0:1011  = _0_;
  assign r = outres;
endmodule
/* verilator lint_on CASEOVERLAP*/

/* verilator lint_off CASEOVERLAP*/
module fixrealkcm_freq300_uid32_FPLog_H5_t0_freq300_uid35(x, y);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire [18:0] _32_;
  input [4:0] x;
  wire [4:0] x;
  output [18:0] y;
  wire [18:0] y;
  wire [18:0] y0;
  wire [18:0] y1;
  assign _00_ = x == 5'h00;
  assign _01_ = x == 5'h01;
  assign _02_ = x == 5'h02;
  assign _03_ = x == 5'h03;
  assign _04_ = x == 5'h04;
  assign _05_ = x == 5'h05;
  assign _06_ = x == 5'h06;
  assign _07_ = x == 5'h07;
  assign _08_ = x == 5'h08;
  assign _09_ = x == 5'h09;
  assign _10_ = x == 5'h0a;
  assign _11_ = x == 5'h0b;
  assign _12_ = x == 5'h0c;
  assign _13_ = x == 5'h0d;
  assign _14_ = x == 5'h0e;
  assign _15_ = x == 5'h0f;
  assign _16_ = x == 5'h10;
  assign _17_ = x == 5'h11;
  assign _18_ = x == 5'h12;
  assign _19_ = x == 5'h13;
  assign _20_ = x == 5'h14;
  assign _21_ = x == 5'h15;
  assign _22_ = x == 5'h16;
  assign _23_ = x == 5'h17;
  assign _24_ = x == 5'h18;
  assign _25_ = x == 5'h19;
  assign _26_ = x == 5'h1a;
  assign _27_ = x == 5'h1b;
  assign _28_ = x == 5'h1c;
  assign _29_ = x == 5'h1d;
  assign _30_ = x == 5'h1e;
  assign _31_ = x == 5'h1f;
  function [18:0] \:1344 ;
    input [18:0] a;
    input [607:0] b;
    input [31:0] s;
    (* parallel_case *)
    casez (s)
      32'b???????????????????????????????1:
        \:1344  = b[18:0];
      32'b??????????????????????????????1?:
        \:1344  = b[37:19];
      32'b?????????????????????????????1??:
        \:1344  = b[56:38];
      32'b????????????????????????????1???:
        \:1344  = b[75:57];
      32'b???????????????????????????1????:
        \:1344  = b[94:76];
      32'b??????????????????????????1?????:
        \:1344  = b[113:95];
      32'b?????????????????????????1??????:
        \:1344  = b[132:114];
      32'b????????????????????????1???????:
        \:1344  = b[151:133];
      32'b???????????????????????1????????:
        \:1344  = b[170:152];
      32'b??????????????????????1?????????:
        \:1344  = b[189:171];
      32'b?????????????????????1??????????:
        \:1344  = b[208:190];
      32'b????????????????????1???????????:
        \:1344  = b[227:209];
      32'b???????????????????1????????????:
        \:1344  = b[246:228];
      32'b??????????????????1?????????????:
        \:1344  = b[265:247];
      32'b?????????????????1??????????????:
        \:1344  = b[284:266];
      32'b????????????????1???????????????:
        \:1344  = b[303:285];
      32'b???????????????1????????????????:
        \:1344  = b[322:304];
      32'b??????????????1?????????????????:
        \:1344  = b[341:323];
      32'b?????????????1??????????????????:
        \:1344  = b[360:342];
      32'b????????????1???????????????????:
        \:1344  = b[379:361];
      32'b???????????1????????????????????:
        \:1344  = b[398:380];
      32'b??????????1?????????????????????:
        \:1344  = b[417:399];
      32'b?????????1??????????????????????:
        \:1344  = b[436:418];
      32'b????????1???????????????????????:
        \:1344  = b[455:437];
      32'b???????1????????????????????????:
        \:1344  = b[474:456];
      32'b??????1?????????????????????????:
        \:1344  = b[493:475];
      32'b?????1??????????????????????????:
        \:1344  = b[512:494];
      32'b????1???????????????????????????:
        \:1344  = b[531:513];
      32'b???1????????????????????????????:
        \:1344  = b[550:532];
      32'b??1?????????????????????????????:
        \:1344  = b[569:551];
      32'b?1??????????????????????????????:
        \:1344  = b[588:570];
      32'b1???????????????????????????????:
        \:1344  = b[607:589];
      default:
        \:1344  = a;
    endcase
  endfunction
  assign _32_ = \:1344 (19'hxxxxx, 608'habe694cb62833dcda1f95b852059a2a84c28ad7f8a0f3fd1d1cbb773a695bcc7a057912ac5c8532d89b43d2059a14563cff46ee74c7a0962e426d10428ac6ee78b17210a2c162e4162e80000, { _31_, _30_, _29_, _28_, _27_, _26_, _25_, _24_, _23_, _22_, _21_, _20_, _19_, _18_, _17_, _16_, _15_, _14_, _13_, _12_, _11_, _10_, _09_, _08_, _07_, _06_, _05_, _04_, _03_, _02_, _01_, _00_ });
  assign y0 = _32_;
  assign y1 = y0;
  assign y = y1;
endmodule
/* verilator lint_on CASEOVERLAP*/

/* verilator lint_off CASEOVERLAP*/
module intadder_14_freq300_uid12_FPLog_H5(clk, rst, x, y, cin, r);
  wire [14:0] _0_;
  wire [14:0] _1_;
  reg _2_;
  reg [14:0] _3_;
  reg [14:0] _4_;
  input cin;
  wire cin;
  wire cin_1;
  wire cin_1_d1;
  input clk;
  wire clk;
  output [13:0] r;
  wire [13:0] r;
  wire [13:0] r_1;
  input rst;
  wire rst;
  wire [14:0] s_1;
  input [13:0] x;
  wire [13:0] x;
  wire [14:0] x_1;
  wire [14:0] x_1_d1;
  input [13:0] y;
  wire [13:0] y;
  wire [14:0] y_1;
  wire [14:0] y_1_d1;
  assign _0_ = x_1_d1 + y_1_d1;
  assign _1_ = _0_ + { 14'h0000, cin_1_d1 };
  always @(posedge clk, posedge rst)
    if (rst) _2_ <= 1'h0;
    else _2_ <= cin_1;
  always @(posedge clk, posedge rst)
    if (rst) _3_ <= 15'h0000;
    else _3_ <= x_1;
  always @(posedge clk, posedge rst)
    if (rst) _4_ <= 15'h0000;
    else _4_ <= y_1;
  assign cin_1 = cin;
  assign cin_1_d1 = _2_;
  assign x_1 = { 1'h0, x };
  assign x_1_d1 = _3_;
  assign y_1 = { 1'h0, y };
  assign y_1_d1 = _4_;
  assign s_1 = _1_;
  assign r_1 = s_1[13:0];
  assign r = r_1;
endmodule
/* verilator lint_on CASEOVERLAP*/

/* verilator lint_off CASEOVERLAP*/
module intadder_14_freq300_uid15_FPLog_H5(clk, rst, x, y, cin, r);
  wire [13:0] _0_;
  wire [13:0] _1_;
  reg _2_;
  input cin;
  wire cin;
  wire cin_d1;
  input clk;
  wire clk;
  output [13:0] r;
  wire [13:0] r;
  input rst;
  wire rst;
  wire [13:0] rtmp;
  input [13:0] x;
  wire [13:0] x;
  input [13:0] y;
  wire [13:0] y;
  assign _0_ = x + y;
  assign _1_ = _0_ + { 13'h0000, cin_d1 };
  always @(posedge clk)
    _2_ <= cin;
  assign rtmp = _1_;
  assign cin_d1 = _2_;
  assign r = rtmp;
endmodule
/* verilator lint_on CASEOVERLAP*/

/* verilator lint_off CASEOVERLAP*/
module intadder_14_freq300_uid18_FPLog_H5(clk, rst, x, y, cin, r);
  wire [13:0] _0_;
  wire [13:0] _1_;
  reg [13:0] _2_;
  reg _3_;
  reg _4_;
  input cin;
  wire cin;
  wire cin_d1;
  wire cin_d2;
  input clk;
  wire clk;
  output [13:0] r;
  wire [13:0] r;
  input rst;
  wire rst;
  wire [13:0] rtmp;
  input [13:0] x;
  wire [13:0] x;
  wire [13:0] x_d1;
  input [13:0] y;
  wire [13:0] y;
  assign _0_ = x_d1 + y;
  assign _1_ = _0_ + { 13'h0000, cin_d2 };
  always @(posedge clk)
    _2_ <= x;
  always @(posedge clk)
    _3_ <= cin;
  always @(posedge clk)
    _4_ <= cin_d1;
  assign rtmp = _1_;
  assign x_d1 = _2_;
  assign cin_d1 = _3_;
  assign cin_d2 = _4_;
  assign r = rtmp;
endmodule
/* verilator lint_on CASEOVERLAP*/

/* verilator lint_off CASEOVERLAP*/
module intadder_15_freq300_uid48_FPLog_H5(clk, rst, x, y, cin, r);
  wire [15:0] _0_;
  wire [15:0] _1_;
  reg _2_;
  reg _3_;
  reg _4_;
  reg _5_;
  reg _6_;
  reg [15:0] _7_;
  reg [15:0] _8_;
  input cin;
  wire cin;
  wire cin_1;
  wire cin_1_d1;
  wire cin_1_d2;
  wire cin_1_d3;
  wire cin_1_d4;
  wire cin_1_d5;
  input clk;
  wire clk;
  output [14:0] r;
  wire [14:0] r;
  wire [14:0] r_1;
  input rst;
  wire rst;
  wire [15:0] s_1;
  input [14:0] x;
  wire [14:0] x;
  wire [15:0] x_1;
  wire [15:0] x_1_d1;
  input [14:0] y;
  wire [14:0] y;
  wire [15:0] y_1;
  wire [15:0] y_1_d1;
  assign _0_ = x_1_d1 + y_1_d1;
  assign _1_ = _0_ + { 15'h0000, cin_1_d5 };
  always @(posedge clk, posedge rst)
    if (rst) _2_ <= 1'h0;
    else _2_ <= cin_1;
  always @(posedge clk, posedge rst)
    if (rst) _3_ <= 1'h0;
    else _3_ <= cin_1_d1;
  always @(posedge clk, posedge rst)
    if (rst) _4_ <= 1'h0;
    else _4_ <= cin_1_d2;
  always @(posedge clk, posedge rst)
    if (rst) _5_ <= 1'h0;
    else _5_ <= cin_1_d3;
  always @(posedge clk, posedge rst)
    if (rst) _6_ <= 1'h0;
    else _6_ <= cin_1_d4;
  always @(posedge clk, posedge rst)
    if (rst) _7_ <= 16'h0000;
    else _7_ <= x_1;
  always @(posedge clk, posedge rst)
    if (rst) _8_ <= 16'h0000;
    else _8_ <= y_1;
  assign cin_1 = cin;
  assign cin_1_d1 = _2_;
  assign cin_1_d2 = _3_;
  assign cin_1_d3 = _4_;
  assign cin_1_d4 = _5_;
  assign cin_1_d5 = _6_;
  assign x_1 = { 1'h0, x };
  assign x_1_d1 = _7_;
  assign y_1 = { 1'h0, y };
  assign y_1_d1 = _8_;
  assign s_1 = _1_;
  assign r_1 = s_1[14:0];
  assign r = r_1;
endmodule
/* verilator lint_on CASEOVERLAP*/

/* verilator lint_off CASEOVERLAP*/
module intadder_16_freq300_uid45_FPLog_H5(clk, rst, x, y, cin, r);
  wire [15:0] _0_;
  wire [15:0] _1_;
  reg [15:0] _2_;
  reg _3_;
  reg _4_;
  input cin;
  wire cin;
  wire cin_d1;
  wire cin_d2;
  input clk;
  wire clk;
  output [15:0] r;
  wire [15:0] r;
  input rst;
  wire rst;
  wire [15:0] rtmp;
  input [15:0] x;
  wire [15:0] x;
  wire [15:0] x_d1;
  input [15:0] y;
  wire [15:0] y;
  assign _0_ = x_d1 + y;
  assign _1_ = _0_ + { 15'h0000, cin_d2 };
  always @(posedge clk)
    _2_ <= x;
  always @(posedge clk)
    _3_ <= cin;
  always @(posedge clk)
    _4_ <= cin_d1;
  assign rtmp = _1_;
  assign x_d1 = _2_;
  assign cin_d1 = _3_;
  assign cin_d2 = _4_;
  assign r = rtmp;
endmodule
/* verilator lint_on CASEOVERLAP*/

/* verilator lint_off CASEOVERLAP*/
module intadder_21_freq300_uid27_FPLog_H5(clk, rst, x, y, cin, r);
  wire [21:0] _0_;
  wire [21:0] _1_;
  reg _2_;
  reg [21:0] _3_;
  reg [21:0] _4_;
  input cin;
  wire cin;
  wire cin_1;
  wire cin_1_d1;
  input clk;
  wire clk;
  output [20:0] r;
  wire [20:0] r;
  wire [20:0] r_1;
  input rst;
  wire rst;
  wire [21:0] s_1;
  input [20:0] x;
  wire [20:0] x;
  wire [21:0] x_1;
  wire [21:0] x_1_d1;
  input [20:0] y;
  wire [20:0] y;
  wire [21:0] y_1;
  wire [21:0] y_1_d1;
  assign _0_ = x_1_d1 + y_1_d1;
  assign _1_ = _0_ + { 21'h000000, cin_1_d1 };
  always @(posedge clk, posedge rst)
    if (rst) _2_ <= 1'h0;
    else _2_ <= cin_1;
  always @(posedge clk, posedge rst)
    if (rst) _3_ <= 22'h000000;
    else _3_ <= x_1;
  always @(posedge clk, posedge rst)
    if (rst) _4_ <= 22'h000000;
    else _4_ <= y_1;
  assign cin_1 = cin;
  assign cin_1_d1 = _2_;
  assign x_1 = { 1'h0, x };
  assign x_1_d1 = _3_;
  assign y_1 = { 1'h0, y };
  assign y_1_d1 = _4_;
  assign s_1 = _1_;
  assign r_1 = s_1[20:0];
  assign r = r_1;
endmodule
/* verilator lint_on CASEOVERLAP*/

/* verilator lint_off CASEOVERLAP*/
module intadder_21_freq300_uid30_FPLog_H5(clk, rst, x, y, cin, r);
  wire [20:0] _0_;
  wire [20:0] _1_;
  reg [20:0] _2_;
  reg _3_;
  reg _4_;
  input cin;
  wire cin;
  wire cin_d1;
  wire cin_d2;
  input clk;
  wire clk;
  output [20:0] r;
  wire [20:0] r;
  input rst;
  wire rst;
  wire [20:0] rtmp;
  input [20:0] x;
  wire [20:0] x;
  wire [20:0] x_d1;
  input [20:0] y;
  wire [20:0] y;
  assign _0_ = x_d1 + y;
  assign _1_ = _0_ + { 20'h00000, cin_d2 };
  always @(posedge clk)
    _2_ <= x;
  always @(posedge clk)
    _3_ <= cin;
  always @(posedge clk)
    _4_ <= cin_d1;
  assign rtmp = _1_;
  assign x_d1 = _2_;
  assign cin_d1 = _3_;
  assign cin_d2 = _4_;
  assign r = rtmp;
endmodule
/* verilator lint_on CASEOVERLAP*/

/* verilator lint_off CASEOVERLAP*/
module intadder_26_freq300_uid39_FPLog_H5(clk, rst, x, y, cin, r);
  wire [26:0] _0_;
  wire [26:0] _1_;
  reg _2_;
  reg _3_;
  reg _4_;
  reg [26:0] _5_;
  reg [26:0] _6_;
  reg [26:0] _7_;
  reg [26:0] _8_;
  input cin;
  wire cin;
  wire cin_1;
  wire cin_1_d1;
  wire cin_1_d2;
  wire cin_1_d3;
  input clk;
  wire clk;
  output [25:0] r;
  wire [25:0] r;
  wire [25:0] r_1;
  input rst;
  wire rst;
  wire [26:0] s_1;
  input [25:0] x;
  wire [25:0] x;
  wire [26:0] x_1;
  wire [26:0] x_1_d1;
  wire [26:0] x_1_d2;
  wire [26:0] x_1_d3;
  input [25:0] y;
  wire [25:0] y;
  wire [26:0] y_1;
  wire [26:0] y_1_d1;
  assign _0_ = x_1_d3 + y_1_d1;
  assign _1_ = _0_ + { 26'h0000000, cin_1_d3 };
  always @(posedge clk, posedge rst)
    if (rst) _2_ <= 1'h0;
    else _2_ <= cin_1;
  always @(posedge clk, posedge rst)
    if (rst) _3_ <= 1'h0;
    else _3_ <= cin_1_d1;
  always @(posedge clk, posedge rst)
    if (rst) _4_ <= 1'h0;
    else _4_ <= cin_1_d2;
  always @(posedge clk, posedge rst)
    if (rst) _5_ <= 27'h0000000;
    else _5_ <= x_1;
  always @(posedge clk, posedge rst)
    if (rst) _6_ <= 27'h0000000;
    else _6_ <= x_1_d1;
  always @(posedge clk, posedge rst)
    if (rst) _7_ <= 27'h0000000;
    else _7_ <= x_1_d2;
  always @(posedge clk, posedge rst)
    if (rst) _8_ <= 27'h0000000;
    else _8_ <= y_1;
  assign cin_1 = cin;
  assign cin_1_d1 = _2_;
  assign cin_1_d2 = _3_;
  assign cin_1_d3 = _4_;
  assign x_1 = { 1'h0, x };
  assign x_1_d1 = _5_;
  assign x_1_d2 = _6_;
  assign x_1_d3 = _7_;
  assign y_1 = { 1'h0, y };
  assign y_1_d1 = _8_;
  assign s_1 = _1_;
  assign r_1 = s_1[25:0];
  assign r = r_1;
endmodule
/* verilator lint_on CASEOVERLAP*/

/* verilator lint_off CASEOVERLAP*/
module inva0table_freq300_uid8_FPLog_H5(x, y);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  wire _38_;
  wire _39_;
  wire _40_;
  wire _41_;
  wire _42_;
  wire _43_;
  wire _44_;
  wire _45_;
  wire _46_;
  wire _47_;
  wire _48_;
  wire _49_;
  wire _50_;
  wire _51_;
  wire _52_;
  wire _53_;
  wire _54_;
  wire _55_;
  wire _56_;
  wire _57_;
  wire _58_;
  wire _59_;
  wire _60_;
  wire _61_;
  wire _62_;
  wire _63_;
  wire [6:0] _64_;
  input [5:0] x;
  wire [5:0] x;
  output [6:0] y;
  wire [6:0] y;
  wire [6:0] y0;
  wire [6:0] y1;
  assign _00_ = x == 6'h00;
  assign _01_ = x == 6'h01;
  assign _02_ = x == 6'h02;
  assign _03_ = x == 6'h03;
  assign _04_ = x == 6'h04;
  assign _05_ = x == 6'h05;
  assign _06_ = x == 6'h06;
  assign _07_ = x == 6'h07;
  assign _08_ = x == 6'h08;
  assign _09_ = x == 6'h09;
  assign _10_ = x == 6'h0a;
  assign _11_ = x == 6'h0b;
  assign _12_ = x == 6'h0c;
  assign _13_ = x == 6'h0d;
  assign _14_ = x == 6'h0e;
  assign _15_ = x == 6'h0f;
  assign _16_ = x == 6'h10;
  assign _17_ = x == 6'h11;
  assign _18_ = x == 6'h12;
  assign _19_ = x == 6'h13;
  assign _20_ = x == 6'h14;
  assign _21_ = x == 6'h15;
  assign _22_ = x == 6'h16;
  assign _23_ = x == 6'h17;
  assign _24_ = x == 6'h18;
  assign _25_ = x == 6'h19;
  assign _26_ = x == 6'h1a;
  assign _27_ = x == 6'h1b;
  assign _28_ = x == 6'h1c;
  assign _29_ = x == 6'h1d;
  assign _30_ = x == 6'h1e;
  assign _31_ = x == 6'h1f;
  assign _32_ = x == 6'h20;
  assign _33_ = x == 6'h21;
  assign _34_ = x == 6'h22;
  assign _35_ = x == 6'h23;
  assign _36_ = x == 6'h24;
  assign _37_ = x == 6'h25;
  assign _38_ = x == 6'h26;
  assign _39_ = x == 6'h27;
  assign _40_ = x == 6'h28;
  assign _41_ = x == 6'h29;
  assign _42_ = x == 6'h2a;
  assign _43_ = x == 6'h2b;
  assign _44_ = x == 6'h2c;
  assign _45_ = x == 6'h2d;
  assign _46_ = x == 6'h2e;
  assign _47_ = x == 6'h2f;
  assign _48_ = x == 6'h30;
  assign _49_ = x == 6'h31;
  assign _50_ = x == 6'h32;
  assign _51_ = x == 6'h33;
  assign _52_ = x == 6'h34;
  assign _53_ = x == 6'h35;
  assign _54_ = x == 6'h36;
  assign _55_ = x == 6'h37;
  assign _56_ = x == 6'h38;
  assign _57_ = x == 6'h39;
  assign _58_ = x == 6'h3a;
  assign _59_ = x == 6'h3b;
  assign _60_ = x == 6'h3c;
  assign _61_ = x == 6'h3d;
  assign _62_ = x == 6'h3e;
  assign _63_ = x == 6'h3f;
  function [6:0] \:673 ;
    input [6:0] a;
    input [447:0] b;
    input [63:0] s;
    (* parallel_case *)
    casez (s)
      64'b???????????????????????????????????????????????????????????????1:
        \:673  = b[6:0];
      64'b??????????????????????????????????????????????????????????????1?:
        \:673  = b[13:7];
      64'b?????????????????????????????????????????????????????????????1??:
        \:673  = b[20:14];
      64'b????????????????????????????????????????????????????????????1???:
        \:673  = b[27:21];
      64'b???????????????????????????????????????????????????????????1????:
        \:673  = b[34:28];
      64'b??????????????????????????????????????????????????????????1?????:
        \:673  = b[41:35];
      64'b?????????????????????????????????????????????????????????1??????:
        \:673  = b[48:42];
      64'b????????????????????????????????????????????????????????1???????:
        \:673  = b[55:49];
      64'b???????????????????????????????????????????????????????1????????:
        \:673  = b[62:56];
      64'b??????????????????????????????????????????????????????1?????????:
        \:673  = b[69:63];
      64'b?????????????????????????????????????????????????????1??????????:
        \:673  = b[76:70];
      64'b????????????????????????????????????????????????????1???????????:
        \:673  = b[83:77];
      64'b???????????????????????????????????????????????????1????????????:
        \:673  = b[90:84];
      64'b??????????????????????????????????????????????????1?????????????:
        \:673  = b[97:91];
      64'b?????????????????????????????????????????????????1??????????????:
        \:673  = b[104:98];
      64'b????????????????????????????????????????????????1???????????????:
        \:673  = b[111:105];
      64'b???????????????????????????????????????????????1????????????????:
        \:673  = b[118:112];
      64'b??????????????????????????????????????????????1?????????????????:
        \:673  = b[125:119];
      64'b?????????????????????????????????????????????1??????????????????:
        \:673  = b[132:126];
      64'b????????????????????????????????????????????1???????????????????:
        \:673  = b[139:133];
      64'b???????????????????????????????????????????1????????????????????:
        \:673  = b[146:140];
      64'b??????????????????????????????????????????1?????????????????????:
        \:673  = b[153:147];
      64'b?????????????????????????????????????????1??????????????????????:
        \:673  = b[160:154];
      64'b????????????????????????????????????????1???????????????????????:
        \:673  = b[167:161];
      64'b???????????????????????????????????????1????????????????????????:
        \:673  = b[174:168];
      64'b??????????????????????????????????????1?????????????????????????:
        \:673  = b[181:175];
      64'b?????????????????????????????????????1??????????????????????????:
        \:673  = b[188:182];
      64'b????????????????????????????????????1???????????????????????????:
        \:673  = b[195:189];
      64'b???????????????????????????????????1????????????????????????????:
        \:673  = b[202:196];
      64'b??????????????????????????????????1?????????????????????????????:
        \:673  = b[209:203];
      64'b?????????????????????????????????1??????????????????????????????:
        \:673  = b[216:210];
      64'b????????????????????????????????1???????????????????????????????:
        \:673  = b[223:217];
      64'b???????????????????????????????1????????????????????????????????:
        \:673  = b[230:224];
      64'b??????????????????????????????1?????????????????????????????????:
        \:673  = b[237:231];
      64'b?????????????????????????????1??????????????????????????????????:
        \:673  = b[244:238];
      64'b????????????????????????????1???????????????????????????????????:
        \:673  = b[251:245];
      64'b???????????????????????????1????????????????????????????????????:
        \:673  = b[258:252];
      64'b??????????????????????????1?????????????????????????????????????:
        \:673  = b[265:259];
      64'b?????????????????????????1??????????????????????????????????????:
        \:673  = b[272:266];
      64'b????????????????????????1???????????????????????????????????????:
        \:673  = b[279:273];
      64'b???????????????????????1????????????????????????????????????????:
        \:673  = b[286:280];
      64'b??????????????????????1?????????????????????????????????????????:
        \:673  = b[293:287];
      64'b?????????????????????1??????????????????????????????????????????:
        \:673  = b[300:294];
      64'b????????????????????1???????????????????????????????????????????:
        \:673  = b[307:301];
      64'b???????????????????1????????????????????????????????????????????:
        \:673  = b[314:308];
      64'b??????????????????1?????????????????????????????????????????????:
        \:673  = b[321:315];
      64'b?????????????????1??????????????????????????????????????????????:
        \:673  = b[328:322];
      64'b????????????????1???????????????????????????????????????????????:
        \:673  = b[335:329];
      64'b???????????????1????????????????????????????????????????????????:
        \:673  = b[342:336];
      64'b??????????????1?????????????????????????????????????????????????:
        \:673  = b[349:343];
      64'b?????????????1??????????????????????????????????????????????????:
        \:673  = b[356:350];
      64'b????????????1???????????????????????????????????????????????????:
        \:673  = b[363:357];
      64'b???????????1????????????????????????????????????????????????????:
        \:673  = b[370:364];
      64'b??????????1?????????????????????????????????????????????????????:
        \:673  = b[377:371];
      64'b?????????1??????????????????????????????????????????????????????:
        \:673  = b[384:378];
      64'b????????1???????????????????????????????????????????????????????:
        \:673  = b[391:385];
      64'b???????1????????????????????????????????????????????????????????:
        \:673  = b[398:392];
      64'b??????1?????????????????????????????????????????????????????????:
        \:673  = b[405:399];
      64'b?????1??????????????????????????????????????????????????????????:
        \:673  = b[412:406];
      64'b????1???????????????????????????????????????????????????????????:
        \:673  = b[419:413];
      64'b???1????????????????????????????????????????????????????????????:
        \:673  = b[426:420];
      64'b??1?????????????????????????????????????????????????????????????:
        \:673  = b[433:427];
      64'b?1??????????????????????????????????????????????????????????????:
        \:673  = b[440:434];
      64'b1???????????????????????????????????????????????????????????????:
        \:673  = b[447:441];
      default:
        \:673  = a;
    endcase
  endfunction
  assign _64_ = \:673 (7'hxx, 448'h830a14387122458b1a3c791224ca952e64c9b3a7cfa146952a752ad658b16ad5cb97af60c18b164c99b468d5b366ee1cb974ede3d7cfe040, { _63_, _62_, _61_, _60_, _59_, _58_, _57_, _56_, _55_, _54_, _53_, _52_, _51_, _50_, _49_, _48_, _47_, _46_, _45_, _44_, _43_, _42_, _41_, _40_, _39_, _38_, _37_, _36_, _35_, _34_, _33_, _32_, _31_, _30_, _29_, _28_, _27_, _26_, _25_, _24_, _23_, _22_, _21_, _20_, _19_, _18_, _17_, _16_, _15_, _14_, _13_, _12_, _11_, _10_, _09_, _08_, _07_, _06_, _05_, _04_, _03_, _02_, _01_, _00_ });
  assign y0 = _64_;
  assign y1 = y0;
  assign y = y1;
endmodule
/* verilator lint_on CASEOVERLAP*/

/* verilator lint_off CASEOVERLAP*/
module leftshifter5_by_max_5_freq300_uid6_FPLog_H5(clk, rst, x, s, r);
  wire [5:0] _0_;
  wire [7:0] _1_;
  wire [11:0] _2_;
  reg [4:0] _3_;
  input clk;
  wire clk;
  wire [4:0] level0;
  wire [4:0] level0_d1;
  wire [5:0] level1;
  wire [7:0] level2;
  wire [11:0] level3;
  wire [2:0] ps;
  output [9:0] r;
  wire [9:0] r;
  input rst;
  wire rst;
  input [2:0] s;
  wire [2:0] s;
  input [4:0] x;
  wire [4:0] x;
  assign _0_ = ps[0] ? { level0_d1, 1'h0 } : { 1'h0, level0_d1 };
  assign _1_ = ps[1] ? { level1, 2'h0 } : { 2'h0, level1 };
  assign _2_ = ps[2] ? { level2, 4'h0 } : { 4'h0, level2 };
  always @(posedge clk, posedge rst)
    if (rst) _3_ <= 5'h00;
    else _3_ <= level0;
  assign ps = s;
  assign level0 = x;
  assign level0_d1 = _3_;
  assign level1 = _0_;
  assign level2 = _1_;
  assign level3 = _2_;
  assign r = level3[9:0];
endmodule
/* verilator lint_on CASEOVERLAP*/

/* verilator lint_off CASEOVERLAP*/
module logtable0_freq300_uid20_FPLog_H5(x, y);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  wire _38_;
  wire _39_;
  wire _40_;
  wire _41_;
  wire _42_;
  wire _43_;
  wire _44_;
  wire _45_;
  wire _46_;
  wire _47_;
  wire _48_;
  wire _49_;
  wire _50_;
  wire _51_;
  wire _52_;
  wire _53_;
  wire _54_;
  wire _55_;
  wire _56_;
  wire _57_;
  wire _58_;
  wire _59_;
  wire _60_;
  wire _61_;
  wire _62_;
  wire _63_;
  wire [20:0] _64_;
  input [5:0] x;
  wire [5:0] x;
  output [20:0] y;
  wire [20:0] y;
  wire [20:0] y0;
  wire [20:0] y1;
  assign _00_ = x == 6'h00;
  assign _01_ = x == 6'h01;
  assign _02_ = x == 6'h02;
  assign _03_ = x == 6'h03;
  assign _04_ = x == 6'h04;
  assign _05_ = x == 6'h05;
  assign _06_ = x == 6'h06;
  assign _07_ = x == 6'h07;
  assign _08_ = x == 6'h08;
  assign _09_ = x == 6'h09;
  assign _10_ = x == 6'h0a;
  assign _11_ = x == 6'h0b;
  assign _12_ = x == 6'h0c;
  assign _13_ = x == 6'h0d;
  assign _14_ = x == 6'h0e;
  assign _15_ = x == 6'h0f;
  assign _16_ = x == 6'h10;
  assign _17_ = x == 6'h11;
  assign _18_ = x == 6'h12;
  assign _19_ = x == 6'h13;
  assign _20_ = x == 6'h14;
  assign _21_ = x == 6'h15;
  assign _22_ = x == 6'h16;
  assign _23_ = x == 6'h17;
  assign _24_ = x == 6'h18;
  assign _25_ = x == 6'h19;
  assign _26_ = x == 6'h1a;
  assign _27_ = x == 6'h1b;
  assign _28_ = x == 6'h1c;
  assign _29_ = x == 6'h1d;
  assign _30_ = x == 6'h1e;
  assign _31_ = x == 6'h1f;
  assign _32_ = x == 6'h20;
  assign _33_ = x == 6'h21;
  assign _34_ = x == 6'h22;
  assign _35_ = x == 6'h23;
  assign _36_ = x == 6'h24;
  assign _37_ = x == 6'h25;
  assign _38_ = x == 6'h26;
  assign _39_ = x == 6'h27;
  assign _40_ = x == 6'h28;
  assign _41_ = x == 6'h29;
  assign _42_ = x == 6'h2a;
  assign _43_ = x == 6'h2b;
  assign _44_ = x == 6'h2c;
  assign _45_ = x == 6'h2d;
  assign _46_ = x == 6'h2e;
  assign _47_ = x == 6'h2f;
  assign _48_ = x == 6'h30;
  assign _49_ = x == 6'h31;
  assign _50_ = x == 6'h32;
  assign _51_ = x == 6'h33;
  assign _52_ = x == 6'h34;
  assign _53_ = x == 6'h35;
  assign _54_ = x == 6'h36;
  assign _55_ = x == 6'h37;
  assign _56_ = x == 6'h38;
  assign _57_ = x == 6'h39;
  assign _58_ = x == 6'h3a;
  assign _59_ = x == 6'h3b;
  assign _60_ = x == 6'h3c;
  assign _61_ = x == 6'h3d;
  assign _62_ = x == 6'h3e;
  assign _63_ = x == 6'h3f;
  function [20:0] \:918 ;
    input [20:0] a;
    input [1343:0] b;
    input [63:0] s;
    (* parallel_case *)
    casez (s)
      64'b???????????????????????????????????????????????????????????????1:
        \:918  = b[20:0];
      64'b??????????????????????????????????????????????????????????????1?:
        \:918  = b[41:21];
      64'b?????????????????????????????????????????????????????????????1??:
        \:918  = b[62:42];
      64'b????????????????????????????????????????????????????????????1???:
        \:918  = b[83:63];
      64'b???????????????????????????????????????????????????????????1????:
        \:918  = b[104:84];
      64'b??????????????????????????????????????????????????????????1?????:
        \:918  = b[125:105];
      64'b?????????????????????????????????????????????????????????1??????:
        \:918  = b[146:126];
      64'b????????????????????????????????????????????????????????1???????:
        \:918  = b[167:147];
      64'b???????????????????????????????????????????????????????1????????:
        \:918  = b[188:168];
      64'b??????????????????????????????????????????????????????1?????????:
        \:918  = b[209:189];
      64'b?????????????????????????????????????????????????????1??????????:
        \:918  = b[230:210];
      64'b????????????????????????????????????????????????????1???????????:
        \:918  = b[251:231];
      64'b???????????????????????????????????????????????????1????????????:
        \:918  = b[272:252];
      64'b??????????????????????????????????????????????????1?????????????:
        \:918  = b[293:273];
      64'b?????????????????????????????????????????????????1??????????????:
        \:918  = b[314:294];
      64'b????????????????????????????????????????????????1???????????????:
        \:918  = b[335:315];
      64'b???????????????????????????????????????????????1????????????????:
        \:918  = b[356:336];
      64'b??????????????????????????????????????????????1?????????????????:
        \:918  = b[377:357];
      64'b?????????????????????????????????????????????1??????????????????:
        \:918  = b[398:378];
      64'b????????????????????????????????????????????1???????????????????:
        \:918  = b[419:399];
      64'b???????????????????????????????????????????1????????????????????:
        \:918  = b[440:420];
      64'b??????????????????????????????????????????1?????????????????????:
        \:918  = b[461:441];
      64'b?????????????????????????????????????????1??????????????????????:
        \:918  = b[482:462];
      64'b????????????????????????????????????????1???????????????????????:
        \:918  = b[503:483];
      64'b???????????????????????????????????????1????????????????????????:
        \:918  = b[524:504];
      64'b??????????????????????????????????????1?????????????????????????:
        \:918  = b[545:525];
      64'b?????????????????????????????????????1??????????????????????????:
        \:918  = b[566:546];
      64'b????????????????????????????????????1???????????????????????????:
        \:918  = b[587:567];
      64'b???????????????????????????????????1????????????????????????????:
        \:918  = b[608:588];
      64'b??????????????????????????????????1?????????????????????????????:
        \:918  = b[629:609];
      64'b?????????????????????????????????1??????????????????????????????:
        \:918  = b[650:630];
      64'b????????????????????????????????1???????????????????????????????:
        \:918  = b[671:651];
      64'b???????????????????????????????1????????????????????????????????:
        \:918  = b[692:672];
      64'b??????????????????????????????1?????????????????????????????????:
        \:918  = b[713:693];
      64'b?????????????????????????????1??????????????????????????????????:
        \:918  = b[734:714];
      64'b????????????????????????????1???????????????????????????????????:
        \:918  = b[755:735];
      64'b???????????????????????????1????????????????????????????????????:
        \:918  = b[776:756];
      64'b??????????????????????????1?????????????????????????????????????:
        \:918  = b[797:777];
      64'b?????????????????????????1??????????????????????????????????????:
        \:918  = b[818:798];
      64'b????????????????????????1???????????????????????????????????????:
        \:918  = b[839:819];
      64'b???????????????????????1????????????????????????????????????????:
        \:918  = b[860:840];
      64'b??????????????????????1?????????????????????????????????????????:
        \:918  = b[881:861];
      64'b?????????????????????1??????????????????????????????????????????:
        \:918  = b[902:882];
      64'b????????????????????1???????????????????????????????????????????:
        \:918  = b[923:903];
      64'b???????????????????1????????????????????????????????????????????:
        \:918  = b[944:924];
      64'b??????????????????1?????????????????????????????????????????????:
        \:918  = b[965:945];
      64'b?????????????????1??????????????????????????????????????????????:
        \:918  = b[986:966];
      64'b????????????????1???????????????????????????????????????????????:
        \:918  = b[1007:987];
      64'b???????????????1????????????????????????????????????????????????:
        \:918  = b[1028:1008];
      64'b??????????????1?????????????????????????????????????????????????:
        \:918  = b[1049:1029];
      64'b?????????????1??????????????????????????????????????????????????:
        \:918  = b[1070:1050];
      64'b????????????1???????????????????????????????????????????????????:
        \:918  = b[1091:1071];
      64'b???????????1????????????????????????????????????????????????????:
        \:918  = b[1112:1092];
      64'b??????????1?????????????????????????????????????????????????????:
        \:918  = b[1133:1113];
      64'b?????????1??????????????????????????????????????????????????????:
        \:918  = b[1154:1134];
      64'b????????1???????????????????????????????????????????????????????:
        \:918  = b[1175:1155];
      64'b???????1????????????????????????????????????????????????????????:
        \:918  = b[1196:1176];
      64'b??????1?????????????????????????????????????????????????????????:
        \:918  = b[1217:1197];
      64'b?????1??????????????????????????????????????????????????????????:
        \:918  = b[1238:1218];
      64'b????1???????????????????????????????????????????????????????????:
        \:918  = b[1259:1239];
      64'b???1????????????????????????????????????????????????????????????:
        \:918  = b[1280:1260];
      64'b??1?????????????????????????????????????????????????????????????:
        \:918  = b[1301:1281];
      64'b?1??????????????????????????????????????????????????????????????:
        \:918  = b[1322:1302];
      64'b1???????????????????????????????????????????????????????????????:
        \:918  = b[1343:1323];
      default:
        \:918  = a;
    endcase
  endfunction
  assign _64_ = \:918 (21'hxxxxxx, 1344'hfb07efb8fafdc7d7e68baf345d77bd77bdebbd77c5ebbe2f4079b91b65c8db2e0d8ff06c7f75441b3aabd9d55eb32d74c069a6034cfa8f662da72461d9230ec5e016158fafe3757f1babc7375cb14ad96bf66b8e5eebeaf75f564ac8b2564538aba9c55d382529c12948a58a452c50d79086bc83e3239f191ce481c684fb3427d97a3c0a9fa054fd025cbf909790729ca394e51833609e9883e1661694b0720b01840ffc001fe000, { _63_, _62_, _61_, _60_, _59_, _58_, _57_, _56_, _55_, _54_, _53_, _52_, _51_, _50_, _49_, _48_, _47_, _46_, _45_, _44_, _43_, _42_, _41_, _40_, _39_, _38_, _37_, _36_, _35_, _34_, _33_, _32_, _31_, _30_, _29_, _28_, _27_, _26_, _25_, _24_, _23_, _22_, _21_, _20_, _19_, _18_, _17_, _16_, _15_, _14_, _13_, _12_, _11_, _10_, _09_, _08_, _07_, _06_, _05_, _04_, _03_, _02_, _01_, _00_ });
  assign y0 = _64_;
  assign y1 = y0;
  assign y = y1;
endmodule
/* verilator lint_on CASEOVERLAP*/

/* verilator lint_off CASEOVERLAP*/
module logtable1_freq300_uid23_FPLog_H5(x, y);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire [16:0] _16_;
  input [3:0] x;
  wire [3:0] x;
  output [16:0] y;
  wire [16:0] y;
  wire [16:0] y0;
  wire [16:0] y1;
  assign _00_ = x == 4'h0;
  assign _01_ = x == 4'h1;
  assign _02_ = x == 4'h2;
  assign _03_ = x == 4'h3;
  assign _04_ = x == 4'h4;
  assign _05_ = x == 4'h5;
  assign _06_ = x == 4'h6;
  assign _07_ = x == 4'h7;
  assign _08_ = x == 4'h8;
  assign _09_ = x == 4'h9;
  assign _10_ = x == 4'ha;
  assign _11_ = x == 4'hb;
  assign _12_ = x == 4'hc;
  assign _13_ = x == 4'hd;
  assign _14_ = x == 4'he;
  assign _15_ = x == 4'hf;
  function [16:0] \:970 ;
    input [16:0] a;
    input [271:0] b;
    input [15:0] s;
    (* parallel_case *)
    casez (s)
      16'b???????????????1:
        \:970  = b[16:0];
      16'b??????????????1?:
        \:970  = b[33:17];
      16'b?????????????1??:
        \:970  = b[50:34];
      16'b????????????1???:
        \:970  = b[67:51];
      16'b???????????1????:
        \:970  = b[84:68];
      16'b??????????1?????:
        \:970  = b[101:85];
      16'b?????????1??????:
        \:970  = b[118:102];
      16'b????????1???????:
        \:970  = b[135:119];
      16'b???????1????????:
        \:970  = b[152:136];
      16'b??????1?????????:
        \:970  = b[169:153];
      16'b?????1??????????:
        \:970  = b[186:170];
      16'b????1???????????:
        \:970  = b[203:187];
      16'b???1????????????:
        \:970  = b[220:204];
      16'b??1?????????????:
        \:970  = b[237:221];
      16'b?1??????????????:
        \:970  = b[254:238];
      16'b1???????????????:
        \:970  = b[271:255];
      default:
        \:970  = a;
    endcase
  endfunction
  assign _16_ = \:970 (17'hxxxxx, 272'hf65bf2bbf529787c9b335d14be482d031e7958347ad629090c638329409060081004, { _15_, _14_, _13_, _12_, _11_, _10_, _09_, _08_, _07_, _06_, _05_, _04_, _03_, _02_, _01_, _00_ });
  assign y0 = _16_;
  assign y1 = y0;
  assign y = y1;
endmodule
/* verilator lint_on CASEOVERLAP*/

/* verilator lint_off CASEOVERLAP*/
module lzoc_10_freq300_uid4_FPLog_H5(clk, rst, i, ozb, o);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [6:0] _07_;
  wire _08_;
  wire _09_;
  wire [2:0] _10_;
  wire _11_;
  wire [2:0] _12_;
  wire [2:0] _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire [1:0] _18_;
  reg [6:0] _19_;
  reg _20_;
  reg [1:0] _21_;
  reg _22_;
  input clk;
  wire clk;
  wire digit2;
  wire digit2_d1;
  wire digit3;
  input [9:0] i;
  wire [9:0] i;
  wire [2:0] level2;
  wire [6:0] level3;
  wire [6:0] level3_d1;
  wire [14:0] level4;
  wire [1:0] lowbits;
  output [3:0] o;
  wire [3:0] o;
  wire [1:0] outhighbits;
  wire [1:0] outhighbits_d1;
  input ozb;
  wire ozb;
  wire ozb_d1;
  input rst;
  wire rst;
  wire sozb;
  wire [2:0] z;
  assign _00_ = ~ sozb;
  assign _01_ = ~ sozb;
  assign _02_ = ~ sozb;
  assign _03_ = ~ sozb;
  assign _04_ = ~ sozb;
  assign _05_ = level4[14:7] == { sozb, sozb, sozb, sozb, sozb, sozb, sozb, sozb };
  assign _06_ = _05_ ? 1'h1 : 1'h0;
  assign _07_ = digit3 ? level4[6:0] : level4[14:8];
  assign _08_ = level3[6:3] == { sozb, sozb, sozb, sozb };
  assign _09_ = _08_ ? 1'h1 : 1'h0;
  assign _10_ = digit2_d1 ? level3_d1[2:0] : level3_d1[6:4];
  assign _11_ = ~ ozb_d1;
  assign _12_ = _11_ ? level2 : _13_;
  assign _13_ = ~ level2;
  assign _14_ = z == 3'h0;
  assign _15_ = z == 3'h1;
  assign _16_ = z == 3'h2;
  assign _17_ = z == 3'h3;
  function [1:0] \:442 ;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* parallel_case *)
    casez (s)
      4'b???1:
        \:442  = b[1:0];
      4'b??1?:
        \:442  = b[3:2];
      4'b?1??:
        \:442  = b[5:4];
      4'b1???:
        \:442  = b[7:6];
      default:
        \:442  = a;
    endcase
  endfunction
  assign _18_ = \:442 (2'h0, 8'h5b, { _17_, _16_, _15_, _14_ });
  always @(posedge clk, posedge rst)
    if (rst) _19_ <= 7'h00;
    else _19_ <= level3;
  always @(posedge clk, posedge rst)
    if (rst) _20_ <= 1'h0;
    else _20_ <= digit2;
  always @(posedge clk, posedge rst)
    if (rst) _21_ <= 2'h0;
    else _21_ <= outhighbits;
  always @(posedge clk)
    _22_ <= ozb;
  assign sozb = ozb;
  assign level4 = { i, _04_, _03_, _02_, _01_, _00_ };
  assign digit3 = _06_;
  assign level3 = _07_;
  assign level3_d1 = _19_;
  assign digit2 = _09_;
  assign digit2_d1 = _20_;
  assign level2 = _10_;
  assign z = _12_;
  assign lowbits = _18_;
  assign outhighbits = { digit3, digit2 };
  assign outhighbits_d1 = _21_;
  assign ozb_d1 = _22_;
  assign o = { outhighbits_d1, lowbits };
endmodule
/* verilator lint_on CASEOVERLAP*/

/* verilator lint_off CASEOVERLAP*/
module normalizer_z_26_21_10_freq300_uid41_FPLog_H5(clk, rst, x, count, r);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [25:0] _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [23:0] _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire [21:0] _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire [20:0] _15_;
  reg _16_;
  reg [25:0] _17_;
  reg _18_;
  input clk;
  wire clk;
  output [3:0] count;
  wire [3:0] count;
  wire count0;
  wire count1;
  wire count2;
  wire count2_d1;
  wire count3;
  wire count3_d1;
  wire [20:0] level0;
  wire [21:0] level1;
  wire [23:0] level2;
  wire [25:0] level3;
  wire [25:0] level3_d1;
  wire [25:0] level4;
  output [20:0] r;
  wire [20:0] r;
  input rst;
  wire rst;
  wire [3:0] scount;
  input [25:0] x;
  wire [25:0] x;
  assign _00_ = level4[25:18] == 8'h00;
  assign _01_ = _00_ ? 1'h1 : 1'h0;
  assign _02_ = ~ count3;
  assign _03_ = _02_ ? level4 : { level4[17:0], 8'h00 };
  assign _04_ = level3[25:22] == 4'h0;
  assign _05_ = _04_ ? 1'h1 : 1'h0;
  assign _06_ = ~ count2_d1;
  assign _07_ = _06_ ? level3_d1[25:2] : { level3_d1[21:0], 2'h0 };
  assign _08_ = level2[23:22] == 2'h0;
  assign _09_ = _08_ ? 1'h1 : 1'h0;
  assign _10_ = ~ count1;
  assign _11_ = _10_ ? level2[23:2] : level2[21:0];
  assign _12_ = level1[21] == 1'h0;
  assign _13_ = _12_ ? 1'h1 : 1'h0;
  assign _14_ = ~ count0;
  assign _15_ = _14_ ? level1[21:1] : level1[20:0];
  always @(posedge clk, posedge rst)
    if (rst) _16_ <= 1'h0;
    else _16_ <= count3;
  always @(posedge clk, posedge rst)
    if (rst) _17_ <= 26'h0000000;
    else _17_ <= level3;
  always @(posedge clk, posedge rst)
    if (rst) _18_ <= 1'h0;
    else _18_ <= count2;
  assign level4 = x;
  assign count3 = _01_;
  assign count3_d1 = _16_;
  assign level3 = _03_;
  assign level3_d1 = _17_;
  assign count2 = _05_;
  assign count2_d1 = _18_;
  assign level2 = _07_;
  assign count1 = _09_;
  assign level1 = _11_;
  assign count0 = _13_;
  assign level0 = _15_;
  assign scount = { count3_d1, count2_d1, count1, count0 };
  assign count = scount;
  assign r = level0;
endmodule
/* verilator lint_on CASEOVERLAP*/

/* verilator lint_off CASEOVERLAP*/
module rightshifter9_by_max_8_freq300_uid43_FPLog_H5(clk, rst, x, s, r);
  wire [9:0] _0_;
  wire [11:0] _1_;
  wire [15:0] _2_;
  wire [23:0] _3_;
  reg [3:0] _4_;
  input clk;
  wire clk;
  wire [8:0] level0;
  wire [9:0] level1;
  wire [11:0] level2;
  wire [15:0] level3;
  wire [23:0] level4;
  wire [3:0] ps;
  wire [3:0] ps_d1;
  output [16:0] r;
  wire [16:0] r;
  input rst;
  wire rst;
  input [3:0] s;
  wire [3:0] s;
  input [8:0] x;
  wire [8:0] x;
  assign _0_ = ps_d1[0] ? { 1'h0, level0 } : { level0, 1'h0 };
  assign _1_ = ps_d1[1] ? { 2'h0, level1 } : { level1, 2'h0 };
  assign _2_ = ps_d1[2] ? { 4'h0, level2 } : { level2, 4'h0 };
  assign _3_ = ps_d1[3] ? { 8'h00, level3 } : { level3, 8'h00 };
  always @(posedge clk, posedge rst)
    if (rst) _4_ <= 4'h0;
    else _4_ <= ps;
  assign ps = s;
  assign ps_d1 = _4_;
  assign level0 = x;
  assign level1 = _0_;
  assign level2 = _1_;
  assign level3 = _2_;
  assign level4 = _3_;
  assign r = level4[23:7];
endmodule
/* verilator lint_on CASEOVERLAP*/
