# stt-to-verilog
Converts state transition tables into high-level style Verilog for use in Yosys. 
