==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.4
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [HLS-10] Setting target device to ' xc7z020clg484-1 '
@I [SYN-201] Setting up clock 'default' with a period of 5.95ns.
@I [HLS-10] Analyzing design file 'C:/xup/SDSoC/labs/lab3a/src/edge_detect.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'linebuffer_shift_up' into 'sobel_filter' (C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:100).
@I [XFORM-603] Inlining function 'linebuffer_getval' into 'sobel_filter' (C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:121).
@I [XFORM-603] Inlining function 'linebuffer_getval' into 'sobel_filter' (C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:101).
@I [XFORM-603] Inlining function 'linebuffer_insert_bottom' into 'sobel_filter' (C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:112).
@I [XFORM-603] Inlining function 'window_shift_right' into 'sobel_filter' (C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:116).
@I [XFORM-603] Inlining function 'window_insert' into 'sobel_filter' (C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:121).
@I [XFORM-603] Inlining function 'window_insert' into 'sobel_filter' (C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:122).
@I [XFORM-603] Inlining function 'window_insert' into 'sobel_filter' (C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:123).
@I [XFORM-603] Inlining function 'window_getval' into 'sobel_operator' (C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:58).
@I [XFORM-603] Inlining function 'window_getval' into 'sobel_operator' (C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:55).
@I [HLS-10] Checking synthesizability ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-1.1' (C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:89) in function 'sobel_filter' for pipelining.
@I [XFORM-502] Unrolling all loops for pipelining in function 'sobel_operator' (C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:34).
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' (C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:150) in function 'sobel_filter' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.2' (C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:184) in function 'sobel_filter' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.2.1' (C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:186) in function 'sobel_filter' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' (C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:51) in function 'sobel_operator' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1' (C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:52) in function 'sobel_operator' completely.
@I [XFORM-102] Partitioning array 'window.0' automatically.
@I [XFORM-102] Partitioning array 'window.1' automatically.
@I [XFORM-102] Partitioning array 'window.2' automatically.
@I [XFORM-102] Partitioning array 'buff_A' (C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:85) in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'buff_C' (C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:86) in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'buff_C.0' (C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:86) automatically.
@I [XFORM-102] Partitioning array 'buff_C.1' (C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:86) automatically.
@I [XFORM-102] Partitioning array 'buff_C.2' (C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:86) automatically.
@I [XFORM-602] Inlining function 'sobel_operator' into 'sobel_filter' (C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:130) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock from (C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:188:2) to (C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:134:4) in function 'sobel_filter'... converting 5 basic blocks.
@I [XFORM-541] Flattening a loop nest 'Loop-1' (C:/xup/SDSoC/labs/lab3a/src/edge_detect.c:88:7) in function 'sobel_filter'.
@I [HLS-111] Elapsed time: 8.803 seconds; current memory usage: 72.3 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'sobel_filter' ...
@W [SYN-107] Renaming port name 'sobel_filter/input' to 'sobel_filter/input_r' to avoid the conflict with HDL keywords or other object names.
@W [SYN-107] Renaming port name 'sobel_filter/output' to 'sobel_filter/output_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'sobel_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
@W [SCHED-71] Latency directive discarded for region sobel_filter since it contains subloops.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.11 seconds; current memory usage: 74.4 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'sobel_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.062 seconds; current memory usage: 74.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'sobel_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'sobel_filter/input_r' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'sobel_filter/output_r' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'sobel_filter' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'sobel_filter'.
@I [HLS-111] Elapsed time: 0.094 seconds; current memory usage: 74.5 MB.
@I [RTMG-278] Implementing memory 'sobel_filter_buff_A_0_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'sobel_filter_buff_A_2_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'sobel_filter'.
@I [WVHDL-304] Generating RTL VHDL for 'sobel_filter'.
@I [WVLOG-307] Generating RTL Verilog for 'sobel_filter'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-112] Total elapsed time: 31.613 seconds; peak memory usage: 74.7 MB.
