{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1547025550953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547025550968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 09 10:19:10 2019 " "Processing started: Wed Jan 09 10:19:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547025550968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025550968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2final -c nios2final " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios2final -c nios2final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025550968 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1547025552093 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1547025552093 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "HostSystem.qsys " "Elaborating Platform Designer system entity \"HostSystem.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547025562188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:26 Progress: Loading nios2final/HostSystem.qsys " "2019.01.09.10:19:26 Progress: Loading nios2final/HostSystem.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025566362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:27 Progress: Reading input file " "2019.01.09.10:19:27 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025567050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:27 Progress: Adding clk_50 \[clock_source 18.0\] " "2019.01.09.10:19:27 Progress: Adding clk_50 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025567143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:27 Progress: Parameterizing module clk_50 " "2019.01.09.10:19:27 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025567961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:27 Progress: Adding cpu \[altera_nios2_gen2 18.0\] " "2019.01.09.10:19:27 Progress: Adding cpu \[altera_nios2_gen2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025567961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Parameterizing module cpu " "2019.01.09.10:19:28 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Adding hex_0 \[altera_avalon_pio 18.0\] " "2019.01.09.10:19:28 Progress: Adding hex_0 \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Parameterizing module hex_0 " "2019.01.09.10:19:28 Progress: Parameterizing module hex_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Adding hex_1 \[altera_avalon_pio 18.0\] " "2019.01.09.10:19:28 Progress: Adding hex_1 \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Parameterizing module hex_1 " "2019.01.09.10:19:28 Progress: Parameterizing module hex_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Adding hex_2 \[altera_avalon_pio 18.0\] " "2019.01.09.10:19:28 Progress: Adding hex_2 \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Parameterizing module hex_2 " "2019.01.09.10:19:28 Progress: Parameterizing module hex_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Adding hex_3 \[altera_avalon_pio 18.0\] " "2019.01.09.10:19:28 Progress: Adding hex_3 \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Parameterizing module hex_3 " "2019.01.09.10:19:28 Progress: Parameterizing module hex_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Adding hex_4 \[altera_avalon_pio 18.0\] " "2019.01.09.10:19:28 Progress: Adding hex_4 \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Parameterizing module hex_4 " "2019.01.09.10:19:28 Progress: Parameterizing module hex_4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Adding hex_5 \[altera_avalon_pio 18.0\] " "2019.01.09.10:19:28 Progress: Adding hex_5 \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Parameterizing module hex_5 " "2019.01.09.10:19:28 Progress: Parameterizing module hex_5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Adding hex_6 \[altera_avalon_pio 18.0\] " "2019.01.09.10:19:28 Progress: Adding hex_6 \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Parameterizing module hex_6 " "2019.01.09.10:19:28 Progress: Parameterizing module hex_6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Adding hex_7 \[altera_avalon_pio 18.0\] " "2019.01.09.10:19:28 Progress: Adding hex_7 \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Parameterizing module hex_7 " "2019.01.09.10:19:28 Progress: Parameterizing module hex_7" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\] " "2019.01.09.10:19:28 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Parameterizing module jtag_uart " "2019.01.09.10:19:28 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Adding keys \[altera_avalon_pio 18.0\] " "2019.01.09.10:19:28 Progress: Adding keys \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Parameterizing module keys " "2019.01.09.10:19:28 Progress: Parameterizing module keys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Adding lcd \[altera_avalon_lcd_16207 18.0\] " "2019.01.09.10:19:28 Progress: Adding lcd \[altera_avalon_lcd_16207 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Parameterizing module lcd " "2019.01.09.10:19:28 Progress: Parameterizing module lcd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Adding memory \[altera_avalon_onchip_memory2 18.0\] " "2019.01.09.10:19:28 Progress: Adding memory \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Parameterizing module memory " "2019.01.09.10:19:28 Progress: Parameterizing module memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Adding switch \[altera_avalon_pio 18.0\] " "2019.01.09.10:19:28 Progress: Adding switch \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Parameterizing module switch " "2019.01.09.10:19:28 Progress: Parameterizing module switch" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.0\] " "2019.01.09.10:19:28 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Parameterizing module sys_clk_timer " "2019.01.09.10:19:28 Progress: Parameterizing module sys_clk_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Building connections " "2019.01.09.10:19:28 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Parameterizing connections " "2019.01.09.10:19:28 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:28 Progress: Validating " "2019.01.09.10:19:28 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025568561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.01.09.10:19:29 Progress: Done reading input file " "2019.01.09.10:19:29 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025569901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HostSystem.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "HostSystem.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025571088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HostSystem.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "HostSystem.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025571088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HostSystem.lcd: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release. " "HostSystem.lcd: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025571088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HostSystem.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "HostSystem.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025571088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HostSystem: Generating HostSystem \"HostSystem\" for QUARTUS_SYNTH " "HostSystem: Generating HostSystem \"HostSystem\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025571890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"HostSystem\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"HostSystem\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025580610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_0: Starting RTL generation for module 'HostSystem_hex_0' " "Hex_0: Starting RTL generation for module 'HostSystem_hex_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025580625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_0:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=HostSystem_hex_0 --dir=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0002_hex_0_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0002_hex_0_gen//HostSystem_hex_0_component_configuration.pl  --do_build_sim=0  \] " "Hex_0:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=HostSystem_hex_0 --dir=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0002_hex_0_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0002_hex_0_gen//HostSystem_hex_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025580625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_0: Done RTL generation for module 'HostSystem_hex_0' " "Hex_0: Done RTL generation for module 'HostSystem_hex_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025580813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_0: \"HostSystem\" instantiated altera_avalon_pio \"hex_0\" " "Hex_0: \"HostSystem\" instantiated altera_avalon_pio \"hex_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025580813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'HostSystem_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'HostSystem_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025580922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=HostSystem_jtag_uart --dir=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0003_jtag_uart_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0003_jtag_uart_gen//HostSystem_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=HostSystem_jtag_uart --dir=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0003_jtag_uart_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0003_jtag_uart_gen//HostSystem_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025580922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'HostSystem_jtag_uart' " "Jtag_uart: Done RTL generation for module 'HostSystem_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025581203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"HostSystem\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"HostSystem\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025581203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: Starting RTL generation for module 'HostSystem_keys' " "Keys: Starting RTL generation for module 'HostSystem_keys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025581219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=HostSystem_keys --dir=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0004_keys_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0004_keys_gen//HostSystem_keys_component_configuration.pl  --do_build_sim=0  \] " "Keys:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=HostSystem_keys --dir=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0004_keys_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0004_keys_gen//HostSystem_keys_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025581219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: Done RTL generation for module 'HostSystem_keys' " "Keys: Done RTL generation for module 'HostSystem_keys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025581422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: \"HostSystem\" instantiated altera_avalon_pio \"keys\" " "Keys: \"HostSystem\" instantiated altera_avalon_pio \"keys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025581422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: Starting RTL generation for module 'HostSystem_lcd' " "Lcd: Starting RTL generation for module 'HostSystem_lcd'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025581422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=HostSystem_lcd --dir=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0005_lcd_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0005_lcd_gen//HostSystem_lcd_component_configuration.pl  --do_build_sim=0  \] " "Lcd:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=HostSystem_lcd --dir=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0005_lcd_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0005_lcd_gen//HostSystem_lcd_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025581422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: Done RTL generation for module 'HostSystem_lcd' " "Lcd: Done RTL generation for module 'HostSystem_lcd'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025581610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: \"HostSystem\" instantiated altera_avalon_lcd_16207 \"lcd\" " "Lcd: \"HostSystem\" instantiated altera_avalon_lcd_16207 \"lcd\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025581610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory: Starting RTL generation for module 'HostSystem_memory' " "Memory: Starting RTL generation for module 'HostSystem_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025581625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=HostSystem_memory --dir=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0006_memory_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0006_memory_gen//HostSystem_memory_component_configuration.pl  --do_build_sim=0  \] " "Memory:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=HostSystem_memory --dir=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0006_memory_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0006_memory_gen//HostSystem_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025581625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory: Done RTL generation for module 'HostSystem_memory' " "Memory: Done RTL generation for module 'HostSystem_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025581984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory: \"HostSystem\" instantiated altera_avalon_onchip_memory2 \"memory\" " "Memory: \"HostSystem\" instantiated altera_avalon_onchip_memory2 \"memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025581984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Starting RTL generation for module 'HostSystem_switch' " "Switch: Starting RTL generation for module 'HostSystem_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025582016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=HostSystem_switch --dir=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0007_switch_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0007_switch_gen//HostSystem_switch_component_configuration.pl  --do_build_sim=0  \] " "Switch:   Generation command is \[exec C:/quartus/quartus/bin64/perl/bin/perl.exe -I C:/quartus/quartus/bin64/perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=HostSystem_switch --dir=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0007_switch_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0007_switch_gen//HostSystem_switch_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025582016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Done RTL generation for module 'HostSystem_switch' " "Switch: Done RTL generation for module 'HostSystem_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025582188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: \"HostSystem\" instantiated altera_avalon_pio \"switch\" " "Switch: \"HostSystem\" instantiated altera_avalon_pio \"switch\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025582203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Starting RTL generation for module 'HostSystem_sys_clk_timer' " "Sys_clk_timer: Starting RTL generation for module 'HostSystem_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025582203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer:   Generation command is \[exec C:/Quartus/quartus/bin64//perl/bin/perl.exe -I C:/Quartus/quartus/bin64//perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=HostSystem_sys_clk_timer --dir=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0008_sys_clk_timer_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0008_sys_clk_timer_gen//HostSystem_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \] " "Sys_clk_timer:   Generation command is \[exec C:/Quartus/quartus/bin64//perl/bin/perl.exe -I C:/Quartus/quartus/bin64//perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=HostSystem_sys_clk_timer --dir=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0008_sys_clk_timer_gen/ --quartus_dir=C:/quartus/quartus --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0008_sys_clk_timer_gen//HostSystem_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025582203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Done RTL generation for module 'HostSystem_sys_clk_timer' " "Sys_clk_timer: Done RTL generation for module 'HostSystem_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025582437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: \"HostSystem\" instantiated altera_avalon_timer \"sys_clk_timer\" " "Sys_clk_timer: \"HostSystem\" instantiated altera_avalon_timer \"sys_clk_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025582437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025590104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025590516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025590922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025591312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025591710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025592100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025592507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025592897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025593303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025593709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025594116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025594494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025594885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025595275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025595666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"HostSystem\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"HostSystem\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025602081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"HostSystem\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"HostSystem\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025602206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"HostSystem\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"HostSystem\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025602206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'HostSystem_cpu_cpu' " "Cpu: Starting RTL generation for module 'HostSystem_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025602237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/Quartus/quartus/bin64//eperlcmd.exe -I C:/Quartus/quartus/bin64//perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=HostSystem_cpu_cpu --dir=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0011_cpu_gen/ --quartus_bindir=C:/Quartus/quartus/bin64/ --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0011_cpu_gen//HostSystem_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/Quartus/quartus/bin64//eperlcmd.exe -I C:/Quartus/quartus/bin64//perl/lib -I C:/quartus/quartus/sopc_builder/bin/europa -I C:/quartus/quartus/sopc_builder/bin/perl_lib -I C:/quartus/quartus/sopc_builder/bin -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/quartus/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=HostSystem_cpu_cpu --dir=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0011_cpu_gen/ --quartus_bindir=C:/Quartus/quartus/bin64/ --verilog --config=C:/Users/Lenovo/AppData/Local/Temp/alt7905_6710297686261998404.dir/0011_cpu_gen//HostSystem_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025602237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.01.09 10:20:02 (*) Starting Nios II generation " "Cpu: # 2019.01.09 10:20:02 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025604975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.01.09 10:20:02 (*)   Checking for plaintext license. " "Cpu: # 2019.01.09 10:20:02 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025604975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.01.09 10:20:03 (*)   Couldn't query license setup in Quartus directory C:/Quartus/quartus/bin64/ " "Cpu: # 2019.01.09 10:20:03 (*)   Couldn't query license setup in Quartus directory C:/Quartus/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025604975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.01.09 10:20:03 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.01.09 10:20:03 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025604975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.01.09 10:20:03 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.01.09 10:20:03 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025604975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.01.09 10:20:03 (*)   Plaintext license not found. " "Cpu: # 2019.01.09 10:20:03 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025604975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.01.09 10:20:03 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2019.01.09 10:20:03 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025604975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.01.09 10:20:03 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.01.09 10:20:03 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025604975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.01.09 10:20:03 (*)   Creating all objects for CPU " "Cpu: # 2019.01.09 10:20:03 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025604975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.01.09 10:20:04 (*)   Generating RTL from CPU objects " "Cpu: # 2019.01.09 10:20:04 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025604975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.01.09 10:20:04 (*)   Creating plain-text RTL " "Cpu: # 2019.01.09 10:20:04 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025604975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.01.09 10:20:04 (*) Done Nios II generation " "Cpu: # 2019.01.09 10:20:04 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025604975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'HostSystem_cpu_cpu' " "Cpu: Done RTL generation for module 'HostSystem_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025604975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025604975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025605022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025605022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025605038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025605053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025605069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025605100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025605116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025605116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025605131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025605163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025605178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/db/ip/HostSystem/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/db/ip/HostSystem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025605178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025605917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025605933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HostSystem: Done \"HostSystem\" with 26 modules, 39 files " "HostSystem: Done \"HostSystem\" with 26 modules, 39 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025605933 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "HostSystem.qsys " "Finished elaborating Platform Designer system entity \"HostSystem.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547025607026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/hostsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HostSystem-rtl " "Found design unit 1: HostSystem-rtl" {  } { { "HostSystem/synthesis/HostSystem.vhd" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/HostSystem.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608081 ""} { "Info" "ISGN_ENTITY_NAME" "1 HostSystem " "Found entity 1: HostSystem" {  } { { "HostSystem/synthesis/HostSystem.vhd" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/HostSystem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "HostSystem/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "HostSystem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_irq_mapper " "Found entity 1: HostSystem_irq_mapper" {  } { { "HostSystem/synthesis/submodules/HostSystem_irq_mapper.sv" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0 " "Found entity 1: HostSystem_mm_interconnect_0" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_avalon_st_adapter " "Found entity 1: HostSystem_mm_interconnect_0_avalon_st_adapter" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_rsp_mux " "Found entity 1: HostSystem_mm_interconnect_0_rsp_mux" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608113 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_rsp_demux " "Found entity 1: HostSystem_mm_interconnect_0_rsp_demux" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_cmd_mux " "Found entity 1: HostSystem_mm_interconnect_0_cmd_mux" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_cmd_demux " "Found entity 1: HostSystem_mm_interconnect_0_cmd_demux" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547025608113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547025608113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_router_002_default_decode " "Found entity 1: HostSystem_mm_interconnect_0_router_002_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608113 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_mm_interconnect_0_router_002 " "Found entity 2: HostSystem_mm_interconnect_0_router_002" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HostSystem_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547025608113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HostSystem_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at HostSystem_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547025608113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_mm_interconnect_0_router_default_decode " "Found entity 1: HostSystem_mm_interconnect_0_router_default_decode" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608113 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_mm_interconnect_0_router " "Found entity 2: HostSystem_mm_interconnect_0_router" {  } { { "HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "HostSystem/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "HostSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "HostSystem/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "HostSystem/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "HostSystem/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_sys_clk_timer " "Found entity 1: HostSystem_sys_clk_timer" {  } { { "HostSystem/synthesis/submodules/HostSystem_sys_clk_timer.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_switch " "Found entity 1: HostSystem_switch" {  } { { "HostSystem/synthesis/submodules/HostSystem_switch.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_memory " "Found entity 1: HostSystem_memory" {  } { { "HostSystem/synthesis/submodules/HostSystem_memory.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_lcd " "Found entity 1: HostSystem_lcd" {  } { { "HostSystem/synthesis/submodules/HostSystem_lcd.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_keys " "Found entity 1: HostSystem_keys" {  } { { "HostSystem/synthesis/submodules/HostSystem_keys.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file hostsystem/synthesis/submodules/hostsystem_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_jtag_uart_sim_scfifo_w " "Found entity 1: HostSystem_jtag_uart_sim_scfifo_w" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608159 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_jtag_uart_scfifo_w " "Found entity 2: HostSystem_jtag_uart_scfifo_w" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608159 ""} { "Info" "ISGN_ENTITY_NAME" "3 HostSystem_jtag_uart_sim_scfifo_r " "Found entity 3: HostSystem_jtag_uart_sim_scfifo_r" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608159 ""} { "Info" "ISGN_ENTITY_NAME" "4 HostSystem_jtag_uart_scfifo_r " "Found entity 4: HostSystem_jtag_uart_scfifo_r" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608159 ""} { "Info" "ISGN_ENTITY_NAME" "5 HostSystem_jtag_uart " "Found entity 5: HostSystem_jtag_uart" {  } { { "HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_hex_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_hex_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_hex_0 " "Found entity 1: HostSystem_hex_0" {  } { { "HostSystem/synthesis/submodules/HostSystem_hex_0.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_hex_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu " "Found entity 1: HostSystem_cpu" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu_cpu_register_bank_a_module " "Found entity 1: HostSystem_cpu_cpu_register_bank_a_module" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608175 ""} { "Info" "ISGN_ENTITY_NAME" "2 HostSystem_cpu_cpu_register_bank_b_module " "Found entity 2: HostSystem_cpu_cpu_register_bank_b_module" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608175 ""} { "Info" "ISGN_ENTITY_NAME" "3 HostSystem_cpu_cpu_nios2_oci_debug " "Found entity 3: HostSystem_cpu_cpu_nios2_oci_debug" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608175 ""} { "Info" "ISGN_ENTITY_NAME" "4 HostSystem_cpu_cpu_nios2_oci_break " "Found entity 4: HostSystem_cpu_cpu_nios2_oci_break" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608175 ""} { "Info" "ISGN_ENTITY_NAME" "5 HostSystem_cpu_cpu_nios2_oci_xbrk " "Found entity 5: HostSystem_cpu_cpu_nios2_oci_xbrk" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608175 ""} { "Info" "ISGN_ENTITY_NAME" "6 HostSystem_cpu_cpu_nios2_oci_dbrk " "Found entity 6: HostSystem_cpu_cpu_nios2_oci_dbrk" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608175 ""} { "Info" "ISGN_ENTITY_NAME" "7 HostSystem_cpu_cpu_nios2_oci_itrace " "Found entity 7: HostSystem_cpu_cpu_nios2_oci_itrace" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608175 ""} { "Info" "ISGN_ENTITY_NAME" "8 HostSystem_cpu_cpu_nios2_oci_td_mode " "Found entity 8: HostSystem_cpu_cpu_nios2_oci_td_mode" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608175 ""} { "Info" "ISGN_ENTITY_NAME" "9 HostSystem_cpu_cpu_nios2_oci_dtrace " "Found entity 9: HostSystem_cpu_cpu_nios2_oci_dtrace" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608175 ""} { "Info" "ISGN_ENTITY_NAME" "10 HostSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: HostSystem_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608175 ""} { "Info" "ISGN_ENTITY_NAME" "11 HostSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: HostSystem_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608175 ""} { "Info" "ISGN_ENTITY_NAME" "12 HostSystem_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: HostSystem_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608175 ""} { "Info" "ISGN_ENTITY_NAME" "13 HostSystem_cpu_cpu_nios2_oci_fifo " "Found entity 13: HostSystem_cpu_cpu_nios2_oci_fifo" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608175 ""} { "Info" "ISGN_ENTITY_NAME" "14 HostSystem_cpu_cpu_nios2_oci_pib " "Found entity 14: HostSystem_cpu_cpu_nios2_oci_pib" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608175 ""} { "Info" "ISGN_ENTITY_NAME" "15 HostSystem_cpu_cpu_nios2_oci_im " "Found entity 15: HostSystem_cpu_cpu_nios2_oci_im" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608175 ""} { "Info" "ISGN_ENTITY_NAME" "16 HostSystem_cpu_cpu_nios2_performance_monitors " "Found entity 16: HostSystem_cpu_cpu_nios2_performance_monitors" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608175 ""} { "Info" "ISGN_ENTITY_NAME" "17 HostSystem_cpu_cpu_nios2_avalon_reg " "Found entity 17: HostSystem_cpu_cpu_nios2_avalon_reg" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608175 ""} { "Info" "ISGN_ENTITY_NAME" "18 HostSystem_cpu_cpu_ociram_sp_ram_module " "Found entity 18: HostSystem_cpu_cpu_ociram_sp_ram_module" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608175 ""} { "Info" "ISGN_ENTITY_NAME" "19 HostSystem_cpu_cpu_nios2_ocimem " "Found entity 19: HostSystem_cpu_cpu_nios2_ocimem" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608175 ""} { "Info" "ISGN_ENTITY_NAME" "20 HostSystem_cpu_cpu_nios2_oci " "Found entity 20: HostSystem_cpu_cpu_nios2_oci" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608175 ""} { "Info" "ISGN_ENTITY_NAME" "21 HostSystem_cpu_cpu " "Found entity 21: HostSystem_cpu_cpu" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu_cpu_debug_slave_sysclk " "Found entity 1: HostSystem_cpu_cpu_debug_slave_sysclk" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu_cpu_debug_slave_tck " "Found entity 1: HostSystem_cpu_cpu_debug_slave_tck" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_tck.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu_cpu_debug_slave_wrapper " "Found entity 1: HostSystem_cpu_cpu_debug_slave_wrapper" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hostsystem/synthesis/submodules/hostsystem_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 HostSystem_cpu_cpu_test_bench " "Found entity 1: HostSystem_cpu_cpu_test_bench" {  } { { "HostSystem/synthesis/submodules/HostSystem_cpu_cpu_test_bench.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547025608191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608191 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "HostSystem hostsystem " "Can't compile duplicate declarations of entity \"HostSystem\" into library \"hostsystem\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "HostSystem HostSystem/synthesis/HostSystem.vhd hostsystem " "Instance could be entity \"HostSystem\" in file HostSystem/synthesis/HostSystem.vhd compiled in library hostsystem" {  } { { "HostSystem/synthesis/HostSystem.vhd" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/HostSystem.vhd" 9 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1547025608191 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "HostSystem d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/hostsystem.v HostSystem " "Instance could be entity \"HostSystem\" in file d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/hostsystem.v compiled in library HostSystem" {  } { { "db/ip/hostsystem/hostsystem.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/db/ip/hostsystem/hostsystem.v" 6 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1547025608191 ""}  } { { "db/ip/hostsystem/hostsystem.v" "" { Text "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/db/ip/hostsystem/hostsystem.v" 6 -1 0 } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547025608191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/hostsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hostsystem/hostsystem.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608191 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_cpu.v D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu.v " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_cpu.v\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608191 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_cpu_cpu.v D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_cpu_cpu.v\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_cpu_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_cpu_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608191 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_cpu_cpu_debug_slave_sysclk.v D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_sysclk.v " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_cpu_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_cpu_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_cpu_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608206 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_cpu_cpu_debug_slave_tck.v D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_tck.v " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_cpu_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_cpu_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_cpu_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608206 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_cpu_cpu_debug_slave_wrapper.v D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_cpu_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_cpu_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_cpu_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608206 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_cpu_cpu_test_bench.v D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_test_bench.v " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_cpu_cpu_test_bench.v\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_cpu_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_cpu_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_cpu_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608206 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_hex_0.v D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_hex_0.v " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_hex_0.v\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_hex_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_hex_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_hex_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608206 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_irq_mapper.sv D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_irq_mapper.sv " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_irq_mapper.sv\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608206 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_jtag_uart.v D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_jtag_uart.v\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_jtag_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608206 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_keys.v D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_keys.v " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_keys.v\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_keys.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_keys.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_keys.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608206 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_lcd.v D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_lcd.v " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_lcd.v\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_lcd.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_lcd.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_lcd.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608206 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_memory.v D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_memory.v " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_memory.v\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_memory.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_memory.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608222 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0.v D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0.v\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608222 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter.v D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter.v " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608222 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608222 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_cmd_demux.sv D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_demux.sv " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608222 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_cmd_mux.sv D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_mux.sv " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608222 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_router.sv D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608222 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_router_002.sv D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608222 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_rsp_demux.sv D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_demux.sv " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608222 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_rsp_mux.sv D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux.sv " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608238 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_switch.v D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_switch.v " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_switch.v\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_switch.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_switch.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_switch.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608238 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_sys_clk_timer.v D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_sys_clk_timer.v " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/hostsystem_sys_clk_timer.v\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/HostSystem_sys_clk_timer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/hostsystem_sys_clk_timer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/hostsystem_sys_clk_timer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608238 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/altera_avalon_sc_fifo.v D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608238 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/altera_merlin_arbitrator.sv D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608238 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/altera_merlin_burst_uncompressor.sv D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608238 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/altera_merlin_master_agent.sv D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_merlin_master_agent.sv " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608238 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/altera_merlin_master_translator.sv D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_merlin_master_translator.sv " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608238 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/altera_merlin_slave_agent.sv D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608238 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/altera_merlin_slave_translator.sv D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608238 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/altera_reset_controller.v D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_reset_controller.v " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608238 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/altera_reset_synchronizer.v D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_reset_synchronizer.v " "File \"d:/personal/school/embeddedsystems/finalassignment2/nios2final/db/ip/hostsystem/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/HostSystem/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1547025608238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hostsystem/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/hostsystem/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608238 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/output_files/nios2final.map.smsg " "Generated suppressed messages file D:/Personal/School/EmbeddedSystems/FinalAssignment2/nios2final/output_files/nios2final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608347 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547025608492 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 09 10:20:08 2019 " "Processing ended: Wed Jan 09 10:20:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547025608492 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547025608492 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:30 " "Total CPU time (on all processors): 00:01:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547025608492 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025608492 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1547025609165 ""}
