Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,445
design__inferred_latch__count,0
design__instance__count,42920
design__instance__area,55824.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,2
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,7
design__max_cap_violation__count__corner:nom_tt_025C_1v80,4
power__internal__total,0.00012566946679726243
power__switching__total,0.000057922996347770095
power__leakage__total,1.6989737616768252E-7
power__total,0.0001837623567553237
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2548180349962291
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.25583422215940826
timing__hold__ws__corner:nom_tt_025C_1v80,0.318727386838017
timing__setup__ws__corner:nom_tt_025C_1v80,16.78559916351354
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.318727
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,42
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,7
design__max_cap_violation__count__corner:nom_ss_100C_1v60,4
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.25626154701367204
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2587561071982533
timing__hold__ws__corner:nom_ss_100C_1v60,0.9067049590000177
timing__setup__ws__corner:nom_ss_100C_1v60,14.216420443247673
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.906705
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,7
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,4
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2543609561640639
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2546952443262328
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10605427947134287
timing__setup__ws__corner:nom_ff_n40C_1v95,17.794463295415145
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.106054
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,42
design__max_fanout_violation__count,7
design__max_cap_violation__count,5
clock__skew__worst_hold,-0.2534816039925398
clock__skew__worst_setup,0.2540898952049355
timing__hold__ws,0.10393330934511384
timing__setup__ws,13.9668227603276
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.103933
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1750.0 1750.0
design__core__bbox,5.52 10.88 1744.32 1738.08
design__io,24
design__die__area,3.0625E+6
design__core__area,3.00326E+6
design__instance__count__stdcell,42920
design__instance__area__stdcell,55824.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.0185881
design__instance__utilization__stdcell,0.0185881
design__instance__count__class:inverter,2
design__instance__count__class:sequential_cell,39
design__instance__count__class:multi_input_combinational_cell,102
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,257702
design__instance__count__class:tap_cell,42679
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,22
design__io__hpwl,19198311
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,22600
design__violations,0
design__instance__count__class:timing_repair_buffer,34
design__instance__count__class:clock_buffer,6
design__instance__count__class:clock_inverter,1
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,57
design__instance__count__class:antenna_cell,57
route__net,195
route__net__special,2
route__drc_errors__iter:1,32
route__wirelength__iter:1,23740
route__drc_errors__iter:2,5
route__wirelength__iter:2,23708
route__drc_errors__iter:3,0
route__wirelength__iter:3,23712
route__drc_errors,0
route__wirelength,23712
route__vias,1338
route__vias__singlecut,1338
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,1695
timing__unannotated_net__count__corner:nom_tt_025C_1v80,2
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,2
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,2
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,7
design__max_cap_violation__count__corner:min_tt_025C_1v80,3
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2539055426664827
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.25510469458929463
timing__hold__ws__corner:min_tt_025C_1v80,0.3156690553855866
timing__setup__ws__corner:min_tt_025C_1v80,16.91901777678055
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.315669
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,2
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,28
design__max_fanout_violation__count__corner:min_ss_100C_1v60,7
design__max_cap_violation__count__corner:min_ss_100C_1v60,3
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.25575484121090253
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.25813904522371495
timing__hold__ws__corner:min_ss_100C_1v60,0.8960634710080236
timing__setup__ws__corner:min_ss_100C_1v60,14.39983373299513
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.896063
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,2
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,7
design__max_cap_violation__count__corner:min_ff_n40C_1v95,3
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2534816039925398
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2540898952049355
timing__hold__ws__corner:min_ff_n40C_1v95,0.10393330934511384
timing__setup__ws__corner:min_ff_n40C_1v95,17.89488963217089
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.103933
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,2
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,15
design__max_fanout_violation__count__corner:max_tt_025C_1v80,7
design__max_cap_violation__count__corner:max_tt_025C_1v80,5
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2563282714193391
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.25658484396758635
timing__hold__ws__corner:max_tt_025C_1v80,0.32211212386891863
timing__setup__ws__corner:max_tt_025C_1v80,16.618101143318807
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.322112
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,2
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,42
design__max_fanout_violation__count__corner:max_ss_100C_1v60,7
design__max_cap_violation__count__corner:max_ss_100C_1v60,5
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.25737987469800544
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2595519150848116
timing__hold__ws__corner:max_ss_100C_1v60,0.9163869922269953
timing__setup__ws__corner:max_ss_100C_1v60,13.9668227603276
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.916387
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,2
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,7
design__max_cap_violation__count__corner:max_ff_n40C_1v95,5
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.25587790943666283
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2553220207525114
timing__hold__ws__corner:max_ff_n40C_1v95,0.10847789640264416
timing__setup__ws__corner:max_ff_n40C_1v95,17.65964313656221
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.108478
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,2
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,2
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79982
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000181068
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000161996
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,1.47274E-7
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000161996
design_powergrid__voltage__worst,0.000161996
design_powergrid__voltage__worst__net:VPWR,1.79982
design_powergrid__drop__worst,0.000181068
design_powergrid__drop__worst__net:VPWR,0.000181068
design_powergrid__voltage__worst__net:VGND,0.000161996
design_powergrid__drop__worst__net:VGND,0.000161996
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,1.4999999999999999321221677388293880284209080855362117290496826171875E-7
ir__drop__worst,0.0001810000000000000085383089487578445186954922974109649658203125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
