#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002346ddd8440 .scope module, "Rego15" "Rego15" 2 16;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 15 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 15 "out";
o000002346de10088 .functor BUFZ 1, C4<z>; HiZ drive
v000002346dde5980_0 .net "clk", 0 0, o000002346de10088;  0 drivers
o000002346de100b8 .functor BUFZ 15, C4<zzzzzzzzzzzzzzz>; HiZ drive
v000002346dde55c0_0 .net "in", 14 0, o000002346de100b8;  0 drivers
v000002346dde4800_0 .var "out", 14 0;
o000002346de10118 .functor BUFZ 1, C4<z>; HiZ drive
v000002346dde3b80_0 .net "stall", 0 0, o000002346de10118;  0 drivers
E_000002346dd98fc0 .event posedge, v000002346dde5980_0;
S_000002346dde5aa0 .scope module, "Rego26" "Rego26" 2 21;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 26 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 26 "out";
o000002346de10208 .functor BUFZ 1, C4<z>; HiZ drive
v000002346dde5840_0 .net "clk", 0 0, o000002346de10208;  0 drivers
o000002346de10238 .functor BUFZ 26, C4<zzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002346dde4da0_0 .net "in", 25 0, o000002346de10238;  0 drivers
v000002346dde3ae0_0 .var "out", 25 0;
o000002346de10298 .functor BUFZ 1, C4<z>; HiZ drive
v000002346dde3c20_0 .net "stall", 0 0, o000002346de10298;  0 drivers
E_000002346dd99340 .event posedge, v000002346dde5840_0;
S_000002346ddf4030 .scope module, "testb" "testb" 3 1;
 .timescale 0 0;
v000002346de5bc40_0 .var "clk", 0 0;
v000002346de5ba60_0 .var "clk2", 0 0;
v000002346de5bce0_0 .var "clk3", 0 0;
v000002346de5a3e0_0 .net "out", 31 0, L_000002346ddddc20;  1 drivers
S_000002346ddf41c0 .scope module, "UUT" "datapath" 3 4, 4 1 0, S_000002346ddf4030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 32 "outx";
L_000002346dddda60 .functor BUFZ 5, v000002346de0ccc0_0, C4<00000>, C4<00000>, C4<00000>;
L_000002346ddddc20 .functor BUFZ 32, v000002346de0b8c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002346de56820_0 .net "Adress_Immediate", 15 0, v000002346de507f0_0;  1 drivers
v000002346de57860_0 .net "InstructionType", 1 0, v000002346de51510_0;  1 drivers
v000002346de56aa0_0 .net "InstructionTypel3", 1 0, v000002346dde3fe0_0;  1 drivers
v000002346de56d20_0 .net "InstructionTypel4", 1 0, v000002346de0c2c0_0;  1 drivers
v000002346de574a0_0 .net "InstructionTypel5", 1 0, v000002346de51010_0;  1 drivers
v000002346de57540_0 .net "Output_", 31 0, v000002346de555d0_0;  1 drivers
v000002346de572c0_0 .net "Output_l4", 31 0, v000002346de0b8c0_0;  1 drivers
v000002346de570e0_0 .net "Rs", 31 0, L_000002346ddde080;  1 drivers
v000002346de56b40_0 .net "Rsl3", 31 0, v000002346dde4bc0_0;  1 drivers
v000002346de57ae0_0 .net "Rt", 31 0, L_000002346ddddec0;  1 drivers
v000002346de57360_0 .net "Rtl3", 31 0, v000002346ddda080_0;  1 drivers
v000002346de57b80_0 .net "Rtl4", 31 0, v000002346de0c0e0_0;  1 drivers
L_000002346de5c248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002346de56280_0 .net/2s *"_ivl_10", 31 0, L_000002346de5c248;  1 drivers
L_000002346de5c290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002346de56dc0_0 .net/2s *"_ivl_14", 31 0, L_000002346de5c290;  1 drivers
L_000002346de5c2d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002346de563c0_0 .net/2s *"_ivl_18", 31 0, L_000002346de5c2d8;  1 drivers
L_000002346de5c320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002346de56640_0 .net/2s *"_ivl_22", 31 0, L_000002346de5c320;  1 drivers
L_000002346de5c368 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002346de57a40_0 .net/2s *"_ivl_26", 31 0, L_000002346de5c368;  1 drivers
L_000002346de5c3b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002346de57f40_0 .net/2s *"_ivl_30", 31 0, L_000002346de5c3b0;  1 drivers
L_000002346de5c3f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002346de57c20_0 .net/2s *"_ivl_36", 31 0, L_000002346de5c3f8;  1 drivers
L_000002346de5c440 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002346de565a0_0 .net/2s *"_ivl_40", 31 0, L_000002346de5c440;  1 drivers
L_000002346de5c488 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002346de56be0_0 .net/2s *"_ivl_44", 31 0, L_000002346de5c488;  1 drivers
L_000002346de5c4d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002346de56e60_0 .net/2s *"_ivl_48", 31 0, L_000002346de5c4d0;  1 drivers
L_000002346de5c518 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002346de566e0_0 .net/2s *"_ivl_52", 31 0, L_000002346de5c518;  1 drivers
L_000002346de5c560 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002346de577c0_0 .net/2s *"_ivl_56", 31 0, L_000002346de5c560;  1 drivers
L_000002346de5c200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002346de575e0_0 .net/2s *"_ivl_6", 31 0, L_000002346de5c200;  1 drivers
v000002346de56f00_0 .net "clk", 0 0, v000002346de5bc40_0;  1 drivers
v000002346de57040_0 .net "funct", 5 0, v000002346de50930_0;  1 drivers
v000002346de57400_0 .net "functl3", 5 0, v000002346de0c680_0;  1 drivers
v000002346de57680_0 .net "immed", 31 0, v000002346de55df0_0;  1 drivers
v000002346de57900_0 .net "immedl3", 31 0, v000002346ddd9b80_0;  1 drivers
v000002346de57cc0_0 .net "instr_address", 25 0, v000002346de51790_0;  1 drivers
v000002346de5b560_0 .net "instruction", 31 0, v000002346de50250_0;  1 drivers
v000002346de5a200_0 .net "instructionl1", 31 0, v000002346dde4f80_0;  1 drivers
v000002346de5ac00_0 .var "jump_cs", 0 0;
v000002346de5a840_0 .net "mook", 4 0, L_000002346dddda60;  1 drivers
o000002346de12608 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002346de5b6a0_0 .net "next_pc", 31 0, o000002346de12608;  0 drivers
v000002346de5c000_0 .net "opcode", 5 0, v000002346de51ab0_0;  1 drivers
v000002346de5b240_0 .net "opcodel3", 5 0, v000002346ddda4e0_0;  1 drivers
v000002346de5a660_0 .net "opcodel4", 5 0, v000002346de0bc80_0;  1 drivers
v000002346de5a5c0_0 .net "opcodel5", 5 0, v000002346de0d300_0;  1 drivers
v000002346de5a340_0 .net "outpc", 31 0, v000002346de54450_0;  1 drivers
v000002346de5aa20_0 .net "outpcl3", 31 0, v000002346de0d6c0_0;  1 drivers
v000002346de5a2a0_0 .net "outx", 31 0, L_000002346ddddc20;  alias, 1 drivers
v000002346de5afc0_0 .net "pc_val", 31 0, L_000002346ddddad0;  1 drivers
v000002346de5b740_0 .net "pc_vall1", 31 0, v000002346dde5020_0;  1 drivers
v000002346de5b420_0 .net "pc_vall3", 31 0, v000002346de0d3a0_0;  1 drivers
v000002346de5af20_0 .net "rd", 4 0, v000002346de51c90_0;  1 drivers
v000002346de5a8e0_0 .net "rdl3", 4 0, v000002346ddda760_0;  1 drivers
v000002346de5bd80_0 .net "rdl4", 4 0, v000002346de0d1c0_0;  1 drivers
v000002346de5bec0_0 .net "rdl5", 4 0, v000002346de50610_0;  1 drivers
v000002346de5a160_0 .net "readadd1", 4 0, v000002346de55710_0;  1 drivers
v000002346de5ab60_0 .net "readadd2", 4 0, v000002346de54770_0;  1 drivers
v000002346de5a980_0 .net "rs", 4 0, v000002346de50110_0;  1 drivers
v000002346de5aca0_0 .net "rsl3", 4 0, v000002346dde4300_0;  1 drivers
v000002346de5bb00_0 .net "rsl4", 4 0, v000002346de0c540_0;  1 drivers
v000002346de5bba0_0 .net "rsl5", 4 0, v000002346de502f0_0;  1 drivers
v000002346de5ad40_0 .net "rt", 4 0, v000002346de51f10_0;  1 drivers
v000002346de5b600_0 .net "rtl3", 4 0, v000002346de0ccc0_0;  1 drivers
v000002346de5b060_0 .net "rtl4", 4 0, v000002346de0bf00_0;  1 drivers
v000002346de5ade0_0 .net "rtl5", 4 0, v000002346de51150_0;  1 drivers
v000002346de5b9c0_0 .net "sa", 4 0, v000002346de51fb0_0;  1 drivers
o000002346de13208 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002346de5b100_0 .net "sal3", 4 0, o000002346de13208;  0 drivers
v000002346de5aac0_0 .net "stall", 0 0, v000002346de50890_0;  1 drivers
L_000002346de5c128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002346de5bf60_0 .net "stalldp", 0 0, L_000002346de5c128;  1 drivers
v000002346de5a700_0 .net "stallsal3", 0 0, L_000002346de5a7a0;  1 drivers
v000002346de5b7e0_0 .net "write", 0 0, v000002346de56460_0;  1 drivers
v000002346de5b4c0_0 .net "write_address", 4 0, v000002346de57e00_0;  1 drivers
v000002346de5b880_0 .net "write_material", 31 0, v000002346de56a00_0;  1 drivers
v000002346de5b920_0 .net "write_material1", 31 0, v000002346de56500_0;  1 drivers
v000002346de5ae80_0 .net "writedata", 31 0, v000002346de50570_0;  1 drivers
L_000002346de5a7a0 .part v000002346de0d4e0_0, 0, 1;
L_000002346de5b2e0 .part L_000002346de5c200, 0, 1;
L_000002346de5b380 .part L_000002346de5c248, 0, 1;
L_000002346deb4910 .part L_000002346de5c290, 0, 1;
L_000002346deb5f90 .part L_000002346de5c2d8, 0, 1;
L_000002346deb5770 .part L_000002346de5c320, 0, 1;
L_000002346deb5810 .part L_000002346de5c368, 0, 1;
L_000002346deb4550 .part L_000002346de5c3b0, 0, 1;
L_000002346deb4b90 .part L_000002346de5c3f8, 0, 1;
L_000002346deb5090 .part L_000002346de5c440, 0, 1;
L_000002346deb5270 .part L_000002346de5c488, 0, 1;
L_000002346deb58b0 .part L_000002346de5c4d0, 0, 1;
L_000002346deb5310 .part L_000002346de5c518, 0, 1;
L_000002346deb4690 .part L_000002346de5c560, 0, 1;
S_000002346dd93420 .scope module, "A1" "Rego32" 4 16, 2 1 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 32 "out";
v000002346dde5480_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346dde4b20_0 .net "in", 31 0, v000002346de50250_0;  alias, 1 drivers
v000002346dde4f80_0 .var "out", 31 0;
v000002346dde4120_0 .net "stall", 0 0, v000002346de50890_0;  alias, 1 drivers
E_000002346dd993c0 .event posedge, v000002346dde5480_0;
S_000002346dd935b0 .scope module, "A2" "Rego32" 4 17, 2 1 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 32 "out";
v000002346dde49e0_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346dde4a80_0 .net "in", 31 0, L_000002346ddddad0;  alias, 1 drivers
v000002346dde5020_0 .var "out", 31 0;
v000002346dde4620_0 .net "stall", 0 0, v000002346de50890_0;  alias, 1 drivers
S_000002346dd638a0 .scope module, "B1" "Rego32" 4 79, 2 1 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 32 "out";
v000002346dde5160_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346dde3cc0_0 .net "in", 31 0, L_000002346ddde080;  alias, 1 drivers
v000002346dde4bc0_0 .var "out", 31 0;
v000002346dde4c60_0 .net "stall", 0 0, v000002346de50890_0;  alias, 1 drivers
S_000002346dd63a30 .scope module, "B10" "Rego2" 4 90, 2 26 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 2 "out";
v000002346dde3e00_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346dde3ea0_0 .net "in", 1 0, v000002346de51510_0;  alias, 1 drivers
v000002346dde3fe0_0 .var "out", 1 0;
v000002346dde4080_0 .net "stall", 0 0, v000002346de50890_0;  alias, 1 drivers
S_000002346dd6d720 .scope module, "B11" "Rego5" 4 88, 2 11 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 5 "out";
v000002346dde41c0_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346dde4260_0 .net "in", 4 0, v000002346de50110_0;  alias, 1 drivers
v000002346dde4300_0 .var "out", 4 0;
v000002346dde43a0_0 .net "stall", 0 0, v000002346de50890_0;  alias, 1 drivers
S_000002346dd6d8b0 .scope module, "B12" "Rego5" 4 89, 2 11 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 5 "out";
v000002346dde4440_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346dde44e0_0 .net "in", 4 0, v000002346de51c90_0;  alias, 1 drivers
v000002346ddda760_0 .var "out", 4 0;
v000002346ddda440_0 .net "stall", 0 0, v000002346de50890_0;  alias, 1 drivers
S_000002346dd6c470 .scope module, "B2" "Rego32" 4 80, 2 1 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 32 "out";
v000002346ddda620_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346ddda800_0 .net "in", 31 0, L_000002346ddddec0;  alias, 1 drivers
v000002346ddda080_0 .var "out", 31 0;
v000002346ddda260_0 .net "stall", 0 0, v000002346de50890_0;  alias, 1 drivers
S_000002346dd6c600 .scope module, "B3" "Rego32" 4 81, 2 1 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 32 "out";
v000002346ddd9900_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346ddda1c0_0 .net "in", 31 0, v000002346de55df0_0;  alias, 1 drivers
v000002346ddd9b80_0 .var "out", 31 0;
v000002346ddd9e00_0 .net "stall", 0 0, v000002346de50890_0;  alias, 1 drivers
S_000002346dd6f4a0 .scope module, "B4" "Rego6" 4 82, 2 6 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 6 "out";
v000002346ddda300_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346ddda3a0_0 .net "in", 5 0, v000002346de51ab0_0;  alias, 1 drivers
v000002346ddda4e0_0 .var "out", 5 0;
v000002346ddd99a0_0 .net "stall", 0 0, v000002346de50890_0;  alias, 1 drivers
S_000002346dd6f630 .scope module, "B5" "Rego32" 4 83, 2 1 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 32 "out";
v000002346ddd9a40_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de0bd20_0 .net "in", 31 0, L_000002346ddddad0;  alias, 1 drivers
v000002346de0d3a0_0 .var "out", 31 0;
v000002346de0cf40_0 .net "stall", 0 0, v000002346de50890_0;  alias, 1 drivers
S_000002346dd892c0 .scope module, "B6" "Rego32" 4 84, 2 1 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 32 "out";
v000002346de0c7c0_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de0baa0_0 .net "in", 31 0, v000002346de54450_0;  alias, 1 drivers
v000002346de0d6c0_0 .var "out", 31 0;
v000002346de0bdc0_0 .net "stall", 0 0, v000002346de50890_0;  alias, 1 drivers
S_000002346dd89450 .scope module, "B7" "Rego6" 4 85, 2 6 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 6 "out";
v000002346de0c720_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de0cb80_0 .net "in", 5 0, v000002346de50930_0;  alias, 1 drivers
v000002346de0c680_0 .var "out", 5 0;
v000002346de0d080_0 .net "stall", 0 0, v000002346de50890_0;  alias, 1 drivers
S_000002346de0e320 .scope module, "B8" "Rego5" 4 86, 2 11 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 5 "out";
v000002346de0d580_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de0bb40_0 .net "in", 4 0, v000002346de51fb0_0;  alias, 1 drivers
v000002346de0d4e0_0 .var "out", 4 0;
o000002346de11198 .functor BUFZ 1, C4<z>; HiZ drive
v000002346de0d440_0 .net "stall", 0 0, o000002346de11198;  0 drivers
S_000002346de0de70 .scope module, "B9" "Rego5" 4 87, 2 11 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 5 "out";
v000002346de0c900_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de0c180_0 .net "in", 4 0, v000002346de51f10_0;  alias, 1 drivers
v000002346de0ccc0_0 .var "out", 4 0;
v000002346de0be60_0 .net "stall", 0 0, v000002346de50890_0;  alias, 1 drivers
S_000002346de0e640 .scope module, "C1" "Rego6" 4 111, 2 6 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 6 "out";
v000002346de0c400_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de0c860_0 .net "in", 5 0, v000002346ddda4e0_0;  alias, 1 drivers
v000002346de0bc80_0 .var "out", 5 0;
v000002346de0cfe0_0 .net "stall", 0 0, L_000002346de5b2e0;  1 drivers
S_000002346de0d830 .scope module, "C2" "Rego5" 4 112, 2 11 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 5 "out";
v000002346de0bbe0_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de0cd60_0 .net "in", 4 0, v000002346de0ccc0_0;  alias, 1 drivers
v000002346de0bf00_0 .var "out", 4 0;
v000002346de0bfa0_0 .net "stall", 0 0, L_000002346de5b380;  1 drivers
S_000002346de0d9c0 .scope module, "C3" "Rego32" 4 116, 2 1 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 32 "out";
v000002346de0d620_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de0c040_0 .net "in", 31 0, v000002346ddda080_0;  alias, 1 drivers
v000002346de0c0e0_0 .var "out", 31 0;
v000002346de0c9a0_0 .net "stall", 0 0, L_000002346deb5770;  1 drivers
S_000002346de0dce0 .scope module, "C4" "Rego32" 4 118, 2 1 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 32 "out";
v000002346de0cc20_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de0c4a0_0 .net "in", 31 0, v000002346de555d0_0;  alias, 1 drivers
v000002346de0b8c0_0 .var "out", 31 0;
v000002346de0c220_0 .net "stall", 0 0, L_000002346deb5810;  1 drivers
S_000002346de0db50 .scope module, "C5" "Rego2" 4 119, 2 26 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 2 "out";
v000002346de0ca40_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de0ce00_0 .net "in", 1 0, v000002346dde3fe0_0;  alias, 1 drivers
v000002346de0c2c0_0 .var "out", 1 0;
v000002346de0b820_0 .net "stall", 0 0, L_000002346deb4550;  1 drivers
S_000002346de0e190 .scope module, "C6" "Rego5" 4 113, 2 11 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 5 "out";
v000002346de0d120_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de0c360_0 .net "in", 4 0, v000002346dde4300_0;  alias, 1 drivers
v000002346de0c540_0 .var "out", 4 0;
v000002346de0cea0_0 .net "stall", 0 0, L_000002346deb4910;  1 drivers
S_000002346de0e000 .scope module, "C7" "Rego5" 4 114, 2 11 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 5 "out";
v000002346de0b960_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de0ba00_0 .net "in", 4 0, v000002346ddda760_0;  alias, 1 drivers
v000002346de0d1c0_0 .var "out", 4 0;
v000002346de0c5e0_0 .net "stall", 0 0, L_000002346deb5f90;  1 drivers
S_000002346de0e4b0 .scope module, "D1" "Rego6" 4 130, 2 6 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 6 "out";
v000002346de0cae0_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de0d260_0 .net "in", 5 0, v000002346de0bc80_0;  alias, 1 drivers
v000002346de0d300_0 .var "out", 5 0;
v000002346de50e30_0 .net "stall", 0 0, L_000002346deb4b90;  1 drivers
S_000002346de533e0 .scope module, "D2" "Rego5" 4 131, 2 11 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 5 "out";
v000002346de50bb0_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de51b50_0 .net "in", 4 0, v000002346de0bf00_0;  alias, 1 drivers
v000002346de51150_0 .var "out", 4 0;
v000002346de509d0_0 .net "stall", 0 0, L_000002346deb5090;  1 drivers
S_000002346de530c0 .scope module, "D3" "Rego5" 4 132, 2 11 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 5 "out";
v000002346de51e70_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de50a70_0 .net "in", 4 0, v000002346de0c540_0;  alias, 1 drivers
v000002346de502f0_0 .var "out", 4 0;
v000002346de501b0_0 .net "stall", 0 0, L_000002346deb5270;  1 drivers
S_000002346de53d40 .scope module, "D4" "Rego2" 4 134, 2 26 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 2 "out";
v000002346de51830_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de51d30_0 .net "in", 1 0, v000002346de0c2c0_0;  alias, 1 drivers
v000002346de51010_0 .var "out", 1 0;
v000002346de50ed0_0 .net "stall", 0 0, L_000002346deb5310;  1 drivers
S_000002346de53ed0 .scope module, "D5" "Rego32" 4 135, 2 1 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 32 "out";
v000002346de50cf0_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de50f70_0 .net "in", 31 0, v000002346de0b8c0_0;  alias, 1 drivers
v000002346de50570_0 .var "out", 31 0;
v000002346de518d0_0 .net "stall", 0 0, L_000002346deb4690;  1 drivers
S_000002346de52120 .scope module, "D6" "Rego5" 4 133, 2 11 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 5 "out";
v000002346de504d0_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de51650_0 .net "in", 4 0, v000002346de0d1c0_0;  alias, 1 drivers
v000002346de50610_0 .var "out", 4 0;
v000002346de50390_0 .net "stall", 0 0, L_000002346deb58b0;  1 drivers
S_000002346de522b0 .scope module, "a" "IF_stage" 4 13, 5 1 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "stall";
    .port_info 2 /INPUT 32 "Next_pc";
    .port_info 3 /INPUT 1 "jump_cs";
    .port_info 4 /OUTPUT 32 "instruction";
    .port_info 5 /OUTPUT 32 "outpc";
L_000002346ddddad0 .functor BUFZ 32, v000002346de510b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002346de51470_0 .net "Next_pc", 31 0, o000002346de12608;  alias, 0 drivers
v000002346de511f0_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de516f0_0 .net "connector_from_pc_to_IR", 31 0, v000002346de510b0_0;  1 drivers
v000002346de51290_0 .net "instruction", 31 0, v000002346de50250_0;  alias, 1 drivers
v000002346de51330_0 .net "jump_cs", 0 0, v000002346de5ac00_0;  1 drivers
v000002346de513d0_0 .net "outpc", 31 0, L_000002346ddddad0;  alias, 1 drivers
v000002346de50750_0 .net "stall", 0 0, v000002346de50890_0;  alias, 1 drivers
S_000002346de52440 .scope module, "IR_Module" "instructionRegister" 5 13, 6 1 0, S_000002346de522b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instruction";
v000002346de50c50 .array "Instruction_Register", 0 15, 31 0;
v000002346de50250_0 .var "instruction", 31 0;
v000002346de50b10_0 .net "pc", 31 0, v000002346de510b0_0;  alias, 1 drivers
v000002346de50c50_0 .array/port v000002346de50c50, 0;
v000002346de50c50_1 .array/port v000002346de50c50, 1;
v000002346de50c50_2 .array/port v000002346de50c50, 2;
E_000002346dd99540/0 .event anyedge, v000002346de50b10_0, v000002346de50c50_0, v000002346de50c50_1, v000002346de50c50_2;
v000002346de50c50_3 .array/port v000002346de50c50, 3;
v000002346de50c50_4 .array/port v000002346de50c50, 4;
v000002346de50c50_5 .array/port v000002346de50c50, 5;
v000002346de50c50_6 .array/port v000002346de50c50, 6;
E_000002346dd99540/1 .event anyedge, v000002346de50c50_3, v000002346de50c50_4, v000002346de50c50_5, v000002346de50c50_6;
v000002346de50c50_7 .array/port v000002346de50c50, 7;
v000002346de50c50_8 .array/port v000002346de50c50, 8;
v000002346de50c50_9 .array/port v000002346de50c50, 9;
v000002346de50c50_10 .array/port v000002346de50c50, 10;
E_000002346dd99540/2 .event anyedge, v000002346de50c50_7, v000002346de50c50_8, v000002346de50c50_9, v000002346de50c50_10;
v000002346de50c50_11 .array/port v000002346de50c50, 11;
v000002346de50c50_12 .array/port v000002346de50c50, 12;
v000002346de50c50_13 .array/port v000002346de50c50, 13;
v000002346de50c50_14 .array/port v000002346de50c50, 14;
E_000002346dd99540/3 .event anyedge, v000002346de50c50_11, v000002346de50c50_12, v000002346de50c50_13, v000002346de50c50_14;
v000002346de50c50_15 .array/port v000002346de50c50, 15;
E_000002346dd99540/4 .event anyedge, v000002346de50c50_15;
E_000002346dd99540 .event/or E_000002346dd99540/0, E_000002346dd99540/1, E_000002346dd99540/2, E_000002346dd99540/3, E_000002346dd99540/4;
S_000002346de52760 .scope module, "PC_Module" "programCounter" 5 12, 7 1 0, S_000002346de522b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "stall";
    .port_info 2 /INPUT 32 "curr_pc";
    .port_info 3 /INPUT 32 "Next_pc";
    .port_info 4 /INPUT 1 "jump_cs";
    .port_info 5 /OUTPUT 32 "pc_curr";
v000002346de51970_0 .net "Next_pc", 31 0, o000002346de12608;  alias, 0 drivers
v000002346de506b0_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de50d90_0 .net "curr_pc", 31 0, v000002346de510b0_0;  alias, 1 drivers
v000002346de51dd0_0 .net "jump_cs", 0 0, v000002346de5ac00_0;  alias, 1 drivers
v000002346de510b0_0 .var "pc_curr", 31 0;
v000002346de50430_0 .net "stall", 0 0, v000002346de50890_0;  alias, 1 drivers
S_000002346de53250 .scope module, "b" "ID_stage" 4 32, 8 24 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "pvrd";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /OUTPUT 6 "opcode";
    .port_info 4 /OUTPUT 5 "rt";
    .port_info 5 /OUTPUT 5 "rs";
    .port_info 6 /OUTPUT 5 "rd";
    .port_info 7 /OUTPUT 5 "sa";
    .port_info 8 /OUTPUT 6 "funct";
    .port_info 9 /OUTPUT 26 "instr_address";
    .port_info 10 /OUTPUT 16 "Adress_Immediate";
    .port_info 11 /OUTPUT 2 "InstructionType";
    .port_info 12 /OUTPUT 1 "stall";
P_000002346dd895e0 .param/l "HALT" 0 8 45, C4<10>;
P_000002346dd89618 .param/l "I" 0 8 45, C4<11>;
P_000002346dd89650 .param/l "J" 0 8 45, C4<01>;
P_000002346dd89688 .param/l "R" 0 8 45, C4<00>;
v000002346de507f0_0 .var "Adress_Immediate", 15 0;
v000002346de51510_0 .var "InstructionType", 1 0;
v000002346de51a10_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de50930_0 .var "funct", 5 0;
v000002346de51790_0 .var "instr_address", 25 0;
v000002346de515b0_0 .net "instruction", 31 0, v000002346dde4f80_0;  alias, 1 drivers
v000002346de51ab0_0 .var "opcode", 5 0;
v000002346de51bf0_0 .net "pvrd", 4 0, L_000002346dddda60;  alias, 1 drivers
v000002346de51c90_0 .var "rd", 4 0;
v000002346de50110_0 .var "rs", 4 0;
v000002346de51f10_0 .var "rt", 4 0;
v000002346de51fb0_0 .var "sa", 4 0;
v000002346de50890_0 .var "stall", 0 0;
E_000002346dd99400/0 .event anyedge, v000002346dde4f80_0, v000002346ddda3a0_0, v000002346dde3ea0_0, v000002346de0c180_0;
E_000002346dd99400/1 .event anyedge, v000002346de51bf0_0, v000002346dde4260_0;
E_000002346dd99400 .event/or E_000002346dd99400/0, E_000002346dd99400/1;
S_000002346de525d0 .scope module, "c" "controlUnit" 4 53, 9 1 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 5 "rt";
    .port_info 3 /INPUT 5 "rs";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 5 "sa";
    .port_info 6 /INPUT 6 "funct";
    .port_info 7 /INPUT 26 "instr_address";
    .port_info 8 /INPUT 16 "Adress_Immediate";
    .port_info 9 /INPUT 2 "InstructionType";
    .port_info 10 /INPUT 32 "pc";
    .port_info 11 /OUTPUT 5 "readadd1";
    .port_info 12 /OUTPUT 5 "readadd2";
    .port_info 13 /OUTPUT 32 "immed";
    .port_info 14 /OUTPUT 32 "outpc";
P_000002346dd6f7c0 .param/l "HALT" 0 9 19, C4<10>;
P_000002346dd6f7f8 .param/l "I" 0 9 19, C4<11>;
P_000002346dd6f830 .param/l "J" 0 9 19, C4<01>;
P_000002346dd6f868 .param/l "R" 0 9 19, C4<00>;
v000002346de55a30_0 .net "Adress_Immediate", 15 0, v000002346de507f0_0;  alias, 1 drivers
v000002346de553f0_0 .net "InstructionType", 1 0, v000002346de51510_0;  alias, 1 drivers
v000002346de54950_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de55ad0_0 .net "funct", 5 0, v000002346de50930_0;  alias, 1 drivers
v000002346de55df0_0 .var "immed", 31 0;
v000002346de54e50_0 .net "instr_address", 25 0, v000002346de51790_0;  alias, 1 drivers
v000002346de54db0_0 .net "opcode", 5 0, v000002346de51ab0_0;  alias, 1 drivers
v000002346de54450_0 .var "outpc", 31 0;
v000002346de55850_0 .net "pc", 31 0, L_000002346ddddad0;  alias, 1 drivers
v000002346de552b0_0 .net "rd", 4 0, v000002346de51c90_0;  alias, 1 drivers
v000002346de55710_0 .var "readadd1", 4 0;
v000002346de54770_0 .var "readadd2", 4 0;
v000002346de55f30_0 .net "rs", 4 0, v000002346de50110_0;  alias, 1 drivers
v000002346de55fd0_0 .net "rt", 4 0, v000002346de51f10_0;  alias, 1 drivers
v000002346de55030_0 .net "sa", 4 0, v000002346de51fb0_0;  alias, 1 drivers
E_000002346dd99840/0 .event anyedge, v000002346dde3ea0_0, v000002346dde4260_0, v000002346dde44e0_0, v000002346de0c180_0;
E_000002346dd99840/1 .event anyedge, v000002346de507f0_0, v000002346dde4a80_0, v000002346de51790_0;
E_000002346dd99840 .event/or E_000002346dd99840/0, E_000002346dd99840/1;
S_000002346de528f0 .scope module, "d" "registerFile" 4 77, 10 1 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "addrss1";
    .port_info 1 /INPUT 5 "addrss2";
    .port_info 2 /INPUT 5 "addrssw";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "write";
    .port_info 5 /INPUT 32 "write_material";
    .port_info 6 /OUTPUT 32 "Outp1";
    .port_info 7 /OUTPUT 32 "Outp2";
L_000002346ddde080 .functor BUFZ 32, L_000002346de5be20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002346ddddec0 .functor BUFZ 32, L_000002346de5a480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002346de54b30_0 .net "Outp1", 31 0, L_000002346ddde080;  alias, 1 drivers
v000002346de55170_0 .net "Outp2", 31 0, L_000002346ddddec0;  alias, 1 drivers
v000002346de54130 .array "Register_File", 0 31, 31 0;
v000002346de55cb0_0 .net *"_ivl_0", 31 0, L_000002346de5be20;  1 drivers
v000002346de55530_0 .net *"_ivl_10", 6 0, L_000002346de5a520;  1 drivers
L_000002346de5c1b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002346de54270_0 .net *"_ivl_13", 1 0, L_000002346de5c1b8;  1 drivers
v000002346de550d0_0 .net *"_ivl_2", 6 0, L_000002346de5b1a0;  1 drivers
L_000002346de5c170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002346de54a90_0 .net *"_ivl_5", 1 0, L_000002346de5c170;  1 drivers
v000002346de557b0_0 .net *"_ivl_8", 31 0, L_000002346de5a480;  1 drivers
v000002346de54810_0 .net "addrss1", 4 0, v000002346de55710_0;  alias, 1 drivers
v000002346de55210_0 .net "addrss2", 4 0, v000002346de54770_0;  alias, 1 drivers
v000002346de55350_0 .net "addrssw", 4 0, v000002346de57e00_0;  alias, 1 drivers
v000002346de541d0_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de54ef0_0 .net "write", 0 0, v000002346de56460_0;  alias, 1 drivers
v000002346de55490_0 .net "write_material", 31 0, v000002346de56a00_0;  alias, 1 drivers
L_000002346de5be20 .array/port v000002346de54130, L_000002346de5b1a0;
L_000002346de5b1a0 .concat [ 5 2 0 0], v000002346de55710_0, L_000002346de5c170;
L_000002346de5a480 .array/port v000002346de54130, L_000002346de5a520;
L_000002346de5a520 .concat [ 5 2 0 0], v000002346de54770_0, L_000002346de5c1b8;
S_000002346de53570 .scope module, "e" "ALU" 4 94, 11 1 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 32 "SRC";
    .port_info 3 /INPUT 32 "TARG";
    .port_info 4 /INPUT 32 "immediateVal";
    .port_info 5 /INPUT 6 "funct";
    .port_info 6 /INPUT 5 "shamt";
    .port_info 7 /INPUT 32 "pc";
    .port_info 8 /INPUT 32 "inpc";
    .port_info 9 /OUTPUT 32 "Outp";
v000002346de555d0_0 .var "Outp", 31 0;
v000002346de55670_0 .net "SRC", 31 0, v000002346dde4bc0_0;  alias, 1 drivers
v000002346de54310_0 .net "TARG", 31 0, v000002346ddda080_0;  alias, 1 drivers
v000002346de55b70_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de558f0_0 .net "funct", 5 0, v000002346de0c680_0;  alias, 1 drivers
v000002346de55d50_0 .net "immediateVal", 31 0, v000002346ddd9b80_0;  alias, 1 drivers
v000002346de543b0_0 .net "inpc", 31 0, v000002346de0d6c0_0;  alias, 1 drivers
v000002346de544f0_0 .net "opcode", 5 0, v000002346ddda4e0_0;  alias, 1 drivers
v000002346de54f90_0 .net "pc", 31 0, v000002346de0d3a0_0;  alias, 1 drivers
v000002346de54590_0 .net "shamt", 4 0, o000002346de13208;  alias, 0 drivers
E_000002346dd99900/0 .event anyedge, v000002346ddda4e0_0, v000002346de0c680_0, v000002346dde4bc0_0, v000002346ddda080_0;
E_000002346dd99900/1 .event anyedge, v000002346de54590_0, v000002346de0d6c0_0, v000002346ddd9b80_0, v000002346de0d3a0_0;
E_000002346dd99900 .event/or E_000002346dd99900/0, E_000002346dd99900/1;
S_000002346de52a80 .scope module, "f" "MEM_stage" 4 122, 12 1 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 32 "Rt_value";
    .port_info 3 /INPUT 32 "effictiveaddr";
    .port_info 4 /OUTPUT 32 "op_mem";
v000002346de54c70_0 .net "Rt_value", 31 0, v000002346de0c0e0_0;  alias, 1 drivers
v000002346de54d10_0 .var "addrRead", 31 0;
v000002346de579a0_0 .var "addrWrite", 31 0;
v000002346de57720_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de561e0_0 .net "effictiveaddr", 31 0, v000002346de0b8c0_0;  alias, 1 drivers
v000002346de56500_0 .var "op_mem", 31 0;
v000002346de56fa0_0 .net "opcode", 5 0, v000002346de0bc80_0;  alias, 1 drivers
v000002346de568c0_0 .net "outp_of_mem", 31 0, v000002346de546d0_0;  1 drivers
v000002346de57220_0 .var "read", 0 0;
v000002346de56320_0 .var "write", 0 0;
v000002346de57ea0_0 .var "write_stuff", 31 0;
E_000002346dd99940 .event anyedge, v000002346de0bc80_0, v000002346de0b8c0_0, v000002346de546d0_0, v000002346de0c0e0_0;
S_000002346de52c10 .scope module, "RAMmem" "MemoryD" 12 15, 13 1 0, S_000002346de52a80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addrss1";
    .port_info 1 /INPUT 32 "addrssw";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 32 "write_material";
    .port_info 6 /OUTPUT 32 "Outp1";
v000002346de54630 .array "Memory_File", 0 31, 31 0;
v000002346de546d0_0 .var "Outp1", 31 0;
v000002346de55c10_0 .net "addrss1", 31 0, v000002346de54d10_0;  1 drivers
v000002346de549f0_0 .net "addrssw", 31 0, v000002346de579a0_0;  1 drivers
v000002346de55990_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de55e90_0 .net "read", 0 0, v000002346de57220_0;  1 drivers
v000002346de548b0_0 .net "write", 0 0, v000002346de56320_0;  1 drivers
v000002346de54bd0_0 .net "write_material", 31 0, v000002346de57ea0_0;  1 drivers
E_000002346dd98a00/0 .event anyedge, v000002346de548b0_0, v000002346de54bd0_0, v000002346de549f0_0, v000002346de55e90_0;
v000002346de54630_0 .array/port v000002346de54630, 0;
v000002346de54630_1 .array/port v000002346de54630, 1;
v000002346de54630_2 .array/port v000002346de54630, 2;
E_000002346dd98a00/1 .event anyedge, v000002346de55c10_0, v000002346de54630_0, v000002346de54630_1, v000002346de54630_2;
v000002346de54630_3 .array/port v000002346de54630, 3;
v000002346de54630_4 .array/port v000002346de54630, 4;
v000002346de54630_5 .array/port v000002346de54630, 5;
v000002346de54630_6 .array/port v000002346de54630, 6;
E_000002346dd98a00/2 .event anyedge, v000002346de54630_3, v000002346de54630_4, v000002346de54630_5, v000002346de54630_6;
v000002346de54630_7 .array/port v000002346de54630, 7;
v000002346de54630_8 .array/port v000002346de54630, 8;
v000002346de54630_9 .array/port v000002346de54630, 9;
v000002346de54630_10 .array/port v000002346de54630, 10;
E_000002346dd98a00/3 .event anyedge, v000002346de54630_7, v000002346de54630_8, v000002346de54630_9, v000002346de54630_10;
v000002346de54630_11 .array/port v000002346de54630, 11;
v000002346de54630_12 .array/port v000002346de54630, 12;
v000002346de54630_13 .array/port v000002346de54630, 13;
v000002346de54630_14 .array/port v000002346de54630, 14;
E_000002346dd98a00/4 .event anyedge, v000002346de54630_11, v000002346de54630_12, v000002346de54630_13, v000002346de54630_14;
v000002346de54630_15 .array/port v000002346de54630, 15;
v000002346de54630_16 .array/port v000002346de54630, 16;
v000002346de54630_17 .array/port v000002346de54630, 17;
v000002346de54630_18 .array/port v000002346de54630, 18;
E_000002346dd98a00/5 .event anyedge, v000002346de54630_15, v000002346de54630_16, v000002346de54630_17, v000002346de54630_18;
v000002346de54630_19 .array/port v000002346de54630, 19;
v000002346de54630_20 .array/port v000002346de54630, 20;
v000002346de54630_21 .array/port v000002346de54630, 21;
v000002346de54630_22 .array/port v000002346de54630, 22;
E_000002346dd98a00/6 .event anyedge, v000002346de54630_19, v000002346de54630_20, v000002346de54630_21, v000002346de54630_22;
v000002346de54630_23 .array/port v000002346de54630, 23;
v000002346de54630_24 .array/port v000002346de54630, 24;
v000002346de54630_25 .array/port v000002346de54630, 25;
v000002346de54630_26 .array/port v000002346de54630, 26;
E_000002346dd98a00/7 .event anyedge, v000002346de54630_23, v000002346de54630_24, v000002346de54630_25, v000002346de54630_26;
v000002346de54630_27 .array/port v000002346de54630, 27;
v000002346de54630_28 .array/port v000002346de54630, 28;
v000002346de54630_29 .array/port v000002346de54630, 29;
v000002346de54630_30 .array/port v000002346de54630, 30;
E_000002346dd98a00/8 .event anyedge, v000002346de54630_27, v000002346de54630_28, v000002346de54630_29, v000002346de54630_30;
v000002346de54630_31 .array/port v000002346de54630, 31;
E_000002346dd98a00/9 .event anyedge, v000002346de54630_31;
E_000002346dd98a00 .event/or E_000002346dd98a00/0, E_000002346dd98a00/1, E_000002346dd98a00/2, E_000002346dd98a00/3, E_000002346dd98a00/4, E_000002346dd98a00/5, E_000002346dd98a00/6, E_000002346dd98a00/7, E_000002346dd98a00/8, E_000002346dd98a00/9;
S_000002346de53700 .scope module, "g" "wb_stage" 4 137, 14 1 0, S_000002346ddf41c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 2 "Instruction_type";
    .port_info 3 /INPUT 5 "rd_add";
    .port_info 4 /INPUT 5 "rt_add";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /INPUT 32 "write_material";
    .port_info 7 /OUTPUT 5 "writing_address";
    .port_info 8 /OUTPUT 1 "write";
    .port_info 9 /OUTPUT 32 "write_inp";
v000002346de57fe0_0 .net "Instruction_type", 1 0, v000002346de51010_0;  alias, 1 drivers
v000002346de57180_0 .net "clk", 0 0, v000002346de5bc40_0;  alias, 1 drivers
v000002346de56c80_0 .net "opcode", 5 0, v000002346de0d300_0;  alias, 1 drivers
v000002346de56960_0 .net "rd_add", 4 0, v000002346de50610_0;  alias, 1 drivers
v000002346de57d60_0 .net "rt_add", 4 0, v000002346de51150_0;  alias, 1 drivers
v000002346de56460_0 .var "write", 0 0;
v000002346de56140_0 .net "write_data", 31 0, v000002346de50570_0;  alias, 1 drivers
v000002346de56a00_0 .var "write_inp", 31 0;
v000002346de56780_0 .net "write_material", 31 0, v000002346de56500_0;  alias, 1 drivers
v000002346de57e00_0 .var "writing_address", 4 0;
    .scope S_000002346ddd8440;
T_0 ;
    %wait E_000002346dd98fc0;
    %load/vec4 v000002346dde3b80_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v000002346dde4800_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v000002346dde55c0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v000002346dde4800_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000002346dde5aa0;
T_1 ;
    %wait E_000002346dd99340;
    %load/vec4 v000002346dde3c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v000002346dde3ae0_0;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v000002346dde4da0_0;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %assign/vec4 v000002346dde3ae0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000002346de52760;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002346de510b0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_000002346de52760;
T_3 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346de50430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000002346de510b0_0;
    %assign/vec4 v000002346de510b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002346de51dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000002346de51970_0;
    %assign/vec4 v000002346de510b0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000002346de510b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002346de510b0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002346de52440;
T_4 ;
    %vpi_call 6 10 "$readmemh", "IF/content_IF.mem", v000002346de50c50 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000002346de52440;
T_5 ;
    %wait E_000002346dd99540;
    %ix/getv 4, v000002346de50b10_0;
    %load/vec4a v000002346de50c50, 4;
    %store/vec4 v000002346de50250_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002346dd93420;
T_6 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346dde4120_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v000002346dde4f80_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v000002346dde4b20_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v000002346dde4f80_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_000002346dd935b0;
T_7 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346dde4620_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v000002346dde5020_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v000002346dde4a80_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %assign/vec4 v000002346dde5020_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_000002346de53250;
T_8 ;
    %wait E_000002346dd99400;
    %load/vec4 v000002346de515b0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v000002346de51ab0_0, 0, 6;
    %load/vec4 v000002346de51ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %jmp T_8.9;
T_8.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002346de51510_0, 0;
    %jmp T_8.9;
T_8.1 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002346de51510_0, 0;
    %jmp T_8.9;
T_8.2 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002346de51510_0, 0;
    %jmp T_8.9;
T_8.3 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002346de51510_0, 0;
    %jmp T_8.9;
T_8.4 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002346de51510_0, 0;
    %jmp T_8.9;
T_8.5 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002346de51510_0, 0;
    %jmp T_8.9;
T_8.6 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002346de51510_0, 0;
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002346de51510_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002346de51510_0, 0;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %load/vec4 v000002346de51510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.10 ;
    %load/vec4 v000002346de515b0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v000002346de50110_0, 0;
    %load/vec4 v000002346de515b0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002346de51f10_0, 0;
    %load/vec4 v000002346de515b0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000002346de51c90_0, 0;
    %load/vec4 v000002346de515b0_0;
    %parti/s 5, 6, 4;
    %assign/vec4 v000002346de51fb0_0, 0;
    %load/vec4 v000002346de515b0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v000002346de50930_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %load/vec4 v000002346de515b0_0;
    %parti/s 26, 0, 2;
    %assign/vec4 v000002346de51790_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v000002346de515b0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v000002346de50110_0, 0;
    %load/vec4 v000002346de515b0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002346de51f10_0, 0;
    %load/vec4 v000002346de515b0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v000002346de507f0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
    %load/vec4 v000002346de51f10_0;
    %load/vec4 v000002346de51bf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_8.14, 4;
    %load/vec4 v000002346de50110_0;
    %load/vec4 v000002346de51bf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_8.14;
    %store/vec4 v000002346de50890_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002346de525d0;
T_9 ;
    %wait E_000002346dd99840;
    %load/vec4 v000002346de553f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v000002346de55f30_0;
    %assign/vec4 v000002346de55710_0, 0;
    %load/vec4 v000002346de552b0_0;
    %assign/vec4 v000002346de54770_0, 0;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v000002346de55f30_0;
    %assign/vec4 v000002346de55710_0, 0;
    %load/vec4 v000002346de55fd0_0;
    %assign/vec4 v000002346de54770_0, 0;
    %load/vec4 v000002346de55a30_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000002346de55a30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002346de55df0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000002346de55850_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002346de54e50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002346de54450_0, 0;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002346de528f0;
T_10 ;
    %vpi_call 10 16 "$readmemh", "ID/content_rf.mem", v000002346de54130 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000002346de528f0;
T_11 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346de54ef0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v000002346de55490_0;
    %load/vec4 v000002346de55350_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000002346de54130, 4, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002346dd638a0;
T_12 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346dde4c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v000002346dde4bc0_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v000002346dde3cc0_0;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %assign/vec4 v000002346dde4bc0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002346dd6c470;
T_13 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346ddda260_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.0, 8;
    %load/vec4 v000002346ddda080_0;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v000002346ddda800_0;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %assign/vec4 v000002346ddda080_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_000002346dd6c600;
T_14 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346ddd9e00_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %load/vec4 v000002346ddd9b80_0;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v000002346ddda1c0_0;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %assign/vec4 v000002346ddd9b80_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_000002346dd6f4a0;
T_15 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346ddd99a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %load/vec4 v000002346ddda4e0_0;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v000002346ddda3a0_0;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %assign/vec4 v000002346ddda4e0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_000002346dd6f630;
T_16 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346de0cf40_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.0, 8;
    %load/vec4 v000002346de0d3a0_0;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v000002346de0bd20_0;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %assign/vec4 v000002346de0d3a0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_000002346dd892c0;
T_17 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346de0bdc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.0, 8;
    %load/vec4 v000002346de0d6c0_0;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v000002346de0baa0_0;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %assign/vec4 v000002346de0d6c0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002346dd89450;
T_18 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346de0d080_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.0, 8;
    %load/vec4 v000002346de0c680_0;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %load/vec4 v000002346de0cb80_0;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %assign/vec4 v000002346de0c680_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_000002346de0e320;
T_19 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346de0d440_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.0, 8;
    %load/vec4 v000002346de0d4e0_0;
    %jmp/1 T_19.1, 8;
T_19.0 ; End of true expr.
    %load/vec4 v000002346de0bb40_0;
    %jmp/0 T_19.1, 8;
 ; End of false expr.
    %blend;
T_19.1;
    %assign/vec4 v000002346de0d4e0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_000002346de0de70;
T_20 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346de0be60_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.0, 8;
    %load/vec4 v000002346de0ccc0_0;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %load/vec4 v000002346de0c180_0;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %assign/vec4 v000002346de0ccc0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_000002346dd6d720;
T_21 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346dde43a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.0, 8;
    %load/vec4 v000002346dde4300_0;
    %jmp/1 T_21.1, 8;
T_21.0 ; End of true expr.
    %load/vec4 v000002346dde4260_0;
    %jmp/0 T_21.1, 8;
 ; End of false expr.
    %blend;
T_21.1;
    %assign/vec4 v000002346dde4300_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_000002346dd6d8b0;
T_22 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346ddda440_0;
    %flag_set/vec4 8;
    %jmp/0 T_22.0, 8;
    %load/vec4 v000002346ddda760_0;
    %jmp/1 T_22.1, 8;
T_22.0 ; End of true expr.
    %load/vec4 v000002346dde44e0_0;
    %jmp/0 T_22.1, 8;
 ; End of false expr.
    %blend;
T_22.1;
    %assign/vec4 v000002346ddda760_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_000002346dd63a30;
T_23 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346dde4080_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.0, 8;
    %load/vec4 v000002346dde3fe0_0;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %load/vec4 v000002346dde3ea0_0;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %assign/vec4 v000002346dde3fe0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000002346de53570;
T_24 ;
    %wait E_000002346dd99900;
    %load/vec4 v000002346de544f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %jmp T_24.8;
T_24.0 ;
    %load/vec4 v000002346de558f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_24.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_24.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_24.12, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_24.13, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_24.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_24.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_24.16, 6;
    %jmp T_24.17;
T_24.9 ;
    %load/vec4 v000002346de55670_0;
    %load/vec4 v000002346de54310_0;
    %add;
    %assign/vec4 v000002346de555d0_0, 0;
    %jmp T_24.17;
T_24.10 ;
    %load/vec4 v000002346de55670_0;
    %load/vec4 v000002346de54310_0;
    %sub;
    %assign/vec4 v000002346de555d0_0, 0;
    %jmp T_24.17;
T_24.11 ;
    %load/vec4 v000002346de55670_0;
    %load/vec4 v000002346de54310_0;
    %and;
    %assign/vec4 v000002346de555d0_0, 0;
    %jmp T_24.17;
T_24.12 ;
    %load/vec4 v000002346de55670_0;
    %load/vec4 v000002346de54310_0;
    %or;
    %assign/vec4 v000002346de555d0_0, 0;
    %jmp T_24.17;
T_24.13 ;
    %load/vec4 v000002346de55670_0;
    %load/vec4 v000002346de54310_0;
    %xor;
    %assign/vec4 v000002346de555d0_0, 0;
    %jmp T_24.17;
T_24.14 ;
    %load/vec4 v000002346de55670_0;
    %load/vec4 v000002346de54310_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v000002346de555d0_0, 0;
    %jmp T_24.17;
T_24.15 ;
    %load/vec4 v000002346de54310_0;
    %ix/getv 4, v000002346de54590_0;
    %shiftl 4;
    %assign/vec4 v000002346de555d0_0, 0;
    %jmp T_24.17;
T_24.16 ;
    %load/vec4 v000002346de54310_0;
    %ix/getv 4, v000002346de54590_0;
    %shiftr 4;
    %assign/vec4 v000002346de555d0_0, 0;
    %jmp T_24.17;
T_24.17 ;
    %pop/vec4 1;
    %jmp T_24.8;
T_24.1 ;
    %load/vec4 v000002346de543b0_0;
    %assign/vec4 v000002346de555d0_0, 0;
    %jmp T_24.8;
T_24.2 ;
    %load/vec4 v000002346de55670_0;
    %load/vec4 v000002346de55d50_0;
    %add;
    %assign/vec4 v000002346de555d0_0, 0;
    %jmp T_24.8;
T_24.3 ;
    %load/vec4 v000002346de55670_0;
    %load/vec4 v000002346de55d50_0;
    %and;
    %assign/vec4 v000002346de555d0_0, 0;
    %jmp T_24.8;
T_24.4 ;
    %load/vec4 v000002346de55670_0;
    %load/vec4 v000002346de55d50_0;
    %add;
    %assign/vec4 v000002346de555d0_0, 0;
    %jmp T_24.8;
T_24.5 ;
    %load/vec4 v000002346de55670_0;
    %load/vec4 v000002346de55d50_0;
    %add;
    %assign/vec4 v000002346de555d0_0, 0;
    %jmp T_24.8;
T_24.6 ;
    %load/vec4 v000002346de55670_0;
    %load/vec4 v000002346de54310_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_24.18, 8;
    %load/vec4 v000002346de54f90_0;
    %load/vec4 v000002346de55d50_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_24.19, 8;
T_24.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_24.19, 8;
 ; End of false expr.
    %blend;
T_24.19;
    %assign/vec4 v000002346de555d0_0, 0;
    %jmp T_24.8;
T_24.7 ;
    %load/vec4 v000002346de55670_0;
    %load/vec4 v000002346de54310_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_24.20, 8;
    %load/vec4 v000002346de54f90_0;
    %load/vec4 v000002346de55d50_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_24.21, 8;
T_24.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_24.21, 8;
 ; End of false expr.
    %blend;
T_24.21;
    %assign/vec4 v000002346de555d0_0, 0;
    %jmp T_24.8;
T_24.8 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000002346de0e640;
T_25 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346de0cfe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.0, 8;
    %load/vec4 v000002346de0bc80_0;
    %jmp/1 T_25.1, 8;
T_25.0 ; End of true expr.
    %load/vec4 v000002346de0c860_0;
    %jmp/0 T_25.1, 8;
 ; End of false expr.
    %blend;
T_25.1;
    %assign/vec4 v000002346de0bc80_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_000002346de0d830;
T_26 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346de0bfa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %load/vec4 v000002346de0bf00_0;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v000002346de0cd60_0;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %assign/vec4 v000002346de0bf00_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_000002346de0e190;
T_27 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346de0cea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %load/vec4 v000002346de0c540_0;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v000002346de0c360_0;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %assign/vec4 v000002346de0c540_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_000002346de0e000;
T_28 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346de0c5e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.0, 8;
    %load/vec4 v000002346de0d1c0_0;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %load/vec4 v000002346de0ba00_0;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %assign/vec4 v000002346de0d1c0_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_000002346de0d9c0;
T_29 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346de0c9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %load/vec4 v000002346de0c0e0_0;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %load/vec4 v000002346de0c040_0;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %assign/vec4 v000002346de0c0e0_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_000002346de0dce0;
T_30 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346de0c220_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.0, 8;
    %load/vec4 v000002346de0b8c0_0;
    %jmp/1 T_30.1, 8;
T_30.0 ; End of true expr.
    %load/vec4 v000002346de0c4a0_0;
    %jmp/0 T_30.1, 8;
 ; End of false expr.
    %blend;
T_30.1;
    %assign/vec4 v000002346de0b8c0_0, 0;
    %jmp T_30;
    .thread T_30;
    .scope S_000002346de0db50;
T_31 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346de0b820_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.0, 8;
    %load/vec4 v000002346de0c2c0_0;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %load/vec4 v000002346de0ce00_0;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %assign/vec4 v000002346de0c2c0_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_000002346de52c10;
T_32 ;
    %vpi_call 13 13 "$readmemh", "MEM/content_mem.mem", v000002346de54630 {0 0 0};
    %end;
    .thread T_32;
    .scope S_000002346de52c10;
T_33 ;
    %wait E_000002346dd98a00;
    %load/vec4 v000002346de548b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v000002346de54bd0_0;
    %ix/getv 3, v000002346de549f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002346de54630, 0, 4;
T_33.0 ;
    %load/vec4 v000002346de55e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %ix/getv 4, v000002346de55c10_0;
    %load/vec4a v000002346de54630, 4;
    %assign/vec4 v000002346de546d0_0, 0;
T_33.2 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_000002346de52a80;
T_34 ;
    %wait E_000002346dd99940;
    %load/vec4 v000002346de56fa0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002346de56320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002346de57220_0, 0;
    %jmp T_34.3;
T_34.0 ;
    %load/vec4 v000002346de561e0_0;
    %assign/vec4 v000002346de54d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002346de57220_0, 0;
    %load/vec4 v000002346de568c0_0;
    %assign/vec4 v000002346de56500_0, 0;
    %jmp T_34.3;
T_34.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002346de56320_0, 0;
    %load/vec4 v000002346de561e0_0;
    %assign/vec4 v000002346de579a0_0, 0;
    %load/vec4 v000002346de54c70_0;
    %assign/vec4 v000002346de57ea0_0, 0;
    %jmp T_34.3;
T_34.3 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_000002346de0e4b0;
T_35 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346de50e30_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.0, 8;
    %load/vec4 v000002346de0d300_0;
    %jmp/1 T_35.1, 8;
T_35.0 ; End of true expr.
    %load/vec4 v000002346de0d260_0;
    %jmp/0 T_35.1, 8;
 ; End of false expr.
    %blend;
T_35.1;
    %assign/vec4 v000002346de0d300_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_000002346de533e0;
T_36 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346de509d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_36.0, 8;
    %load/vec4 v000002346de51150_0;
    %jmp/1 T_36.1, 8;
T_36.0 ; End of true expr.
    %load/vec4 v000002346de51b50_0;
    %jmp/0 T_36.1, 8;
 ; End of false expr.
    %blend;
T_36.1;
    %assign/vec4 v000002346de51150_0, 0;
    %jmp T_36;
    .thread T_36;
    .scope S_000002346de530c0;
T_37 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346de501b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.0, 8;
    %load/vec4 v000002346de502f0_0;
    %jmp/1 T_37.1, 8;
T_37.0 ; End of true expr.
    %load/vec4 v000002346de50a70_0;
    %jmp/0 T_37.1, 8;
 ; End of false expr.
    %blend;
T_37.1;
    %assign/vec4 v000002346de502f0_0, 0;
    %jmp T_37;
    .thread T_37;
    .scope S_000002346de52120;
T_38 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346de50390_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.0, 8;
    %load/vec4 v000002346de50610_0;
    %jmp/1 T_38.1, 8;
T_38.0 ; End of true expr.
    %load/vec4 v000002346de51650_0;
    %jmp/0 T_38.1, 8;
 ; End of false expr.
    %blend;
T_38.1;
    %assign/vec4 v000002346de50610_0, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_000002346de53d40;
T_39 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346de50ed0_0;
    %flag_set/vec4 8;
    %jmp/0 T_39.0, 8;
    %load/vec4 v000002346de51010_0;
    %jmp/1 T_39.1, 8;
T_39.0 ; End of true expr.
    %load/vec4 v000002346de51d30_0;
    %jmp/0 T_39.1, 8;
 ; End of false expr.
    %blend;
T_39.1;
    %assign/vec4 v000002346de51010_0, 0;
    %jmp T_39;
    .thread T_39;
    .scope S_000002346de53ed0;
T_40 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346de518d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_40.0, 8;
    %load/vec4 v000002346de50570_0;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %load/vec4 v000002346de50f70_0;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %assign/vec4 v000002346de50570_0, 0;
    %jmp T_40;
    .thread T_40;
    .scope S_000002346de53700;
T_41 ;
    %wait E_000002346dd993c0;
    %load/vec4 v000002346de57fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %jmp T_41.2;
T_41.0 ;
    %load/vec4 v000002346de56960_0;
    %assign/vec4 v000002346de57e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002346de56460_0, 0;
    %load/vec4 v000002346de56140_0;
    %assign/vec4 v000002346de56a00_0, 0;
    %jmp T_41.2;
T_41.1 ;
    %load/vec4 v000002346de56c80_0;
    %cmpi/ne 43, 0, 6;
    %jmp/0xz  T_41.3, 4;
    %load/vec4 v000002346de57d60_0;
    %assign/vec4 v000002346de57e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002346de56460_0, 0;
    %load/vec4 v000002346de56780_0;
    %assign/vec4 v000002346de56a00_0, 0;
T_41.3 ;
    %jmp T_41.2;
T_41.2 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41;
    .scope S_000002346ddf41c0;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002346de5ac00_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_000002346ddf4030;
T_43 ;
    %vpi_call 3 6 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 3 7 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002346ddf4030 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002346de5bc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002346de5ba60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002346de5bce0_0, 0, 1;
    %delay 250, 0;
    %vpi_call 3 14 "$finish" {0 0 0};
    %end;
    .thread T_43;
    .scope S_000002346ddf4030;
T_44 ;
    %delay 5, 0;
    %load/vec4 v000002346de5bc40_0;
    %inv;
    %store/vec4 v000002346de5bc40_0, 0, 1;
    %jmp T_44;
    .thread T_44;
    .scope S_000002346ddf4030;
T_45 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002346de5ba60_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002346de5ba60_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002346de5bce0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002346de5bce0_0, 0, 1;
    %jmp T_45;
    .thread T_45;
    .scope S_000002346ddf4030;
T_46 ;
    %wait E_000002346dd993c0;
    %vpi_call 3 28 "$display", "%d :  %d : %d : %d : %d : %d", $time, v000002346de5aac0_0, v000002346de5a980_0, v000002346de5af20_0, v000002346de57540_0, v000002346de5afc0_0 {0 0 0};
    %jmp T_46;
    .thread T_46;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    ".\registers.v";
    ".\tb.v";
    ".\Datapath.v";
    ".\IF\if_stage.v";
    ".\IF\InstructionRegister.v";
    ".\IF\pc.v";
    ".\ID\ID_stage.v";
    ".\ID\controlUnit.v";
    ".\ID\registerFile.v";
    ".\ALU\alu.v";
    ".\MEM\MEM_stage.v";
    ".\MEM\datamemory.v";
    ".\WB\WB_stage.v";
