#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000024e89db8100 .scope module, "tb_seller1" "tb_seller1" 2 4956;
 .timescale -9 -12;
P_0000024e89db9820 .param/l "PERIOD" 0 2 4959, +C4<00000000000000000000000000001010>;
v0000024e89dbcf20_0 .var "clk", 0 0;
v0000024e89dbcfc0_0 .var "d1", 0 0;
v0000024e89dbd060_0 .var "d2", 0 0;
v0000024e89dbd560_0 .var "d3", 0 0;
v0000024e89dbd740_0 .net "out1", 0 0, v0000024e89dbce80_0;  1 drivers
v0000024e89dbd1a0_0 .net "out2", 1 0, v0000024e89dbd100_0;  1 drivers
v0000024e89dbd240_0 .var "rst", 0 0;
E_0000024e89dba320 .event negedge, v0000024e89dbd420_0;
E_0000024e89dba420 .event posedge, v0000024e89dbd420_0;
S_0000024e89dba720 .scope module, "u_seller1" "seller1" 2 4986, 2 4776 0, S_0000024e89db8100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "d1";
    .port_info 3 /INPUT 1 "d2";
    .port_info 4 /INPUT 1 "d3";
    .port_info 5 /OUTPUT 1 "out1";
    .port_info 6 /OUTPUT 2 "out2";
v0000024e89dbd420_0 .net "clk", 0 0, v0000024e89dbcf20_0;  1 drivers
v0000024e89dbcd40_0 .net "d", 2 0, L_0000024e89dbd600;  1 drivers
v0000024e89dbd2e0_0 .net "d1", 0 0, v0000024e89dbcfc0_0;  1 drivers
v0000024e89dbcde0_0 .net "d2", 0 0, v0000024e89dbd060_0;  1 drivers
v0000024e89dbd4c0_0 .net "d3", 0 0, v0000024e89dbd560_0;  1 drivers
v0000024e89dbcac0_0 .var "next_state", 2 0;
v0000024e89dbce80_0 .var "out1", 0 0;
v0000024e89dbd100_0 .var "out2", 1 0;
v0000024e89dbcb60_0 .net "rst", 0 0, v0000024e89dbd240_0;  1 drivers
v0000024e89dbd7e0_0 .var "state", 2 0;
E_0000024e89db9ba0/0 .event negedge, v0000024e89dbcb60_0;
E_0000024e89db9ba0/1 .event posedge, v0000024e89dbd420_0;
E_0000024e89db9ba0 .event/or E_0000024e89db9ba0/0, E_0000024e89db9ba0/1;
E_0000024e89db9a20 .event negedge, v0000024e89dbcb60_0, v0000024e89dbd420_0;
E_0000024e89dba560 .event anyedge, v0000024e89dbd7e0_0, v0000024e89dbcd40_0;
L_0000024e89dbd600 .concat [ 1 1 1 0], v0000024e89dbcfc0_0, v0000024e89dbd060_0, v0000024e89dbd560_0;
    .scope S_0000024e89dba720;
T_0 ;
    %wait E_0000024e89dba560;
    %load/vec4 v0000024e89dbd7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024e89dbcac0_0, 0, 3;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0000024e89dbcd40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024e89dbcac0_0, 0, 3;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024e89dbcac0_0, 0, 3;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024e89dbcac0_0, 0, 3;
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024e89dbcac0_0, 0, 3;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000024e89dbcac0_0, 0, 3;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0000024e89dbcd40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024e89dbcac0_0, 0, 3;
    %jmp T_0.16;
T_0.11 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024e89dbcac0_0, 0, 3;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024e89dbcac0_0, 0, 3;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000024e89dbcac0_0, 0, 3;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000024e89dbcac0_0, 0, 3;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0000024e89dbcd40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024e89dbcac0_0, 0, 3;
    %jmp T_0.22;
T_0.17 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024e89dbcac0_0, 0, 3;
    %jmp T_0.22;
T_0.18 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000024e89dbcac0_0, 0, 3;
    %jmp T_0.22;
T_0.19 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000024e89dbcac0_0, 0, 3;
    %jmp T_0.22;
T_0.20 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000024e89dbcac0_0, 0, 3;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000024e89dba720;
T_1 ;
    %wait E_0000024e89db9a20;
    %load/vec4 v0000024e89dbcb60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000024e89dbd7e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024e89dbcac0_0;
    %assign/vec4 v0000024e89dbd7e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024e89dba720;
T_2 ;
    %wait E_0000024e89db9ba0;
    %load/vec4 v0000024e89dbcb60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024e89dbce80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024e89dbd100_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000024e89dbd7e0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e89dbce80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024e89dbd100_0, 0, 2;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024e89dbce80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024e89dbd100_0, 0, 2;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024e89dbce80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024e89dbd100_0, 0, 2;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024e89dbce80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024e89dbd100_0, 0, 2;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024e89dbce80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024e89dbd100_0, 0, 2;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024e89db8100;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e89dbcf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e89dbd240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e89dbcfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e89dbd060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024e89dbd560_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000024e89db8100;
T_4 ;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v0000024e89dbcf20_0;
    %inv;
    %store/vec4 v0000024e89dbcf20_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0000024e89db8100;
T_5 ;
    %vpi_call 2 4981 "$dumpfile", "HDL_bit_wave.vcd" {0 0 0};
    %vpi_call 2 4982 "$dumpvars" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024e89dbd240_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000024e89db8100;
T_6 ;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024e89dbd240_0, 0, 1;
    %delay 20000, 0;
    %wait E_0000024e89dba420;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd060_0, 0, 1;
    %store/vec4 v0000024e89dbcfc0_0, 0, 1;
    %wait E_0000024e89dba320;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd060_0, 0, 1;
    %store/vec4 v0000024e89dbcfc0_0, 0, 1;
    %delay 50000, 0;
    %wait E_0000024e89dba420;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd060_0, 0, 1;
    %store/vec4 v0000024e89dbcfc0_0, 0, 1;
    %wait E_0000024e89dba320;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd060_0, 0, 1;
    %store/vec4 v0000024e89dbcfc0_0, 0, 1;
    %delay 30000, 0;
    %wait E_0000024e89dba420;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd060_0, 0, 1;
    %store/vec4 v0000024e89dbcfc0_0, 0, 1;
    %wait E_0000024e89dba320;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd060_0, 0, 1;
    %store/vec4 v0000024e89dbcfc0_0, 0, 1;
    %delay 60000, 0;
    %wait E_0000024e89dba420;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd060_0, 0, 1;
    %store/vec4 v0000024e89dbcfc0_0, 0, 1;
    %wait E_0000024e89dba320;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd060_0, 0, 1;
    %store/vec4 v0000024e89dbcfc0_0, 0, 1;
    %delay 50000, 0;
    %wait E_0000024e89dba420;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd060_0, 0, 1;
    %store/vec4 v0000024e89dbcfc0_0, 0, 1;
    %wait E_0000024e89dba320;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd060_0, 0, 1;
    %store/vec4 v0000024e89dbcfc0_0, 0, 1;
    %delay 50000, 0;
    %wait E_0000024e89dba420;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd060_0, 0, 1;
    %store/vec4 v0000024e89dbcfc0_0, 0, 1;
    %wait E_0000024e89dba320;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd060_0, 0, 1;
    %store/vec4 v0000024e89dbcfc0_0, 0, 1;
    %delay 30000, 0;
    %wait E_0000024e89dba420;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd060_0, 0, 1;
    %store/vec4 v0000024e89dbcfc0_0, 0, 1;
    %wait E_0000024e89dba320;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd060_0, 0, 1;
    %store/vec4 v0000024e89dbcfc0_0, 0, 1;
    %delay 60000, 0;
    %wait E_0000024e89dba420;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd060_0, 0, 1;
    %store/vec4 v0000024e89dbcfc0_0, 0, 1;
    %wait E_0000024e89dba320;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd060_0, 0, 1;
    %store/vec4 v0000024e89dbcfc0_0, 0, 1;
    %delay 50000, 0;
    %wait E_0000024e89dba420;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd060_0, 0, 1;
    %store/vec4 v0000024e89dbcfc0_0, 0, 1;
    %wait E_0000024e89dba320;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd060_0, 0, 1;
    %store/vec4 v0000024e89dbcfc0_0, 0, 1;
    %delay 6000, 0;
    %wait E_0000024e89dba420;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd060_0, 0, 1;
    %store/vec4 v0000024e89dbcfc0_0, 0, 1;
    %wait E_0000024e89dba320;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024e89dbd060_0, 0, 1;
    %store/vec4 v0000024e89dbcfc0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 5033 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "verilog_HDLbits.v";
