Command: vcs -sverilog +vcs+vcdpluson -timescale=1ns/100ps -l comp.log -o simv -y \
/global/apps/syn/2024.09-SP2/dw/sim_ver +libext+.v+.sv+ +incdir+/global/apps/syn/2024.09-SP2/dw/sim_ver+ \
+define+DESIGN=traffic_light+verilog+incomplete+ ./rtl/traffic_light.sv ./test/traffic_light_test_top.sv \

                         Chronologic VCS (TM)
         Version W-2024.09-SP1-1 -- Sun Jun  1 16:21:16 2025

                    Copyright (c) 1991 - 2025 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)


Warning-[DEPRECATED_BUILD] Deprecated 32-Bit Architecture
  VCS will not support 32-Bit Architecture in future releases.
  Please use 64-Bit Architecture to avoid a warning.

Parsing design file './rtl/traffic_light.sv'
Parsing design file './test/traffic_light_test_top.sv'
Top Level Modules:
       traffic_light_test_top
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
1 module and 0 UDP read.
	However, due to incremental compilation, no re-compilation is necessary.
make[1]: Entering directory '/evprj153/projects/DuyQuang_DV1/Labs/ces_svrtl_2019.03/labs/lab1/csrc' \

make[1]: Warning: File 'filelist.cu' has modification time 339 s in the future
make[2]: Warning: File 'filelist.cu' has modification time 339 s in the future
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
make[2]: warning:  Clock skew detected.  Your build may be incomplete.
make[2]: Warning: File 'filelist.cu' has modification time 339 s in the future
make[2]: warning:  Clock skew detected.  Your build may be incomplete.
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -m32 -m32 -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/global/apps/vcs/2024.09-SP1-1/linux/lib -L/global/apps/vcs/2024.09-SP1-1/linux/lib \
-Wl,-rpath-link=./   objs/amcQw_d.o   _1390323_archive_1.so _prev_archive_1.so   \
SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /global/apps/vcs/2024.09-SP1-1/linux/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   \
/global/apps/vcs/2024.09-SP1-1/linux/lib/vcs_save_restore_new.o /global/apps/verdi/2024.09-SP1-1/share/PLI/VCS/LINUX/pli.a \
/global/apps/vcs/2024.09-SP1-1/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread \
-ldl 
../simv up to date
make[1]: warning:  Clock skew detected.  Your build may be incomplete.
make[1]: Leaving directory '/evprj153/projects/DuyQuang_DV1/Labs/ces_svrtl_2019.03/labs/lab1/csrc' \

CPU time: .257 seconds to compile + .192 seconds to elab + .370 seconds to link