Running: /opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/seba/Documents/proyectoTD/proyectoTD/lcdOWN/tb_lcd_top_isim_beh.exe -prj /home/seba/Documents/proyectoTD/proyectoTD/lcdOWN/tb_lcd_top_beh.prj work.tb_lcd_top 
ISim P.49d (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/seba/Documents/proyectoTD/proyectoTD/lcdOWN/timer.vhd" into library work
Parsing VHDL file "/home/seba/Documents/proyectoTD/proyectoTD/lcdOWN/rom.vhd" into library work
Parsing VHDL file "/home/seba/Documents/proyectoTD/proyectoTD/lcdOWN/lcd.vhd" into library work
Parsing VHDL file "/home/seba/Documents/proyectoTD/proyectoTD/lcdOWN/debouncer.vhd" into library work
Parsing VHDL file "/home/seba/Documents/proyectoTD/proyectoTD/lcdOWN/lcd_top.vhd" into library work
Parsing VHDL file "/home/seba/Documents/proyectoTD/proyectoTD/lcdOWN/tb_lcd_top.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98168 KB
Fuse CPU Usage: 1420 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture data_flow of entity timer [timer_default]
Compiling architecture logic of entity debounce [debounce_default]
Compiling architecture behavioral of entity lcd [lcd_default]
Compiling architecture rom_imp of entity rom [rom_default]
Compiling architecture behavioral of entity lcd_top [lcd_top_default]
Compiling architecture behavior of entity tb_lcd_top
Time Resolution for simulation is 1ps.
Compiled 16 VHDL Units
Built simulation executable /home/seba/Documents/proyectoTD/proyectoTD/lcdOWN/tb_lcd_top_isim_beh.exe
Fuse Memory Usage: 1198460 KB
Fuse CPU Usage: 1620 ms
GCC CPU Usage: 610 ms
