# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 15:02:40  May 11, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:02:40  MAY 11, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name VHDL_FILE test.vhd
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_G26 -to CLK
set_location_assignment PIN_AC22 -to RES[3]
set_location_assignment PIN_AB21 -to RES[2]
set_location_assignment PIN_AF23 -to RES[1]
set_location_assignment PIN_AE23 -to RES[0]
set_location_assignment PIN_Y12 -to bMoni
set_global_assignment -name EDA_SIMULATION_TOOL "<None>"
set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT NONE -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_location_assignment PIN_AC21 -to RES[7]
set_location_assignment PIN_AD21 -to RES[6]
set_location_assignment PIN_AD23 -to RES[5]
set_location_assignment PIN_AD22 -to RES[4]
set_location_assignment PIN_AE22 -to rMoni
set_location_assignment PIN_V13 -to H0[6]
set_location_assignment PIN_V14 -to H0[5]
set_location_assignment PIN_AE11 -to H0[4]
set_location_assignment PIN_AD11 -to H0[3]
set_location_assignment PIN_AC12 -to H0[2]
set_location_assignment PIN_AB12 -to H0[1]
set_location_assignment PIN_AF10 -to H0[0]
set_location_assignment PIN_AB24 -to H1[6]
set_location_assignment PIN_AA23 -to H1[5]
set_location_assignment PIN_AA24 -to H1[4]
set_location_assignment PIN_Y22 -to H1[3]
set_location_assignment PIN_W21 -to H1[2]
set_location_assignment PIN_V21 -to H1[1]
set_location_assignment PIN_V20 -to H1[0]
set_location_assignment PIN_Y24 -to H2[6]
set_location_assignment PIN_AB25 -to H2[5]
set_location_assignment PIN_AB26 -to H2[4]
set_location_assignment PIN_AC26 -to H2[3]
set_location_assignment PIN_AC25 -to H2[2]
set_location_assignment PIN_V22 -to H2[1]
set_location_assignment PIN_AB23 -to H2[0]
set_location_assignment PIN_W24 -to H3[6]
set_location_assignment PIN_U22 -to H3[5]
set_location_assignment PIN_Y25 -to H3[4]
set_location_assignment PIN_Y26 -to H3[3]
set_location_assignment PIN_AA26 -to H3[2]
set_location_assignment PIN_AA25 -to H3[1]
set_location_assignment PIN_Y23 -to H3[0]
set_location_assignment PIN_T3 -to H4[6]
set_location_assignment PIN_R6 -to H4[5]
set_location_assignment PIN_R7 -to H4[4]
set_location_assignment PIN_T4 -to H4[3]
set_location_assignment PIN_U2 -to H4[2]
set_location_assignment PIN_U1 -to H4[1]
set_location_assignment PIN_U9 -to H4[0]
set_location_assignment PIN_R3 -to H5[6]
set_location_assignment PIN_R4 -to H5[5]
set_location_assignment PIN_R5 -to H5[4]
set_location_assignment PIN_T9 -to H5[3]
set_location_assignment PIN_P7 -to H5[2]
set_location_assignment PIN_P6 -to H5[1]
set_location_assignment PIN_T2 -to H5[0]
set_location_assignment PIN_M4 -to H6[6]
set_location_assignment PIN_M5 -to H6[5]
set_location_assignment PIN_M3 -to H6[4]
set_location_assignment PIN_M2 -to H6[3]
set_location_assignment PIN_P3 -to H6[2]
set_location_assignment PIN_P4 -to H6[1]
set_location_assignment PIN_R2 -to H6[0]
set_location_assignment PIN_N9 -to H7[6]
set_location_assignment PIN_P9 -to H7[5]
set_location_assignment PIN_L7 -to H7[4]
set_location_assignment PIN_L6 -to H7[3]
set_location_assignment PIN_L9 -to H7[2]
set_location_assignment PIN_L2 -to H7[1]
set_location_assignment PIN_L3 -to H7[0]
set_location_assignment PIN_L4 -to LCDON
set_location_assignment PIN_K2 -to LCBL
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top