/dts-v1/;
/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
};
/ {
 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu@0 {
   device_type = "cpu";
   compatible = "intel,elkhart_lake";
   d-cache-line-size = <64>;
   reg = <0>;
  };
 };
 dram0: memory@0 {
  device_type = "memory";
  reg = <0 ((256) * 1024 * 1024)>;
 };
 ibecc: ibecc {
        compatible = "intel,ibecc";
        label = "ibecc";
        status = "okay";
 };
 intc: ioapic@fec00000 {
  compatible = "intel,ioapic";
  reg = <0xfec00000 0x1000>;
  interrupt-controller;
  #interrupt-cells = <3>;
 };
 pcie0 {
  label = "PCIE_0";
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "intel,pcie";
  ranges;
  ptm_root0: ptm_root@e000 {
   compatible = "ptm-root";
   reg = <((((0) & 0xFFU) << 16U) | (((0x1c) & 0x1FU) << 11U) | (((0) & 0x7U) << 8U)) ((((0x8086) & 0xFFFFU) << 0U) | (((0x4b38) & 0xFFFFU) << 16U))>;
   label = "PTM_ROOT_0";
   status = "okay";
  };
  uart0: uart@f000 {
   compatible = "ns16550";
   reg = <((((0) & 0xFFU) << 16U) | (((0x1e) & 0x1FU) << 11U) | (((0) & 0x7U) << 8U)) ((((0x8086) & 0xFFFFU) << 0U) | (((0x4b28) & 0xFFFFU) << 16U))>;
   label = "UART_0";
   clock-frequency = <1843200>;
   interrupts = <0xFFFFFFFU (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   status = "okay";
   current-speed = <115200>;
  };
  uart1: uart@f100 {
   compatible = "ns16550";
   reg = <((((0) & 0xFFU) << 16U) | (((0x1e) & 0x1FU) << 11U) | (((1) & 0x7U) << 8U)) ((((0x8086) & 0xFFFFU) << 0U) | (((0x4b29) & 0xFFFFU) << 16U))>;
   label = "UART_1";
   clock-frequency = <1843200>;
   interrupts = <0xFFFFFFFU (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   status = "okay";
   current-speed = <115200>;
  };
  uart2: uart@ca00 {
   compatible = "ns16550";
   reg = <((((0) & 0xFFU) << 16U) | (((0x19) & 0x1FU) << 11U) | (((2) & 0x7U) << 8U)) ((((0x8086) & 0xFFFFU) << 0U) | (((0x4b4d) & 0xFFFFU) << 16U))>;
   label = "UART_2";
   clock-frequency = <1843200>;
   interrupts = <0xFFFFFFFU (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   status = "okay";
   current-speed = <115200>;
  };
  uart_pse_0: uart@8800 {
   compatible = "ns16550";
   reg = <((((0) & 0xFFU) << 16U) | (((0x11) & 0x1FU) << 11U) | (((0) & 0x7U) << 8U)) ((((0x8086) & 0xFFFFU) << 0U) | (((0x4b96) & 0xFFFFU) << 16U))>;
   label = "UART_PSE_0";
   clock-frequency = <1843200>;
   interrupts = <0xFFFFFFFU (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   status = "disabled";
   current-speed = <115200>;
  };
  uart_pse_1: uart@8900 {
   compatible = "ns16550";
   reg = <((((0) & 0xFFU) << 16U) | (((0x11) & 0x1FU) << 11U) | (((1) & 0x7U) << 8U)) ((((0x8086) & 0xFFFFU) << 0U) | (((0x4b97) & 0xFFFFU) << 16U))>;
   label = "UART_PSE_1";
   clock-frequency = <1843200>;
   interrupts = <0xFFFFFFFU (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   status = "disabled";
   current-speed = <115200>;
  };
  uart_pse_2: uart@8a00 {
   compatible = "ns16550";
   reg = <((((0) & 0xFFU) << 16U) | (((0x11) & 0x1FU) << 11U) | (((2) & 0x7U) << 8U)) ((((0x8086) & 0xFFFFU) << 0U) | (((0x4b98) & 0xFFFFU) << 16U))>;
   label = "UART_PSE_2";
   clock-frequency = <1843200>;
   interrupts = <0xFFFFFFFU (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   status = "disabled";
   current-speed = <115200>;
  };
  uart_pse_3: uart@8b00 {
   compatible = "ns16550";
   reg = <((((0) & 0xFFU) << 16U) | (((0x11) & 0x1FU) << 11U) | (((3) & 0x7U) << 8U)) ((((0x8086) & 0xFFFFU) << 0U) | (((0x4b99) & 0xFFFFU) << 16U))>;
   label = "UART_PSE_3";
   clock-frequency = <1843200>;
   interrupts = <0xFFFFFFFU (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   status = "disabled";
   current-speed = <115200>;
  };
  uart_pse_4: uart@8c00 {
   compatible = "ns16550";
   reg = <((((0) & 0xFFU) << 16U) | (((0x11) & 0x1FU) << 11U) | (((4) & 0x7U) << 8U)) ((((0x8086) & 0xFFFFU) << 0U) | (((0x4b9a) & 0xFFFFU) << 16U))>;
   label = "UART_PSE_4";
   clock-frequency = <1843200>;
   interrupts = <0xFFFFFFFU (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   status = "disabled";
   current-speed = <115200>;
  };
  uart_pse_5: uart@8d00 {
   compatible = "ns16550";
   reg = <((((0) & 0xFFU) << 16U) | (((0x11) & 0x1FU) << 11U) | (((5) & 0x7U) << 8U)) ((((0x8086) & 0xFFFFU) << 0U) | (((0x4b9b) & 0xFFFFU) << 16U))>;
   label = "UART_PSE_5";
   clock-frequency = <1843200>;
   interrupts = <0xFFFFFFFU (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   status = "disabled";
   current-speed = <115200>;
  };
  i2c0: i2c@a800 {
   compatible = "snps,designware-i2c";
   clock-frequency = <100000>;
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <((((0) & 0xFFU) << 16U) | (((0x15) & 0x1FU) << 11U) | (((0) & 0x7U) << 8U)) ((((0x8086) & 0xFFFFU) << 0U) | (((0x4b78) & 0xFFFFU) << 16U))>;
   interrupts = <0xFFFFFFFU (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "I2C_0";
   status = "okay";
  };
  i2c1: i2c@a900 {
   compatible = "snps,designware-i2c";
   clock-frequency = <100000>;
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <((((0) & 0xFFU) << 16U) | (((0x15) & 0x1FU) << 11U) | (((1) & 0x7U) << 8U)) ((((0x8086) & 0xFFFFU) << 0U) | (((0x4b79) & 0xFFFFU) << 16U))>;
   interrupts = <0xFFFFFFFU (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "I2C_1";
   status = "okay";
  };
  i2c2: i2c@aa00 {
   compatible = "snps,designware-i2c";
   clock-frequency = <100000>;
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <((((0) & 0xFFU) << 16U) | (((0x15) & 0x1FU) << 11U) | (((2) & 0x7U) << 8U)) ((((0x8086) & 0xFFFFU) << 0U) | (((0x4b7a) & 0xFFFFU) << 16U))>;
   interrupts = <0xFFFFFFFU (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "I2C_2";
   status = "okay";
  };
  i2c3: i2c@ab00 {
   compatible = "snps,designware-i2c";
   clock-frequency = <100000>;
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <((((0) & 0xFFU) << 16U) | (((0x15) & 0x1FU) << 11U) | (((3) & 0x7U) << 8U)) ((((0x8086) & 0xFFFFU) << 0U) | (((0x4b7b) & 0xFFFFU) << 16U))>;
   interrupts = <0xFFFFFFFU (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "I2C_3";
   status = "okay";
  };
  i2c4: i2c@c800 {
   compatible = "snps,designware-i2c";
   clock-frequency = <100000>;
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <((((0) & 0xFFU) << 16U) | (((0x19) & 0x1FU) << 11U) | (((0) & 0x7U) << 8U)) ((((0x8086) & 0xFFFFU) << 0U) | (((0x4b4b) & 0xFFFFU) << 16U))>;
   interrupts = <0xFFFFFFFU (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "I2C_4";
   status = "okay";
  };
  i2c5: i2c@c900 {
   compatible = "snps,designware-i2c";
   clock-frequency = <100000>;
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <((((0) & 0xFFU) << 16U) | (((0x19) & 0x1FU) << 11U) | (((1) & 0x7U) << 8U)) ((((0x8086) & 0xFFFFU) << 0U) | (((0x4b4c) & 0xFFFFU) << 16U))>;
   interrupts = <0xFFFFFFFU (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "I2C_5";
   status = "okay";
  };
  i2c6: i2c@8000 {
   compatible = "snps,designware-i2c";
   clock-frequency = <100000>;
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <((((0) & 0xFFU) << 16U) | (((0x10) & 0x1FU) << 11U) | (((0) & 0x7U) << 8U)) ((((0x8086) & 0xFFFFU) << 0U) | (((0x4b44) & 0xFFFFU) << 16U))>;
   interrupts = <0xFFFFFFFU (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "I2C_6";
   status = "okay";
  };
  i2c7: i2c@8100 {
   compatible = "snps,designware-i2c";
   clock-frequency = <100000>;
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <((((0) & 0xFFU) << 16U) | (((0x10) & 0x1FU) << 11U) | (((1) & 0x7U) << 8U)) ((((0x8086) & 0xFFFFU) << 0U) | (((0x4b45) & 0xFFFFU) << 16U))>;
   interrupts = <0xFFFFFFFU (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "I2C_7";
   status = "okay";
  };
  i2c_pse_0: i2c@d800 {
   compatible = "snps,designware-i2c";
   clock-frequency = <100000>;
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <((((0) & 0xFFU) << 16U) | (((0x1b) & 0x1FU) << 11U) | (((0) & 0x7U) << 8U)) ((((0x8086) & 0xFFFFU) << 0U) | (((0x4bb9) & 0xFFFFU) << 16U))>;
   interrupts = <0xFFFFFFFU (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "I2C_PSE_0";
   status = "okay";
  };
  i2c_pse_1: i2c@d900 {
   compatible = "snps,designware-i2c";
   clock-frequency = <100000>;
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <((((0) & 0xFFU) << 16U) | (((0x1b) & 0x1FU) << 11U) | (((1) & 0x7U) << 8U)) ((((0x8086) & 0xFFFFU) << 0U) | (((0x4bba) & 0xFFFFU) << 16U))>;
   interrupts = <0xFFFFFFFU (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "I2C_PSE_1";
   status = "okay";
  };
  i2c_pse_2: i2c@da00 {
   compatible = "snps,designware-i2c";
   clock-frequency = <100000>;
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <((((0) & 0xFFU) << 16U) | (((0x1b) & 0x1FU) << 11U) | (((2) & 0x7U) << 8U)) ((((0x8086) & 0xFFFFU) << 0U) | (((0x4bbb) & 0xFFFFU) << 16U))>;
   interrupts = <0xFFFFFFFU (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "I2C_PSE_2";
   status = "okay";
  };
  i2c_pse_3: i2c@db00 {
   compatible = "snps,designware-i2c";
   clock-frequency = <100000>;
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <((((0) & 0xFFU) << 16U) | (((0x1b) & 0x1FU) << 11U) | (((3) & 0x7U) << 8U)) ((((0x8086) & 0xFFFFU) << 0U) | (((0x4bbc) & 0xFFFFU) << 16U))>;
   interrupts = <0xFFFFFFFU (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "I2C_PSE_3";
   status = "okay";
  };
  i2c_pse_4: i2c@dc00 {
   compatible = "snps,designware-i2c";
   clock-frequency = <100000>;
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <((((0) & 0xFFU) << 16U) | (((0x1b) & 0x1FU) << 11U) | (((4) & 0x7U) << 8U)) ((((0x8086) & 0xFFFFU) << 0U) | (((0x4bbd) & 0xFFFFU) << 16U))>;
   interrupts = <0xFFFFFFFU (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "I2C_PSE_4";
   status = "okay";
  };
  i2c_pse_5: i2c@dd00 {
   compatible = "snps,designware-i2c";
   clock-frequency = <100000>;
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <((((0) & 0xFFU) << 16U) | (((0x1b) & 0x1FU) << 11U) | (((5) & 0x7U) << 8U)) ((((0x8086) & 0xFFFFU) << 0U) | (((0x4bbe) & 0xFFFFU) << 16U))>;
   interrupts = <0xFFFFFFFU (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "I2C_PSE_5";
   status = "okay";
  };
  i2c_pse_6: i2c@de00 {
   compatible = "snps,designware-i2c";
   clock-frequency = <100000>;
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <((((0) & 0xFFU) << 16U) | (((0x1b) & 0x1FU) << 11U) | (((6) & 0x7U) << 8U)) ((((0x8086) & 0xFFFFU) << 0U) | (((0x4bbf) & 0xFFFFU) << 16U))>;
   interrupts = <0xFFFFFFFU (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "I2C_PSE_6";
   status = "okay";
  };
 };
 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  ranges;
  vtd: vtd@fed91000 {
   compatible = "intel,vt-d";
   label = "VTD_0";
   reg = <0xfed91000 0x1000>;
   status = "okay";
  };
  uart0_leg: uart@3f8 {
   compatible = "ns16550";
   reg = <0x000003f8 0x100>;
   label = "UART_0_LEG";
   clock-frequency = <1843200>;
   interrupts = <4 (0x00000100 | 0x00000000 | 0x00000000) 3>;
   interrupt-parent = <&intc>;
   status = "disabled";
  };
  uart1_leg: uart@2f8 {
   compatible = "ns16550";
   reg = <0x000002f8 0x100>;
   label = "UART_1_LEG";
   clock-frequency = <1843200>;
   interrupts = <3 (0x00000100 | 0x00000000 | 0x00000000) 3>;
   interrupt-parent = <&intc>;
   status = "disabled";
  };
  uart1_fixed: uart@fe040000 {
   compatible = "ns16550";
   reg = <0xfe040000 0x1000>;
   reg-shift = <0>;
   label = "UART_1_FIXED";
   clock-frequency = <1843200>;
   interrupts = <3 (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   status = "disabled";
   current-speed = <115200>;
  };
  uart2_fixed: uart@fe042000 {
   compatible = "ns16550";
   reg = <0xfe042000 0x1000>;
   reg-shift = <0>;
   label = "UART_2_FIXED";
   clock-frequency = <1843200>;
   interrupts = <4 (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   status = "disabled";
   current-speed = <115200>;
  };
  gpio_0_b: gpio@fd6e0700 {
   compatible = "intel,gpio";
   reg = <0xfd6e0700 0x1000>;
   interrupts = <14 (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "GPIO_COM_0_B";
   group-index = <0x0>;
   gpio-controller;
   #gpio-cells = <2>;
   ngpios = <24>;
   pin-offset = <0>;
   status = "okay";
  };
  gpio_0_t: gpio@fd6e08a0 {
   compatible = "intel,gpio";
   reg = <0xfd6e08a0 0x1000>;
   interrupts = <14 (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "GPIO_COM_0_T";
   group-index = <0x1>;
   gpio-controller;
   #gpio-cells = <2>;
   ngpios = <16>;
   pin-offset = <26>;
   status = "okay";
  };
  gpio_0_g: gpio@fd6e09a0 {
   compatible = "intel,gpio";
   reg = <0xfd6e09a0 0x1000>;
   interrupts = <14 (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "GPIO_COM_0_G";
   group-index = <0x2>;
   gpio-controller;
   #gpio-cells = <2>;
   ngpios = <24>;
   pin-offset = <42>;
   status = "okay";
  };
  gpio_1_v: gpio@fd6d0700 {
   compatible = "intel,gpio";
   reg = <0xfd6d0700 0x1000>;
   interrupts = <14 (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "GPIO_COM_1_V";
   group-index = <0x0>;
   gpio-controller;
   #gpio-cells = <2>;
   ngpios = <16>;
   pin-offset = <0>;
   status = "okay";
  };
  gpio_1_h: gpio@fd6d0800 {
   compatible = "intel,gpio";
   reg = <0xfd6d0800 0x1000>;
   interrupts = <14 (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "GPIO_COM_1_H";
   group-index = <0x1>;
   gpio-controller;
   #gpio-cells = <2>;
   ngpios = <24>;
   pin-offset = <16>;
   status = "okay";
  };
  gpio_1_d: gpio@fd6d0980 {
   compatible = "intel,gpio";
   reg = <0xfd6d0980 0x1000>;
   interrupts = <14 (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "GPIO_COM_1_D";
   group-index = <0x2>;
   gpio-controller;
   #gpio-cells = <2>;
   ngpios = <20>;
   pin-offset = <40>;
   status = "okay";
  };
  gpio_1_u: gpio@fd6d0ad0 {
   compatible = "intel,gpio";
   reg = <0xfd6d0ad0 0x1000>;
   interrupts = <14 (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "GPIO_COM_1_U";
   group-index = <0x3>;
   gpio-controller;
   #gpio-cells = <2>;
   ngpios = <20>;
   pin-offset = <61>;
   status = "okay";
  };
  gpio_1_vG: gpio@fd6d0c50 {
   compatible = "intel,gpio";
   reg = <0xfd6d0c50 0x1000>;
   interrupts = <14 (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "GPIO_COM_1_vG";
   group-index = <0x4>;
   gpio-controller;
   #gpio-cells = <2>;
   ngpios = <28>;
   pin-offset = <85>;
   status = "okay";
  };
  gpio_3_s: gpio@fd6b0810 {
   compatible = "intel,gpio";
   reg = <0xfd6b0810 0x1000>;
   interrupts = <14 (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "GPIO_COM_3_S";
   group-index = <0x1>;
   gpio-controller;
   #gpio-cells = <2>;
   ngpios = <2>;
   pin-offset = <17>;
   status = "okay";
  };
  gpio_3_a: gpio@fd6b0830 {
   compatible = "intel,gpio";
   reg = <0xfd6b0830 0x1000>;
   interrupts = <14 (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "GPIO_COM_3_A";
   group-index = <0x2>;
   gpio-controller;
   #gpio-cells = <2>;
   ngpios = <24>;
   pin-offset = <25>;
   status = "okay";
  };
  gpio_3_vG: gpio@fd6b09b0 {
   compatible = "intel,gpio";
   reg = <0xfd6b09b0 0x1000>;
   interrupts = <14 (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "GPIO_COM_3_vG";
   group-index = <0x3>;
   gpio-controller;
   #gpio-cells = <2>;
   ngpios = <4>;
   pin-offset = <49>;
   status = "okay";
  };
  gpio_4_c: gpio@fd6a0700 {
   compatible = "intel,gpio";
   reg = <0xfd6a0700 0x1000>;
   interrupts = <14 (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "GPIO_COM_4_C";
   group-index = <0x0>;
   gpio-controller;
   #gpio-cells = <2>;
   ngpios = <24>;
   pin-offset = <0>;
   status = "okay";
  };
  gpio_4_f: gpio@fd6a0880 {
   compatible = "intel,gpio";
   reg = <0xfd6a0880 0x1000>;
   interrupts = <14 (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "GPIO_COM_4_F";
   group-index = <0x1>;
   gpio-controller;
   #gpio-cells = <2>;
   ngpios = <24>;
   pin-offset = <24>;
   status = "okay";
  };
  gpio_4_e: gpio@fd6a0a70 {
   compatible = "intel,gpio";
   reg = <0xfd6a0a70 0x1000>;
   interrupts = <14 (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "GPIO_COM_4_E";
   group-index = <0x3>;
   gpio-controller;
   #gpio-cells = <2>;
   ngpios = <24>;
   pin-offset = <57>;
   status = "okay";
  };
  gpio_5_r: gpio@fd690700 {
   compatible = "intel,gpio";
   reg = <0xfd690700 0x1000>;
   interrupts = <14 (0x00000100 | 0x00008000 | 0x00002000) 3>;
   interrupt-parent = <&intc>;
   label = "GPIO_COM_5_R";
   group-index = <0x0>;
   gpio-controller;
   #gpio-cells = <2>;
   ngpios = <8>;
   pin-offset = <0>;
   status = "okay";
  };
  hpet: hpet@fed00000 {
   label = "HPET";
   compatible = "intel,hpet";
   reg = <0xfed00000 0x400>;
   interrupts = <2 (0x00000000 | 0x00000000 | 0x00000000) 4>;
   interrupt-parent = <&intc>;
   status = "disabled";
  };
 };
};
/ {
 model = "acrn_ehl_seco";
 compatible = "acrn_ehl_seco";
 aliases {
  uart-0 = &uart0_leg;
  uart-1 = &uart1_leg;
 };
 chosen {
  zephyr,sram = &dram0;
  zephyr,console = &uart0_leg;
  zephyr,shell-uart = &uart0_leg;
 };
    pcie0 {
  ivshmem0: ivshmem@800 {
   compatible = "qemu,ivshmem";
   reg = <((((0) & 0xFFU) << 16U) | (((0x1) & 0x1FU) << 11U) | (((0) & 0x7U) << 8U)) ((((0x1af4) & 0xFFFFU) << 0U) | (((0x1110) & 0xFFFFU) << 16U))>;
   label = "IVSHMEM_0";
   status = "okay";
  };
  ivshmem1: ivshmem@1000 {
   compatible = "qemu,ivshmem";
   reg = <((((0) & 0xFFU) << 16U) | (((0x2) & 0x1FU) << 11U) | (((0) & 0x7U) << 8U)) ((((0x1af4) & 0xFFFFU) << 0U) | (((0x1110) & 0xFFFFU) << 16U))>;
   label = "IVSHMEM_1";
   status = "okay";
  };
  ivshmem2: ivshmem@1800 {
   compatible = "qemu,ivshmem";
   reg = <((((0) & 0xFFU) << 16U) | (((0x3) & 0x1FU) << 11U) | (((0) & 0x7U) << 8U)) ((((0x1af4) & 0xFFFFU) << 0U) | (((0x1110) & 0xFFFFU) << 16U))>;
   label = "IVSHMEM";
   status = "okay";
  };
  ivshmem3: ivshmem@2000 {
   compatible = "qemu,ivshmem";
   reg = <((((0) & 0xFFU) << 16U) | (((0x4) & 0x1FU) << 11U) | (((0) & 0x7U) << 8U)) ((((0x1af4) & 0xFFFFU) << 0U) | (((0x1110) & 0xFFFFU) << 16U))>;
   label = "IVSHMEM_3";
   status = "okay";
  };
    };
    soc {
  uart0_leg: uart@3f8 {
   compatible = "ns16550";
   reg = <0x000003f8 0x100>;
   label = "UART_0_LEG";
   clock-frequency = <1843200>;
   interrupts = <4 (0x00000100 | 0x00000000 | 0x00000000) 3>;
   interrupt-parent = <&intc>;
   status = "disabled";
  };
  uart1_leg: uart@2f8 {
   compatible = "ns16550";
   reg = <0x000002f8 0x100>;
   label = "UART_1_LEG";
   clock-frequency = <1843200>;
   interrupts = <3 (0x00000100 | 0x00000000 | 0x00000000) 3>;
   interrupt-parent = <&intc>;
   status = "disabled";
  };
    };
};
&uart0_leg {
 status = "okay";
 current-speed = <115200>;
};
&uart1_leg {
 status = "okay";
 current-speed = <115200>;
};
&uart1_fixed {
 status = "disabled";
};
&uart2_fixed {
 status = "disabled";
};
&dram0 {
 device_type = "memory";
 reg = <0 ((256) * 1024 * 1024)>;
};
&ibecc {
    status = "disabled";
};
&uart0 {
    status = "disabled";
};
&uart1 {
    status = "disabled";
};
&uart2 {
    status = "disabled";
};
&uart_pse_0 {
    status = "disabled";
};
&uart_pse_1 {
    status = "disabled";
};
&uart_pse_2 {
    status = "disabled";
};
&uart_pse_3 {
    status = "disabled";
};
&uart_pse_4 {
    status = "disabled";
};
&uart_pse_5 {
 status = "disabled";
};
&i2c0 {
    status = "disabled";
};
&i2c1 {
    status = "disabled";
};
&i2c2 {
    status = "disabled";
};
&i2c3 {
    status = "disabled";
};
&i2c4 {
    status = "disabled";
};
&i2c5 {
    status = "disabled";
};
&i2c6 {
    status = "disabled";
};
&i2c7 {
    status = "disabled";
};
&i2c_pse_0 {
    status = "disabled";
};
&i2c_pse_1 {
    status = "disabled";
};
&i2c_pse_2 {
    status = "disabled";
};
&i2c_pse_3 {
    status = "disabled";
};
&i2c_pse_4 {
    status = "disabled";
};
&i2c_pse_5 {
    status = "disabled";
};
&i2c_pse_6 {
    status = "disabled";
};
&hpet {
    status = "disabled";
};
