// Seed: 2956333514
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wor id_3,
    input wor id_4,
    output logic id_5,
    input wire id_6
);
  always @(posedge id_5++
  )
  begin : LABEL_0
    #1 id_5 <= -1;
  end
  or primCall (id_5, id_4, id_18);
  wire id_8;
  logic [-1 : 1] \id_9 ;
  supply0 id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  module_0 modCall_1 (
      id_14,
      id_15
  );
  assign (strong1, weak0) id_13 = 1'h0;
  wire id_19 = id_6;
  wire id_20;
endmodule
