
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118481                       # Number of seconds simulated
sim_ticks                                118481010291                       # Number of ticks simulated
final_tick                               688312303425                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 147190                       # Simulator instruction rate (inst/s)
host_op_rate                                   191254                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7584724                       # Simulator tick rate (ticks/s)
host_mem_usage                               16904864                       # Number of bytes of host memory used
host_seconds                                 15621.01                       # Real time elapsed on the host
sim_insts                                  2299252294                       # Number of instructions simulated
sim_ops                                    2987583447                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2564352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4993280                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7561088                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1077504                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1077504                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20034                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        39010                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 59071                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8418                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8418                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15125                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21643570                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14044                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     42144138                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                63816876                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15125                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14044                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29169                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9094318                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9094318                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9094318                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15125                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21643570                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14044                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     42144138                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               72911195                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               284127124                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21137921                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18775359                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1829204                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11119751                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10827865                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339733                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52480                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228094657                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119685150                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21137921                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12167598                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24192294                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5604004                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2567794                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13959674                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1822687                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    258620104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.770404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       234427810     90.65%     90.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096367      0.42%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2037263      0.79%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765761      0.68%     92.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3584223      1.39%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4339623      1.68%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1044475      0.40%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          565766      0.22%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9758816      3.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    258620104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074396                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.421238                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226260511                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4418767                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24155082                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25239                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3760504                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2061174                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134725723                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1320                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3760504                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226539800                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2257024                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1285673                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23893182                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       883919                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134596060                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         88056                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       568587                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177661576                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608537980                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608537980                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30950377                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18454                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9234                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2670066                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23469435                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4142058                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        74124                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       928969                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134094538                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18454                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127322954                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80107                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20397045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42721305                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    258620104                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.492317                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.175252                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    204113196     78.92%     78.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22864165      8.84%     87.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11728539      4.54%     92.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6737141      2.61%     94.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7499881      2.90%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3756041      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1503856      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350857      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66428      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    258620104                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233854     47.54%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        183263     37.25%     84.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74822     15.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99928560     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005835      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22258249     17.48%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4121090      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127322954                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.448120                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             491939                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003864                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    513838058                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154510331                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124368819                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127814893                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       224898                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3943626                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          217                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          294                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       113150                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3760504                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1577170                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        69151                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134112993                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6192                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23469435                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4142058                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9234                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37063                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          619                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          294                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       822821                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1104061                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1926882                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126204838                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21983481                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1118116                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26104525                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19508473                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4121044                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.444184                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124402913                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124368819                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71119324                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164076894                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.437722                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433451                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21467216                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1833613                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    254859600                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.442005                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.291752                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    212647144     83.44%     83.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15995614      6.28%     89.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12507464      4.91%     94.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2470311      0.97%     95.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3115811      1.22%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1055189      0.41%     97.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4524200      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007588      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1536279      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    254859600                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1536279                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           387439749                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271993419                       # The number of ROB writes
system.switch_cpus0.timesIdled                6057884                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               25507020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.841271                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.841271                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.351955                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.351955                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584437828                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162189885                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142547666                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               284127122                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25370914                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20549871                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2322124                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9983447                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9554076                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2846510                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       104938                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    214323944                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             141063369                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25370914                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12400586                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30894448                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7134483                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5522811                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13408726                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2319941                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    255502139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.678483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.050933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       224607691     87.91%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2878352      1.13%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2254101      0.88%     89.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5322128      2.08%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1146304      0.45%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1780525      0.70%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1364882      0.53%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          861494      0.34%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15286662      5.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    255502139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089294                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.496480                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       211929768                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7986659                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30767010                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       105203                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4713498                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4379062                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        48093                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     173013993                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        84870                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4713498                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       212516021                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2097980                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4221348                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30249932                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1703352                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     172850950                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        37610                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        322058                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       621191                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       248451                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    243152098                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    806592930                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    806592930                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    197337032                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45815066                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42551                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23431                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5489199                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16799790                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8346672                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       154895                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1858985                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         171619313                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        42524                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        161170969                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       166386                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28702114                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59841118                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4300                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    255502139                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.630801                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.302090                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    186035426     72.81%     72.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29762355     11.65%     84.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14430057      5.65%     90.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9654827      3.78%     93.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8934200      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3000838      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3096993      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       438473      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       148970      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    255502139                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         462231     59.13%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        160060     20.47%     79.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       159467     20.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    135379392     84.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2441467      1.51%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        19112      0.01%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15048528      9.34%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8282470      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     161170969                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.567250                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             781758                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004850                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    578792221                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    200364516                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    157041306                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     161952727                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       404842                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3814031                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1163                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          565                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       225758                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4713498                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1273097                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       112229                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    171661837                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        11804                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16799790                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8346672                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23412                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         94538                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          565                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1258955                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1319461                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2578416                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    158236224                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14529432                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2934745                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22810449                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22434188                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8281017                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.556921                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             157042021                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            157041306                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92994860                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        256788794                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.552715                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362145                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    115604409                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    141971172                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29692288                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        38224                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2325726                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    250788641                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.566099                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.371055                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    191190466     76.24%     76.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28045793     11.18%     87.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12241948      4.88%     92.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6957131      2.77%     95.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5040711      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1975781      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1531383      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1103381      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2702047      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    250788641                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    115604409                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     141971172                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21106673                       # Number of memory references committed
system.switch_cpus1.commit.loads             12985759                       # Number of loads committed
system.switch_cpus1.commit.membars              19112                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20398237                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        127921004                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2889995                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2702047                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           419750054                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          348040543                       # The number of ROB writes
system.switch_cpus1.timesIdled                3468884                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               28624983                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          115604409                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            141971172                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    115604409                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.457753                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.457753                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.406876                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.406876                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       712705204                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      218696752                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      159760287                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         38224                       # number of misc regfile writes
system.l20.replacements                         20054                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          123413                       # Total number of references to valid blocks.
system.l20.sampled_refs                         22102                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.583793                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           24.665470                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.983991                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1739.959507                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           282.391032                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012044                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000480                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.849590                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.137886                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        31092                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  31092                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7002                       # number of Writeback hits
system.l20.Writeback_hits::total                 7002                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        31092                       # number of demand (read+write) hits
system.l20.demand_hits::total                   31092                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        31092                       # number of overall hits
system.l20.overall_hits::total                  31092                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        20034                       # number of ReadReq misses
system.l20.ReadReq_misses::total                20048                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        20034                       # number of demand (read+write) misses
system.l20.demand_misses::total                 20048                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        20034                       # number of overall misses
system.l20.overall_misses::total                20048                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2983394                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4127455852                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4130439246                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2983394                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4127455852                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4130439246                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2983394                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4127455852                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4130439246                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51126                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51140                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7002                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7002                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51126                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51140                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51126                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51140                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.391855                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.392022                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.391855                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.392022                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.391855                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.392022                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 213099.571429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206022.554258                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206027.496309                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 213099.571429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206022.554258                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206027.496309                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 213099.571429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206022.554258                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206027.496309                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2830                       # number of writebacks
system.l20.writebacks::total                     2830                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        20034                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           20048                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        20034                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            20048                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        20034                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           20048                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2144934                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2925892286                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2928037220                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2144934                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2925892286                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2928037220                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2144934                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2925892286                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2928037220                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.391855                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.392022                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.391855                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.392022                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.391855                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.392022                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 153209.571429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146046.335530                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146051.337789                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 153209.571429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146046.335530                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146051.337789                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 153209.571429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146046.335530                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146051.337789                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         39025                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          175544                       # Total number of references to valid blocks.
system.l21.sampled_refs                         41073                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.273951                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            8.204840                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.739992                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1703.475519                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           335.579649                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.004006                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000361                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.831775                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.163857                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        45898                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  45898                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9820                       # number of Writeback hits
system.l21.Writeback_hits::total                 9820                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        45898                       # number of demand (read+write) hits
system.l21.demand_hits::total                   45898                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        45898                       # number of overall hits
system.l21.overall_hits::total                  45898                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        39010                       # number of ReadReq misses
system.l21.ReadReq_misses::total                39023                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        39010                       # number of demand (read+write) misses
system.l21.demand_misses::total                 39023                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        39010                       # number of overall misses
system.l21.overall_misses::total                39023                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2598984                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   8422142644                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     8424741628                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2598984                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   8422142644                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      8424741628                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2598984                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   8422142644                       # number of overall miss cycles
system.l21.overall_miss_latency::total     8424741628                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        84908                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              84921                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9820                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9820                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        84908                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               84921                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        84908                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              84921                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.459438                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.459521                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.459438                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.459521                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.459438                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.459521                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 199921.846154                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 215897.017278                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 215891.695359                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 199921.846154                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 215897.017278                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 215891.695359                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 199921.846154                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 215897.017278                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 215891.695359                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5588                       # number of writebacks
system.l21.writebacks::total                     5588                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        39010                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           39023                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        39010                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            39023                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        39010                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           39023                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1817600                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   6076322990                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   6078140590                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1817600                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   6076322990                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   6078140590                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1817600                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   6076322990                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   6078140590                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.459438                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.459521                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.459438                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.459521                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.459438                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.459521                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 139815.384615                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 155763.214304                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 155757.901494                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 139815.384615                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 155763.214304                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 155757.901494                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 139815.384615                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 155763.214304                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 155757.901494                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.985759                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013991775                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874291.635860                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.985759                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022413                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866964                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13959659                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13959659                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13959659                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13959659                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13959659                       # number of overall hits
system.cpu0.icache.overall_hits::total       13959659                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3429765                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3429765                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3429765                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3429765                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3429765                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3429765                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13959674                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13959674                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13959674                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13959674                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13959674                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13959674                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       228651                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       228651                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       228651                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       228651                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       228651                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       228651                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3099594                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3099594                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3099594                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3099594                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3099594                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3099594                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 221399.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 221399.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 221399.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 221399.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 221399.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 221399.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51126                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246975292                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51382                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4806.650033                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.144473                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.855527                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.809158                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.190842                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20066001                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20066001                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9237                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9237                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24076435                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24076435                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24076435                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24076435                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       197188                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       197188                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       197188                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        197188                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       197188                       # number of overall misses
system.cpu0.dcache.overall_misses::total       197188                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  27180109773                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  27180109773                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  27180109773                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  27180109773                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  27180109773                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  27180109773                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20263189                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20263189                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9237                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9237                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24273623                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24273623                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24273623                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24273623                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009731                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009731                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008124                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008124                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008124                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008124                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 137838.559005                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 137838.559005                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 137838.559005                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 137838.559005                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 137838.559005                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 137838.559005                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7002                       # number of writebacks
system.cpu0.dcache.writebacks::total             7002                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       146062                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       146062                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       146062                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       146062                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       146062                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       146062                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51126                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51126                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51126                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51126                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51126                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51126                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6321259129                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6321259129                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6321259129                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6321259129                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6321259129                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6321259129                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002523                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002523                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002106                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002106                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002106                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002106                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 123640.791945                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 123640.791945                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 123640.791945                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 123640.791945                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 123640.791945                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 123640.791945                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.997546                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097064212                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2234346.663951                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997546                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786855                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13408711                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13408711                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13408711                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13408711                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13408711                       # number of overall hits
system.cpu1.icache.overall_hits::total       13408711                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3224410                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3224410                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3224410                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3224410                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3224410                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3224410                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13408726                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13408726                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13408726                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13408726                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13408726                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13408726                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 214960.666667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 214960.666667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 214960.666667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 214960.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 214960.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 214960.666667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2706884                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2706884                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2706884                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2706884                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2706884                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2706884                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 208221.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 208221.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 208221.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 208221.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 208221.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 208221.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 84908                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               194775841                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 85164                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2287.067787                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.315807                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.684193                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907484                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092516                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10882827                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10882827                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8082690                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8082690                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        23145                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        23145                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        19112                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        19112                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18965517                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18965517                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18965517                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18965517                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       205609                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       205609                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       205609                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        205609                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       205609                       # number of overall misses
system.cpu1.dcache.overall_misses::total       205609                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  29213761491                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  29213761491                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  29213761491                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  29213761491                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  29213761491                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  29213761491                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11088436                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11088436                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8082690                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8082690                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        23145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        23145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        19112                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        19112                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19171126                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19171126                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19171126                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19171126                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018543                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018543                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010725                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010725                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010725                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010725                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 142084.059993                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 142084.059993                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 142084.059993                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 142084.059993                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 142084.059993                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 142084.059993                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9820                       # number of writebacks
system.cpu1.dcache.writebacks::total             9820                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       120701                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       120701                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       120701                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       120701                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       120701                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       120701                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        84908                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        84908                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        84908                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        84908                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        84908                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        84908                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  11751589012                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11751589012                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  11751589012                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11751589012                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  11751589012                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11751589012                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007657                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007657                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004429                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004429                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004429                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004429                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 138403.790126                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 138403.790126                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 138403.790126                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 138403.790126                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 138403.790126                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 138403.790126                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
