

================================================================
== Vitis HLS Report for 'gsm_norm'
================================================================
* Date:           Wed Jul  9 03:57:17 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.874 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  8.000 ns|  8.000 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     332|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        0|     -|        8|      34|    -|
|Multiplexer          |        -|     -|        -|      23|    -|
|Register             |        -|     -|       12|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       20|     389|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |            Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |bitoff_U  |gsm_norm_bitoff_ROM_AUTO_1R  |        0|  8|  34|    0|   256|    4|     1|         1024|
    +----------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                             |        0|  8|  34|    0|   256|    4|     1|         1024|
    +----------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln112_1_fu_367_p2     |         +|   0|  0|  12|           5|           4|
    |add_ln112_2_fu_373_p2     |         +|   0|  0|  12|           4|           3|
    |add_ln112_3_fu_383_p2     |         +|   0|  0|  12|           4|           2|
    |add_ln112_fu_357_p2       |         +|   0|  0|  12|           5|           5|
    |and_ln107_1_fu_317_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln107_2_fu_323_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln107_3_fu_335_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln107_4_fu_341_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln107_fu_305_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln107_fu_129_p2      |      icmp|   0|  0|  71|          64|          31|
    |icmp_ln112_fu_221_p2      |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln113_fu_237_p2      |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln115_1_fu_311_p2    |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln115_fu_299_p2      |      icmp|   0|  0|  31|          24|           1|
    |or_ln107_1_fu_407_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln107_2_fu_422_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln107_fu_347_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln105_1_fu_155_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln105_2_fu_167_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln105_3_fu_179_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln105_fu_143_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln107_1_fu_400_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln107_2_fu_411_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln107_3_fu_427_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln107_fu_393_p3    |    select|   0|  0|   5|           1|           5|
    |xor_ln105_fu_187_p2       |       xor|   0|  0|  32|          32|          32|
    |xor_ln107_fu_283_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_1_fu_199_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln112_2_fu_205_p2     |       xor|   0|  0|  16|          16|          16|
    |xor_ln112_3_fu_329_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_fu_193_p2       |       xor|   0|  0|  24|          24|          24|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 332|         236|         170|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    |ap_return  |   9|          2|    6|         12|
    +-----------+----+-----------+-----+-----------+
    |Total      |  23|          5|    7|         15|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |and_ln107_4_reg_466  |  1|   0|    1|          0|
    |and_ln107_reg_460    |  1|   0|    1|          0|
    |ap_CS_fsm            |  2|   0|    2|          0|
    |ap_return_preg       |  6|   0|    6|          0|
    |icmp_ln107_reg_435   |  1|   0|    1|          0|
    |or_ln107_reg_471     |  1|   0|    1|          0|
    +---------------------+---+----+-----+-----------+
    |Total                | 12|   0|   12|          0|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|      gsm_norm|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|      gsm_norm|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|      gsm_norm|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|      gsm_norm|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|      gsm_norm|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|      gsm_norm|  return value|
|ap_return  |  out|    6|  ap_ctrl_hs|      gsm_norm|  return value|
|a          |   in|   64|     ap_none|             a|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

