-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gzipcMulticoreStreaming_lzBooster_255_4096_16384_64_53_Pipeline_lz_booster is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    compressedStream1_dout : IN STD_LOGIC_VECTOR (32 downto 0);
    compressedStream1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    compressedStream1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    compressedStream1_empty_n : IN STD_LOGIC;
    compressedStream1_read : OUT STD_LOGIC;
    lclBufStream_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    lclBufStream_empty_n : IN STD_LOGIC;
    lclBufStream_read : OUT STD_LOGIC;
    lclBufStream_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    lclBufStream_full_n : IN STD_LOGIC;
    lclBufStream_write : OUT STD_LOGIC;
    boosterStream_din : OUT STD_LOGIC_VECTOR (32 downto 0);
    boosterStream_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    boosterStream_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    boosterStream_full_n : IN STD_LOGIC;
    boosterStream_write : OUT STD_LOGIC;
    p_phi_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    empty : IN STD_LOGIC_VECTOR (0 downto 0);
    outValue : IN STD_LOGIC_VECTOR (31 downto 0);
    outValue_16_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    outValue_16_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of gzipcMulticoreStreaming_lzBooster_255_4096_16384_64_53_Pipeline_lz_booster is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_phi_mux_nextVal_strobe_phi_fu_227_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal nextVal_strobe_reg_224 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal nextVal_strobe_reg_224_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln496_reg_781 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_4_reg_790 : STD_LOGIC_VECTOR (0 downto 0);
    signal outFlag_reg_794 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op127_write_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal lclBufStream_i_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal lclBufStream_o_blk_n : STD_LOGIC;
    signal compressedStream1_blk_n : STD_LOGIC;
    signal boosterStream_blk_n : STD_LOGIC;
    signal nextVal_strobe_reg_224_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal nextVal_strobe_reg_224_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln479_fu_313_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln479_reg_734 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_225_reg_739 : STD_LOGIC_VECTOR (0 downto 0);
    signal outValue_9_reg_744 : STD_LOGIC_VECTOR (31 downto 0);
    signal outValue_9_reg_744_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tCh_fu_329_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tCh_reg_751 : STD_LOGIC_VECTOR (7 downto 0);
    signal tCh_reg_751_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tLen_reg_757 : STD_LOGIC_VECTOR (7 downto 0);
    signal tLen_reg_757_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tOffset_reg_763 : STD_LOGIC_VECTOR (15 downto 0);
    signal tOffset_reg_763_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal boostFlag_fu_363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal boostFlag_reg_768 : STD_LOGIC_VECTOR (0 downto 0);
    signal boostFlag_reg_768_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal iIdx_17_reg_775 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln496_fu_409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_4_fu_454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal outFlag_fu_472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln508_fu_477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln508_reg_798 : STD_LOGIC_VECTOR (0 downto 0);
    signal outStreamValue_data_load_10_reg_807 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_exit_pp0_iter3_stage0 : STD_LOGIC;
    signal local_mem_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal local_mem_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal local_mem_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_phi_mux_skip_len_416_phi_fu_238_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal skip_len_20_fu_496_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp0_iter3_skip_len_416_reg_235 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_matchFlag_410_phi_fu_248_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_matchFlag_410_reg_245 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_empty_284_phi_fu_258_p10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_empty_284_reg_255 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln493_fu_386_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln520_fu_421_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln520_8_fu_482_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln520_7_fu_615_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal match_ch_fu_100 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_sig_allocacmp_match_ch_load : STD_LOGIC_VECTOR (7 downto 0);
    signal skip_len_fu_104 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal skip_len_18_fu_415_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln449_fu_504_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln522_fu_555_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal iIdx_fu_108 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal iIdx_18_fu_376_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal nextVal_data_fu_112 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal match_loc_fu_116 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal match_loc_16_fu_463_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal match_loc_15_fu_589_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal match_len_fu_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal match_len_10_fu_583_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal matchFlag_fu_124 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal outStreamValue_data_fu_128 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal outValue_10_fu_603_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal compressedStream1_read_local : STD_LOGIC;
    signal lclBufStream_read_local : STD_LOGIC;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal lclBufStream_write_local : STD_LOGIC;
    signal tmp_s_fu_645_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal boosterStream_write_local : STD_LOGIC;
    signal local_mem_we0_local : STD_LOGIC;
    signal local_mem_ce0_local : STD_LOGIC;
    signal local_mem_ce1_local : STD_LOGIC;
    signal local_mem_address1_local : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_226_fu_353_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_286_fu_382_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal empty_285_fu_405_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln498_4_fu_443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln498_fu_437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_fu_448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln504_fu_460_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln441_5_fu_468_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln514_fu_487_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal skip_len_19_fu_490_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln501_fu_599_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln441_fu_595_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_51 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_predicate_op64_load_state4 : BOOLEAN;
    signal ap_enable_operation_64 : BOOLEAN;
    signal ap_enable_state4_pp0_iter3_stage0 : BOOLEAN;
    signal ap_predicate_op121_load_state5 : BOOLEAN;
    signal ap_enable_operation_121 : BOOLEAN;
    signal ap_enable_state5_pp0_iter4_stage0 : BOOLEAN;
    signal ap_predicate_op80_load_state4 : BOOLEAN;
    signal ap_enable_operation_80 : BOOLEAN;
    signal ap_predicate_op123_load_state5 : BOOLEAN;
    signal ap_enable_operation_123 : BOOLEAN;
    signal ap_predicate_op115_load_state4 : BOOLEAN;
    signal ap_enable_operation_115 : BOOLEAN;
    signal ap_predicate_op129_load_state5 : BOOLEAN;
    signal ap_enable_operation_129 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_328 : BOOLEAN;
    signal ap_condition_616 : BOOLEAN;
    signal ap_condition_620 : BOOLEAN;
    signal ap_condition_628 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component gzipcMulticoreStreaming_lzBooster_255_4096_16384_64_Pipeline_lz_booster_local_mem_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component gzipcMulticoreStreaming_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    local_mem_U : component gzipcMulticoreStreaming_lzBooster_255_4096_16384_64_Pipeline_lz_booster_local_mem_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_mem_address0,
        ce0 => local_mem_ce0_local,
        we0 => local_mem_we0_local,
        d0 => tCh_reg_751,
        address1 => local_mem_address1,
        ce1 => local_mem_ce1_local,
        q1 => local_mem_q1);

    flow_control_loop_pipe_sequential_init_U : component gzipcMulticoreStreaming_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter3_stage0)) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    iIdx_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    iIdx_fu_108 <= ap_const_lv32_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (nextVal_strobe_reg_224_pp0_iter1_reg = ap_const_lv1_1))) then 
                    iIdx_fu_108 <= iIdx_18_fu_376_p2;
                end if;
            end if; 
        end if;
    end process;

    matchFlag_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln498_4_fu_454_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1))) then 
                matchFlag_fu_124 <= ap_const_lv1_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln498_4_fu_454_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (outFlag_fu_472_p2 = ap_const_lv1_1) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1))) then 
                matchFlag_fu_124 <= ap_phi_mux_matchFlag_410_phi_fu_248_p4;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln498_4_fu_454_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln508_fu_477_p2 = ap_const_lv1_1) and (outFlag_fu_472_p2 = ap_const_lv1_0) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                matchFlag_fu_124 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln498_4_fu_454_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln508_fu_477_p2 = ap_const_lv1_0) and (outFlag_fu_472_p2 = ap_const_lv1_0) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1))) then 
                matchFlag_fu_124 <= boostFlag_reg_768_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    match_len_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                match_len_fu_120 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln498_4_fu_454_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1))) then 
                match_len_fu_120 <= match_len_10_fu_583_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln498_4_fu_454_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln508_fu_477_p2 = ap_const_lv1_1) and (outFlag_fu_472_p2 = ap_const_lv1_0) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln498_4_fu_454_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (outFlag_fu_472_p2 = ap_const_lv1_1) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln498_4_fu_454_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln508_fu_477_p2 = ap_const_lv1_0) and (outFlag_fu_472_p2 = ap_const_lv1_0) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1)))) then 
                match_len_fu_120 <= ap_const_lv32_1;
            end if; 
        end if;
    end process;

    match_loc_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                match_loc_fu_116 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln498_4_fu_454_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1))) then 
                match_loc_fu_116 <= match_loc_15_fu_589_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln498_4_fu_454_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln508_fu_477_p2 = ap_const_lv1_1) and (outFlag_fu_472_p2 = ap_const_lv1_0) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln498_4_fu_454_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (outFlag_fu_472_p2 = ap_const_lv1_1) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln498_4_fu_454_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln508_fu_477_p2 = ap_const_lv1_0) and (outFlag_fu_472_p2 = ap_const_lv1_0) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1)))) then 
                match_loc_fu_116 <= match_loc_16_fu_463_p2;
            end if; 
        end if;
    end process;

    nextVal_data_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    nextVal_data_fu_112 <= p_phi_reload;
                elsif (((nextVal_strobe_reg_224 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    nextVal_data_fu_112 <= trunc_ln479_reg_734;
                end if;
            end if; 
        end if;
    end process;

    nextVal_strobe_reg_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                if ((ap_const_boolean_1 = ap_condition_628)) then 
                    nextVal_strobe_reg_224 <= tmp_225_reg_739;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_init = ap_const_logic_1))) then 
                    nextVal_strobe_reg_224 <= empty;
                end if;
            end if; 
        end if;
    end process;

    outStreamValue_data_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                outStreamValue_data_fu_128 <= outValue;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln498_4_fu_454_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1))) then 
                outStreamValue_data_fu_128 <= outValue_10_fu_603_p5;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln498_4_fu_454_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln508_fu_477_p2 = ap_const_lv1_1) and (outFlag_fu_472_p2 = ap_const_lv1_0) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln498_4_fu_454_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (outFlag_fu_472_p2 = ap_const_lv1_1) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln498_4_fu_454_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln508_fu_477_p2 = ap_const_lv1_0) and (outFlag_fu_472_p2 = ap_const_lv1_0) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1)))) then 
                outStreamValue_data_fu_128 <= outValue_9_reg_744_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    skip_len_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln498_4_fu_454_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (outFlag_fu_472_p2 = ap_const_lv1_1) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1))) then 
                skip_len_fu_104 <= sext_ln522_fu_555_p1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln498_4_fu_454_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln498_4_fu_454_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln508_fu_477_p2 = ap_const_lv1_1) and (outFlag_fu_472_p2 = ap_const_lv1_0) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                skip_len_fu_104 <= ap_const_lv16_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln498_4_fu_454_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln508_fu_477_p2 = ap_const_lv1_0) and (outFlag_fu_472_p2 = ap_const_lv1_0) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1))) then 
                skip_len_fu_104 <= sext_ln449_fu_504_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln496_fu_409_p2 = ap_const_lv1_0) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1))) then 
                skip_len_fu_104 <= skip_len_18_fu_415_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                and_ln498_4_reg_790 <= and_ln498_4_fu_454_p2;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                boostFlag_reg_768_pp0_iter2_reg <= boostFlag_reg_768;
                iIdx_17_reg_775 <= iIdx_fu_108;
                icmp_ln496_reg_781 <= icmp_ln496_fu_409_p2;
                icmp_ln508_reg_798 <= icmp_ln508_fu_477_p2;
                nextVal_strobe_reg_224_pp0_iter2_reg <= nextVal_strobe_reg_224_pp0_iter1_reg;
                nextVal_strobe_reg_224_pp0_iter3_reg <= nextVal_strobe_reg_224_pp0_iter2_reg;
                outFlag_reg_794 <= outFlag_fu_472_p2;
                outValue_9_reg_744_pp0_iter2_reg <= outValue_9_reg_744;
                tCh_reg_751_pp0_iter2_reg <= tCh_reg_751;
                tLen_reg_757_pp0_iter2_reg <= tLen_reg_757;
                tOffset_reg_763_pp0_iter2_reg <= tOffset_reg_763;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                boostFlag_reg_768 <= boostFlag_fu_363_p2;
                nextVal_strobe_reg_224_pp0_iter1_reg <= nextVal_strobe_reg_224;
                outValue_9_reg_744 <= lclBufStream_dout;
                tCh_reg_751 <= tCh_fu_329_p1;
                tLen_reg_757 <= lclBufStream_dout(15 downto 8);
                tOffset_reg_763 <= lclBufStream_dout(31 downto 16);
                trunc_ln479_reg_734 <= trunc_ln479_fu_313_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (nextVal_strobe_reg_224_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                match_ch_fu_100 <= ap_phi_mux_empty_284_phi_fu_258_p10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                outStreamValue_data_load_10_reg_807 <= outStreamValue_data_fu_128;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_225_reg_739 <= compressedStream1_dout(32 downto 32);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    and_ln498_4_fu_454_p2 <= (matchFlag_fu_124 and and_ln498_fu_448_p2);
    and_ln498_fu_448_p2 <= (icmp_ln498_fu_437_p2 and icmp_ln498_4_fu_443_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1, ap_block_state5_pp0_stage0_iter4, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1, ap_block_state5_pp0_stage0_iter4, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1, ap_block_state5_pp0_stage0_iter4, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) or ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage0_iter4)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(compressedStream1_empty_n, ap_phi_mux_nextVal_strobe_phi_fu_227_p4)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_phi_mux_nextVal_strobe_phi_fu_227_p4 = ap_const_lv1_1) and (compressedStream1_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(lclBufStream_empty_n, nextVal_strobe_reg_224, lclBufStream_full_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((lclBufStream_full_n = ap_const_logic_0) and (nextVal_strobe_reg_224 = ap_const_lv1_1)) or ((nextVal_strobe_reg_224 = ap_const_lv1_1) and (lclBufStream_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state5_pp0_stage0_iter4_assign_proc : process(boosterStream_full_n, ap_predicate_op127_write_state5)
    begin
                ap_block_state5_pp0_stage0_iter4 <= ((ap_predicate_op127_write_state5 = ap_const_boolean_1) and (boosterStream_full_n = ap_const_logic_0));
    end process;


    ap_condition_328_assign_proc : process(nextVal_strobe_reg_224_pp0_iter2_reg, icmp_ln496_fu_409_p2, and_ln498_4_fu_454_p2, outFlag_fu_472_p2)
    begin
                ap_condition_328 <= ((ap_const_lv1_0 = and_ln498_4_fu_454_p2) and (outFlag_fu_472_p2 = ap_const_lv1_1) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_condition_616_assign_proc : process(ap_enable_reg_pp0_iter1, nextVal_strobe_reg_224, ap_block_pp0_stage0)
    begin
                ap_condition_616 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (nextVal_strobe_reg_224 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_620_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, nextVal_strobe_reg_224_pp0_iter2_reg)
    begin
                ap_condition_620 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_condition_628_assign_proc : process(ap_enable_reg_pp0_iter1, nextVal_strobe_reg_224, ap_block_pp0_stage0_11001)
    begin
                ap_condition_628 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (nextVal_strobe_reg_224 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_phi_mux_nextVal_strobe_phi_fu_227_p4, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_phi_mux_nextVal_strobe_phi_fu_227_p4 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter3_stage0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone, nextVal_strobe_reg_224_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_0))) then 
            ap_condition_exit_pp0_iter3_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter3_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter3_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_115_assign_proc : process(ap_predicate_op115_load_state4)
    begin
                ap_enable_operation_115 <= (ap_predicate_op115_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_121_assign_proc : process(ap_predicate_op121_load_state5)
    begin
                ap_enable_operation_121 <= (ap_predicate_op121_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_123_assign_proc : process(ap_predicate_op123_load_state5)
    begin
                ap_enable_operation_123 <= (ap_predicate_op123_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_129_assign_proc : process(ap_predicate_op129_load_state5)
    begin
                ap_enable_operation_129 <= (ap_predicate_op129_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_51_assign_proc : process(nextVal_strobe_reg_224_pp0_iter1_reg)
    begin
                ap_enable_operation_51 <= (nextVal_strobe_reg_224_pp0_iter1_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_64_assign_proc : process(ap_predicate_op64_load_state4)
    begin
                ap_enable_operation_64 <= (ap_predicate_op64_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_80_assign_proc : process(ap_predicate_op80_load_state4)
    begin
                ap_enable_operation_80 <= (ap_predicate_op80_load_state4 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state4_pp0_iter3_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3)
    begin
                ap_enable_state4_pp0_iter3_stage0 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state5_pp0_iter4_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4)
    begin
                ap_enable_state5_pp0_iter4_stage0 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_empty_284_phi_fu_258_p10_assign_proc : process(nextVal_strobe_reg_224_pp0_iter3_reg, icmp_ln496_reg_781, and_ln498_4_reg_790, outFlag_reg_794, icmp_ln508_reg_798, local_mem_q1, ap_phi_reg_pp0_iter4_empty_284_reg_255)
    begin
        if ((((outFlag_reg_794 = ap_const_lv1_1) and (icmp_ln496_reg_781 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln498_4_reg_790)) or ((icmp_ln496_reg_781 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln498_4_reg_790)) or ((outFlag_reg_794 = ap_const_lv1_0) and (icmp_ln496_reg_781 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln498_4_reg_790) and (icmp_ln508_reg_798 = ap_const_lv1_1)) or ((outFlag_reg_794 = ap_const_lv1_0) and (icmp_ln496_reg_781 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln498_4_reg_790) and (icmp_ln508_reg_798 = ap_const_lv1_0)) or ((icmp_ln496_reg_781 = ap_const_lv1_0) and (nextVal_strobe_reg_224_pp0_iter3_reg = ap_const_lv1_1)))) then 
            ap_phi_mux_empty_284_phi_fu_258_p10 <= local_mem_q1;
        else 
            ap_phi_mux_empty_284_phi_fu_258_p10 <= ap_phi_reg_pp0_iter4_empty_284_reg_255;
        end if; 
    end process;


    ap_phi_mux_matchFlag_410_phi_fu_248_p4_assign_proc : process(boostFlag_reg_768_pp0_iter2_reg, icmp_ln508_fu_477_p2, ap_phi_reg_pp0_iter3_matchFlag_410_reg_245, ap_condition_328)
    begin
        if ((ap_const_boolean_1 = ap_condition_328)) then
            if ((icmp_ln508_fu_477_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_matchFlag_410_phi_fu_248_p4 <= ap_const_lv1_0;
            elsif ((icmp_ln508_fu_477_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_matchFlag_410_phi_fu_248_p4 <= boostFlag_reg_768_pp0_iter2_reg;
            else 
                ap_phi_mux_matchFlag_410_phi_fu_248_p4 <= ap_phi_reg_pp0_iter3_matchFlag_410_reg_245;
            end if;
        else 
            ap_phi_mux_matchFlag_410_phi_fu_248_p4 <= ap_phi_reg_pp0_iter3_matchFlag_410_reg_245;
        end if; 
    end process;


    ap_phi_mux_nextVal_strobe_phi_fu_227_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, nextVal_strobe_reg_224, empty, tmp_225_reg_739, ap_loop_init, ap_condition_616)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_616)) then 
                ap_phi_mux_nextVal_strobe_phi_fu_227_p4 <= tmp_225_reg_739;
            elsif ((ap_loop_init = ap_const_logic_1)) then 
                ap_phi_mux_nextVal_strobe_phi_fu_227_p4 <= empty;
            else 
                ap_phi_mux_nextVal_strobe_phi_fu_227_p4 <= nextVal_strobe_reg_224;
            end if;
        else 
            ap_phi_mux_nextVal_strobe_phi_fu_227_p4 <= nextVal_strobe_reg_224;
        end if; 
    end process;


    ap_phi_mux_skip_len_416_phi_fu_238_p4_assign_proc : process(icmp_ln508_fu_477_p2, skip_len_20_fu_496_p3, ap_phi_reg_pp0_iter3_skip_len_416_reg_235, ap_condition_328)
    begin
        if ((ap_const_boolean_1 = ap_condition_328)) then
            if ((icmp_ln508_fu_477_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_skip_len_416_phi_fu_238_p4 <= ap_const_lv9_0;
            elsif ((icmp_ln508_fu_477_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_skip_len_416_phi_fu_238_p4 <= skip_len_20_fu_496_p3;
            else 
                ap_phi_mux_skip_len_416_phi_fu_238_p4 <= ap_phi_reg_pp0_iter3_skip_len_416_reg_235;
            end if;
        else 
            ap_phi_mux_skip_len_416_phi_fu_238_p4 <= ap_phi_reg_pp0_iter3_skip_len_416_reg_235;
        end if; 
    end process;

    ap_phi_reg_pp0_iter3_matchFlag_410_reg_245 <= "X";
    ap_phi_reg_pp0_iter3_skip_len_416_reg_235 <= "XXXXXXXXX";
    ap_phi_reg_pp0_iter4_empty_284_reg_255 <= "XXXXXXXX";

    ap_predicate_op115_load_state4_assign_proc : process(nextVal_strobe_reg_224_pp0_iter2_reg, icmp_ln496_fu_409_p2, and_ln498_4_fu_454_p2)
    begin
                ap_predicate_op115_load_state4 <= ((ap_const_lv1_1 = and_ln498_4_fu_454_p2) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op121_load_state5_assign_proc : process(nextVal_strobe_reg_224_pp0_iter3_reg, icmp_ln496_reg_781)
    begin
                ap_predicate_op121_load_state5 <= ((icmp_ln496_reg_781 = ap_const_lv1_0) and (nextVal_strobe_reg_224_pp0_iter3_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op123_load_state5_assign_proc : process(nextVal_strobe_reg_224_pp0_iter3_reg, icmp_ln496_reg_781, and_ln498_4_reg_790)
    begin
                ap_predicate_op123_load_state5 <= ((icmp_ln496_reg_781 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln498_4_reg_790));
    end process;


    ap_predicate_op127_write_state5_assign_proc : process(nextVal_strobe_reg_224_pp0_iter3_reg, icmp_ln496_reg_781, and_ln498_4_reg_790, outFlag_reg_794)
    begin
                ap_predicate_op127_write_state5 <= ((outFlag_reg_794 = ap_const_lv1_1) and (icmp_ln496_reg_781 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln498_4_reg_790));
    end process;


    ap_predicate_op129_load_state5_assign_proc : process(nextVal_strobe_reg_224_pp0_iter3_reg, icmp_ln496_reg_781, and_ln498_4_reg_790)
    begin
                ap_predicate_op129_load_state5 <= ((icmp_ln496_reg_781 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln498_4_reg_790));
    end process;


    ap_predicate_op64_load_state4_assign_proc : process(nextVal_strobe_reg_224_pp0_iter2_reg, icmp_ln496_fu_409_p2)
    begin
                ap_predicate_op64_load_state4 <= ((icmp_ln496_fu_409_p2 = ap_const_lv1_0) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op80_load_state4_assign_proc : process(nextVal_strobe_reg_224_pp0_iter2_reg, icmp_ln496_fu_409_p2, and_ln498_4_fu_454_p2)
    begin
                ap_predicate_op80_load_state4 <= ((ap_const_lv1_0 = and_ln498_4_fu_454_p2) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_match_ch_load_assign_proc : process(ap_enable_reg_pp0_iter4, nextVal_strobe_reg_224_pp0_iter3_reg, ap_block_pp0_stage0, ap_phi_mux_empty_284_phi_fu_258_p10, match_ch_fu_100)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (nextVal_strobe_reg_224_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_sig_allocacmp_match_ch_load <= ap_phi_mux_empty_284_phi_fu_258_p10;
        else 
            ap_sig_allocacmp_match_ch_load <= match_ch_fu_100;
        end if; 
    end process;

    boostFlag_fu_363_p2 <= "1" when (tmp_226_fu_353_p4 = ap_const_lv4_0) else "0";

    boosterStream_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, boosterStream_full_n, ap_predicate_op127_write_state5, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op127_write_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            boosterStream_blk_n <= boosterStream_full_n;
        else 
            boosterStream_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    boosterStream_din <= tmp_s_fu_645_p3;
    boosterStream_write <= boosterStream_write_local;

    boosterStream_write_local_assign_proc : process(ap_enable_reg_pp0_iter4, ap_predicate_op127_write_state5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op127_write_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            boosterStream_write_local <= ap_const_logic_1;
        else 
            boosterStream_write_local <= ap_const_logic_0;
        end if; 
    end process;


    compressedStream1_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, compressedStream1_empty_n, ap_phi_mux_nextVal_strobe_phi_fu_227_p4, ap_block_pp0_stage0, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_nextVal_strobe_phi_fu_227_p4 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compressedStream1_blk_n <= compressedStream1_empty_n;
        else 
            compressedStream1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    compressedStream1_read <= compressedStream1_read_local;

    compressedStream1_read_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_phi_mux_nextVal_strobe_phi_fu_227_p4, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_nextVal_strobe_phi_fu_227_p4 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            compressedStream1_read_local <= ap_const_logic_1;
        else 
            compressedStream1_read_local <= ap_const_logic_0;
        end if; 
    end process;

    empty_285_fu_405_p1 <= match_loc_fu_116(12 - 1 downto 0);
    empty_286_fu_382_p1 <= iIdx_fu_108(12 - 1 downto 0);
    iIdx_18_fu_376_p2 <= std_logic_vector(unsigned(iIdx_fu_108) + unsigned(ap_const_lv32_1));
    icmp_ln496_fu_409_p2 <= "1" when (skip_len_fu_104 = ap_const_lv16_0) else "0";
    icmp_ln498_4_fu_443_p2 <= "1" when (tCh_reg_751_pp0_iter2_reg = ap_sig_allocacmp_match_ch_load) else "0";
    icmp_ln498_fu_437_p2 <= "1" when (unsigned(match_len_fu_120) < unsigned(ap_const_lv32_FF)) else "0";
    icmp_ln508_fu_477_p2 <= "1" when (tLen_reg_757_pp0_iter2_reg = ap_const_lv8_0) else "0";
    lclBufStream_din <= nextVal_data_fu_112;

    lclBufStream_i_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, lclBufStream_empty_n, nextVal_strobe_reg_224, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (nextVal_strobe_reg_224 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lclBufStream_i_blk_n <= lclBufStream_empty_n;
        else 
            lclBufStream_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    lclBufStream_o_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, nextVal_strobe_reg_224, lclBufStream_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (nextVal_strobe_reg_224 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lclBufStream_o_blk_n <= lclBufStream_full_n;
        else 
            lclBufStream_o_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    lclBufStream_read <= lclBufStream_read_local;

    lclBufStream_read_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, nextVal_strobe_reg_224, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (nextVal_strobe_reg_224 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lclBufStream_read_local <= ap_const_logic_1;
        else 
            lclBufStream_read_local <= ap_const_logic_0;
        end if; 
    end process;

    lclBufStream_write <= lclBufStream_write_local;

    lclBufStream_write_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, nextVal_strobe_reg_224, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (nextVal_strobe_reg_224 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lclBufStream_write_local <= ap_const_logic_1;
        else 
            lclBufStream_write_local <= ap_const_logic_0;
        end if; 
    end process;

    local_mem_address0 <= zext_ln493_fu_386_p1(12 - 1 downto 0);
    local_mem_address1 <= local_mem_address1_local;

    local_mem_address1_local_assign_proc : process(icmp_ln496_fu_409_p2, and_ln498_4_fu_454_p2, zext_ln520_fu_421_p1, zext_ln520_8_fu_482_p1, zext_ln520_7_fu_615_p1, ap_condition_620)
    begin
        if ((ap_const_boolean_1 = ap_condition_620)) then
            if (((ap_const_lv1_1 = and_ln498_4_fu_454_p2) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1))) then 
                local_mem_address1_local <= zext_ln520_7_fu_615_p1(12 - 1 downto 0);
            elsif (((ap_const_lv1_0 = and_ln498_4_fu_454_p2) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1))) then 
                local_mem_address1_local <= zext_ln520_8_fu_482_p1(12 - 1 downto 0);
            elsif ((icmp_ln496_fu_409_p2 = ap_const_lv1_0)) then 
                local_mem_address1_local <= zext_ln520_fu_421_p1(12 - 1 downto 0);
            else 
                local_mem_address1_local <= "XXXXXXXXXXXX";
            end if;
        else 
            local_mem_address1_local <= "XXXXXXXXXXXX";
        end if; 
    end process;


    local_mem_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            local_mem_ce0_local <= ap_const_logic_1;
        else 
            local_mem_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    local_mem_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, nextVal_strobe_reg_224_pp0_iter2_reg, icmp_ln496_fu_409_p2, and_ln498_4_fu_454_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln498_4_fu_454_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln498_4_fu_454_p2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln496_fu_409_p2 = ap_const_lv1_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln496_fu_409_p2 = ap_const_lv1_0) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_1)))) then 
            local_mem_ce1_local <= ap_const_logic_1;
        else 
            local_mem_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    local_mem_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, nextVal_strobe_reg_224_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (nextVal_strobe_reg_224_pp0_iter1_reg = ap_const_lv1_1))) then 
            local_mem_we0_local <= ap_const_logic_1;
        else 
            local_mem_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    match_len_10_fu_583_p2 <= std_logic_vector(unsigned(match_len_fu_120) + unsigned(ap_const_lv32_1));
    match_loc_15_fu_589_p2 <= std_logic_vector(unsigned(match_loc_fu_116) + unsigned(ap_const_lv32_1));
    match_loc_16_fu_463_p2 <= std_logic_vector(unsigned(iIdx_17_reg_775) - unsigned(zext_ln504_fu_460_p1));
    outFlag_fu_472_p2 <= "0" when (iIdx_17_reg_775 = ap_const_lv32_0) else "1";
    outValue_10_fu_603_p5 <= (outStreamValue_data_fu_128(31 downto 16) & trunc_ln501_fu_599_p1 & outStreamValue_data_fu_128(7 downto 0));
    outValue_16_out <= outStreamValue_data_fu_128;

    outValue_16_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, nextVal_strobe_reg_224_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (nextVal_strobe_reg_224_pp0_iter2_reg = ap_const_lv1_0))) then 
            outValue_16_out_ap_vld <= ap_const_logic_1;
        else 
            outValue_16_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln449_fu_504_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(skip_len_20_fu_496_p3),16));

        sext_ln522_fu_555_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_skip_len_416_phi_fu_238_p4),16));

    skip_len_18_fu_415_p2 <= std_logic_vector(unsigned(skip_len_fu_104) + unsigned(ap_const_lv16_FFFF));
    skip_len_19_fu_490_p2 <= std_logic_vector(unsigned(zext_ln514_fu_487_p1) + unsigned(ap_const_lv9_1FF));
    skip_len_20_fu_496_p3 <= 
        ap_const_lv9_0 when (boostFlag_reg_768_pp0_iter2_reg(0) = '1') else 
        skip_len_19_fu_490_p2;
    tCh_fu_329_p1 <= lclBufStream_dout(8 - 1 downto 0);
    tmp_226_fu_353_p4 <= lclBufStream_dout(31 downto 28);
    tmp_s_fu_645_p3 <= (ap_const_lv1_1 & outStreamValue_data_load_10_reg_807);
    trunc_ln441_5_fu_468_p1 <= match_loc_16_fu_463_p2(12 - 1 downto 0);
    trunc_ln441_fu_595_p1 <= match_loc_15_fu_589_p2(12 - 1 downto 0);
    trunc_ln479_fu_313_p1 <= compressedStream1_dout(32 - 1 downto 0);
    trunc_ln501_fu_599_p1 <= match_len_10_fu_583_p2(8 - 1 downto 0);
    zext_ln493_fu_386_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_286_fu_382_p1),64));
    zext_ln504_fu_460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tOffset_reg_763_pp0_iter2_reg),32));
    zext_ln514_fu_487_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tLen_reg_757_pp0_iter2_reg),9));
    zext_ln520_7_fu_615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln441_fu_595_p1),64));
    zext_ln520_8_fu_482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln441_5_fu_468_p1),64));
    zext_ln520_fu_421_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_285_fu_405_p1),64));
end behav;
