0.6
2016.4
Jan 23 2017
19:19:20
/home/pingwin/Dokumenty/Verilog/binarisation/binarisation.sim/sim_1/synth/timing/tb_binarisation_time_synth.v,1491403764,verilog,,,,binarisation;dist_mem_gen_0;dist_mem_gen_0_HD23;dist_mem_gen_0_HD27;dist_mem_gen_0_dist_mem_gen_v8_0_11;dist_mem_gen_0_dist_mem_gen_v8_0_11_HD24;dist_mem_gen_0_dist_mem_gen_v8_0_11_HD28;dist_mem_gen_0_dist_mem_gen_v8_0_11_synth;dist_mem_gen_0_dist_mem_gen_v8_0_11_synth_HD25;dist_mem_gen_0_dist_mem_gen_v8_0_11_synth_HD29;dist_mem_gen_0_rom;dist_mem_gen_0_rom_HD26;dist_mem_gen_0_rom_HD30;glbl,,,,,,,,
/home/pingwin/Dokumenty/Verilog/binarisation/binarisation.srcs/sources_1/new/tb_binarisation.v,1491394013,verilog,,,,tb_binarisation,,,,,,,,
