{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679602893666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679602893667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 23 16:21:33 2023 " "Processing started: Thu Mar 23 16:21:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679602893667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602893667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rgrewallab8VHDL -c rgrewallab8VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off rgrewallab8VHDL -c rgrewallab8VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602893667 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679602894257 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679602894257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgrewallab8vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgrewallab8vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rgrewallab8VHDL-shiftRegister " "Found design unit 1: rgrewallab8VHDL-shiftRegister" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679602908253 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgrewallab8VHDL " "Found entity 1: rgrewallab8VHDL" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679602908253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908253 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rgrewallab8VHDL " "Elaborating entity \"rgrewallab8VHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679602908296 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count rgrewallab8VHDL.vhd(20) " "VHDL Process Statement warning at rgrewallab8VHDL.vhd(20): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1679602908299 "|rgrewallab8VHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "loadValue rgrewallab8VHDL.vhd(20) " "VHDL Process Statement warning at rgrewallab8VHDL.vhd(20): inferring latch(es) for signal or variable \"loadValue\", which holds its previous value in one or more paths through the process" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1679602908299 "|rgrewallab8VHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex1 rgrewallab8VHDL.vhd(20) " "VHDL Process Statement warning at rgrewallab8VHDL.vhd(20): inferring latch(es) for signal or variable \"hex1\", which holds its previous value in one or more paths through the process" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1679602908300 "|rgrewallab8VHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex2 rgrewallab8VHDL.vhd(20) " "VHDL Process Statement warning at rgrewallab8VHDL.vhd(20): inferring latch(es) for signal or variable \"hex2\", which holds its previous value in one or more paths through the process" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1679602908300 "|rgrewallab8VHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex3 rgrewallab8VHDL.vhd(20) " "VHDL Process Statement warning at rgrewallab8VHDL.vhd(20): inferring latch(es) for signal or variable \"hex3\", which holds its previous value in one or more paths through the process" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1679602908300 "|rgrewallab8VHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex4 rgrewallab8VHDL.vhd(20) " "VHDL Process Statement warning at rgrewallab8VHDL.vhd(20): inferring latch(es) for signal or variable \"hex4\", which holds its previous value in one or more paths through the process" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1679602908300 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[0\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex4\[0\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908301 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[1\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex4\[1\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908301 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[2\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex4\[2\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908301 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[3\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex4\[3\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908301 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[4\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex4\[4\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908301 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[5\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex4\[5\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908301 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex4\[6\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex4\[6\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908302 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[0\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex3\[0\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908302 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[1\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex3\[1\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908302 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[2\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex3\[2\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908302 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[3\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex3\[3\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908302 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[4\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex3\[4\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908302 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[5\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex3\[5\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908302 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[6\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex3\[6\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908302 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[0\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex2\[0\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908302 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[1\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex2\[1\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908303 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[2\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex2\[2\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908303 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[3\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex2\[3\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908303 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[4\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex2\[4\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908303 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[5\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex2\[5\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908303 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[6\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex2\[6\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908303 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[0\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex1\[0\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908303 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[1\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex1\[1\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908303 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[2\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex1\[2\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908303 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[3\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex1\[3\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908303 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[4\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex1\[4\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908303 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[5\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex1\[5\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908303 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[6\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"hex1\[6\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908303 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadValue\[0\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"loadValue\[0\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908303 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadValue\[1\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"loadValue\[1\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908303 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadValue\[2\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"loadValue\[2\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908304 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadValue\[3\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"loadValue\[3\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908304 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[0\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908304 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[1\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908304 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[2\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908304 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[3\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908304 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[4\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908304 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[5\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908304 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[6\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908304 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[7\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908304 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[8\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908304 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[9\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908304 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[10\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908304 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[11\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908305 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[12\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908305 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[13\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908305 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[14\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908305 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[15\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908305 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[16\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908305 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[17\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908305 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[18\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908305 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[19\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908305 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[20\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908305 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[21\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908305 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[22\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908305 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[23\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908305 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[24\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908305 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[25\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908305 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[26\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908305 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[27\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908306 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[28\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908306 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[29\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908306 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[30\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908306 "|rgrewallab8VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] rgrewallab8VHDL.vhd(20) " "Inferred latch for \"count\[31\]\" at rgrewallab8VHDL.vhd(20)" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602908306 "|rgrewallab8VHDL"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex1\[2\]\$latch hex1\[1\]\$latch " "Duplicate LATCH primitive \"hex1\[2\]\$latch\" merged with LATCH primitive \"hex1\[1\]\$latch\"" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679602909148 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex1\[3\]\$latch hex1\[1\]\$latch " "Duplicate LATCH primitive \"hex1\[3\]\$latch\" merged with LATCH primitive \"hex1\[1\]\$latch\"" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679602909148 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex1\[6\]\$latch hex1\[1\]\$latch " "Duplicate LATCH primitive \"hex1\[6\]\$latch\" merged with LATCH primitive \"hex1\[1\]\$latch\"" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679602909148 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex2\[2\]\$latch hex2\[1\]\$latch " "Duplicate LATCH primitive \"hex2\[2\]\$latch\" merged with LATCH primitive \"hex2\[1\]\$latch\"" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679602909148 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex2\[3\]\$latch hex2\[1\]\$latch " "Duplicate LATCH primitive \"hex2\[3\]\$latch\" merged with LATCH primitive \"hex2\[1\]\$latch\"" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679602909148 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex2\[6\]\$latch hex2\[1\]\$latch " "Duplicate LATCH primitive \"hex2\[6\]\$latch\" merged with LATCH primitive \"hex2\[1\]\$latch\"" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679602909148 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex3\[2\]\$latch hex3\[1\]\$latch " "Duplicate LATCH primitive \"hex3\[2\]\$latch\" merged with LATCH primitive \"hex3\[1\]\$latch\"" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679602909148 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex3\[3\]\$latch hex3\[1\]\$latch " "Duplicate LATCH primitive \"hex3\[3\]\$latch\" merged with LATCH primitive \"hex3\[1\]\$latch\"" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679602909148 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex3\[6\]\$latch hex3\[1\]\$latch " "Duplicate LATCH primitive \"hex3\[6\]\$latch\" merged with LATCH primitive \"hex3\[1\]\$latch\"" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679602909148 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex4\[2\]\$latch hex4\[1\]\$latch " "Duplicate LATCH primitive \"hex4\[2\]\$latch\" merged with LATCH primitive \"hex4\[1\]\$latch\"" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679602909148 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex4\[3\]\$latch hex4\[1\]\$latch " "Duplicate LATCH primitive \"hex4\[3\]\$latch\" merged with LATCH primitive \"hex4\[1\]\$latch\"" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679602909148 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hex4\[6\]\$latch hex4\[1\]\$latch " "Duplicate LATCH primitive \"hex4\[6\]\$latch\" merged with LATCH primitive \"hex4\[1\]\$latch\"" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1679602909148 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1679602909148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "loadValue\[0\] " "Latch loadValue\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA choice\[1\] " "Ports D and ENA on the latch are fed by the same signal choice\[1\]" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679602909149 ""}  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679602909149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "loadValue\[1\] " "Latch loadValue\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA choice\[1\] " "Ports D and ENA on the latch are fed by the same signal choice\[1\]" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679602909149 ""}  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679602909149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "loadValue\[2\] " "Latch loadValue\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA choice\[1\] " "Ports D and ENA on the latch are fed by the same signal choice\[1\]" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679602909149 ""}  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679602909149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "loadValue\[3\] " "Latch loadValue\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA choice\[1\] " "Ports D and ENA on the latch are fed by the same signal choice\[1\]" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1679602909150 ""}  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1679602909150 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] VCC " "Pin \"hex1\[0\]\" is stuck at VCC" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679602909172 "|rgrewallab8VHDL|hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[4\] GND " "Pin \"hex1\[4\]\" is stuck at GND" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679602909172 "|rgrewallab8VHDL|hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] GND " "Pin \"hex1\[5\]\" is stuck at GND" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679602909172 "|rgrewallab8VHDL|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] VCC " "Pin \"hex2\[0\]\" is stuck at VCC" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679602909172 "|rgrewallab8VHDL|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] GND " "Pin \"hex2\[4\]\" is stuck at GND" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679602909172 "|rgrewallab8VHDL|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] GND " "Pin \"hex2\[5\]\" is stuck at GND" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679602909172 "|rgrewallab8VHDL|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] VCC " "Pin \"hex3\[0\]\" is stuck at VCC" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679602909172 "|rgrewallab8VHDL|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] GND " "Pin \"hex3\[4\]\" is stuck at GND" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679602909172 "|rgrewallab8VHDL|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] GND " "Pin \"hex3\[5\]\" is stuck at GND" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679602909172 "|rgrewallab8VHDL|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[0\] VCC " "Pin \"hex4\[0\]\" is stuck at VCC" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679602909172 "|rgrewallab8VHDL|hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[4\] GND " "Pin \"hex4\[4\]\" is stuck at GND" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679602909172 "|rgrewallab8VHDL|hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[5\] GND " "Pin \"hex4\[5\]\" is stuck at GND" {  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679602909172 "|rgrewallab8VHDL|hex4[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1679602909172 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679602909365 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679602909912 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679602909912 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "121 " "Implemented 121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679602909980 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679602909980 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679602909980 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679602909980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679602910027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 23 16:21:50 2023 " "Processing ended: Thu Mar 23 16:21:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679602910027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679602910027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679602910027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679602910027 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1679602911605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679602911605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 23 16:21:51 2023 " "Processing started: Thu Mar 23 16:21:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679602911605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1679602911605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rgrewallab8VHDL -c rgrewallab8VHDL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off rgrewallab8VHDL -c rgrewallab8VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1679602911606 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1679602911760 ""}
{ "Info" "0" "" "Project  = rgrewallab8VHDL" {  } {  } 0 0 "Project  = rgrewallab8VHDL" 0 0 "Fitter" 0 0 1679602911760 ""}
{ "Info" "0" "" "Revision = rgrewallab8VHDL" {  } {  } 0 0 "Revision = rgrewallab8VHDL" 0 0 "Fitter" 0 0 1679602911760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1679602911935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1679602911936 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rgrewallab8VHDL 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"rgrewallab8VHDL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1679602911948 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679602912009 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679602912009 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1679602912520 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1679602912565 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1679602912770 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1679602928313 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679602928363 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1679602928368 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679602928368 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679602928369 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1679602928369 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1679602928369 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1679602928369 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1679602928369 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1679602928370 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1679602928370 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679602928422 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "39 " "The Timing Analyzer is analyzing 39 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1679602940931 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rgrewallab8VHDL.sdc " "Synopsys Design Constraints File file not found: 'rgrewallab8VHDL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1679602940931 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1679602940932 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "count\[0\]~0\|combout " "Node \"count\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679602940933 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~0\|datac " "Node \"count\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679602940933 ""}  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679602940933 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1679602940935 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1679602940935 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1679602940935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1679602940940 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1679602941075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679602944521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1679602947808 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1679602950208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679602950208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1679602952037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1679602960987 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1679602960987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1679602969514 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1679602969514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679602969517 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1679602971318 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679602971360 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679602971871 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679602971872 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679602972417 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679602977534 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/output_files/rgrewallab8VHDL.fit.smsg " "Generated suppressed messages file C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/output_files/rgrewallab8VHDL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1679602978108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6173 " "Peak virtual memory: 6173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679602978925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 23 16:22:58 2023 " "Processing ended: Thu Mar 23 16:22:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679602978925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679602978925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679602978925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1679602978925 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1679602980811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679602980815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 23 16:23:00 2023 " "Processing started: Thu Mar 23 16:23:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679602980815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1679602980815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off rgrewallab8VHDL -c rgrewallab8VHDL " "Command: quartus_asm --read_settings_files=off --write_settings_files=off rgrewallab8VHDL -c rgrewallab8VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1679602980815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1679602982084 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1679602989184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679602989801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 23 16:23:09 2023 " "Processing ended: Thu Mar 23 16:23:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679602989801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679602989801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679602989801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1679602989801 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1679602990573 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1679602991502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679602991502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 23 16:23:10 2023 " "Processing started: Thu Mar 23 16:23:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679602991502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1679602991502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rgrewallab8VHDL -c rgrewallab8VHDL " "Command: quartus_sta rgrewallab8VHDL -c rgrewallab8VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1679602991503 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1679602991670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1679602992499 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1679602992499 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679602992555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679602992555 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "39 " "The Timing Analyzer is analyzing 39 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1679602993178 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rgrewallab8VHDL.sdc " "Synopsys Design Constraints File file not found: 'rgrewallab8VHDL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1679602993217 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1679602993217 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name P P " "create_clock -period 1.000 -name P P" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1679602993218 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679602993218 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "count\[0\]~0\|combout " "Node \"count\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679602993219 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~0\|dataa " "Node \"count\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679602993219 ""}  } { { "rgrewallab8VHDL.vhd" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/rgrewallab8VHDL.vhd" 20 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1679602993219 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1679602993220 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679602993221 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1679602993221 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1679602993233 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1679602993253 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1679602993253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.086 " "Worst-case setup slack is -8.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602993264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602993264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.086            -271.273 P  " "   -8.086            -271.273 P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602993264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679602993264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.792 " "Worst-case hold slack is 0.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602993269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602993269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.792               0.000 P  " "    0.792               0.000 P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602993269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679602993269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.869 " "Worst-case recovery slack is -4.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602993282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602993282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.869            -135.472 P  " "   -4.869            -135.472 P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602993282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679602993282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.732 " "Worst-case removal slack is 1.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602993287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602993287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.732               0.000 P  " "    1.732               0.000 P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602993287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679602993287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.038 " "Worst-case minimum pulse width slack is -0.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602993300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602993300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038              -0.085 P  " "   -0.038              -0.085 P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602993300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679602993300 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1679602993318 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1679602993357 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1679602994526 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679602994628 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1679602994639 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1679602994639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.053 " "Worst-case setup slack is -8.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602994647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602994647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.053            -267.289 P  " "   -8.053            -267.289 P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602994647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679602994647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.799 " "Worst-case hold slack is 0.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602994654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602994654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 P  " "    0.799               0.000 P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602994654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679602994654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.760 " "Worst-case recovery slack is -4.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602994664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602994664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.760            -132.919 P  " "   -4.760            -132.919 P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602994664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679602994664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.595 " "Worst-case removal slack is 1.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602994669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602994669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.595               0.000 P  " "    1.595               0.000 P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602994669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679602994669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.053 " "Worst-case minimum pulse width slack is 0.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602994679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602994679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 P  " "    0.053               0.000 P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602994679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679602994679 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1679602994692 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1679602994897 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1679602995853 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679602995930 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1679602995932 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1679602995932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.787 " "Worst-case setup slack is -4.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602995938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602995938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.787            -150.518 P  " "   -4.787            -150.518 P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602995938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679602995938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.515 " "Worst-case hold slack is 0.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602995950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602995950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.515               0.000 P  " "    0.515               0.000 P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602995950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679602995950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.085 " "Worst-case recovery slack is -3.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602995959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602995959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.085             -83.500 P  " "   -3.085             -83.500 P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602995959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679602995959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.050 " "Worst-case removal slack is 1.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602995968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602995968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.050               0.000 P  " "    1.050               0.000 P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602995968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679602995968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.119 " "Worst-case minimum pulse width slack is -0.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602995974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602995974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.119              -3.212 P  " "   -0.119              -3.212 P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602995974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679602995974 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1679602995988 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679602996247 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1679602996249 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1679602996249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.247 " "Worst-case setup slack is -4.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602996260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602996260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.247            -134.782 P  " "   -4.247            -134.782 P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602996260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679602996260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.475 " "Worst-case hold slack is 0.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602996269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602996269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 P  " "    0.475               0.000 P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602996269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679602996269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.615 " "Worst-case recovery slack is -2.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602996276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602996276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.615             -70.705 P  " "   -2.615             -70.705 P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602996276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679602996276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.879 " "Worst-case removal slack is 0.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602996287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602996287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.879               0.000 P  " "    0.879               0.000 P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602996287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679602996287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.096 " "Worst-case minimum pulse width slack is -0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602996299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602996299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096              -2.717 P  " "   -0.096              -2.717 P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679602996299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679602996299 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1679602998452 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1679602998453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5122 " "Peak virtual memory: 5122 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679602998570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 23 16:23:18 2023 " "Processing ended: Thu Mar 23 16:23:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679602998570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679602998570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679602998570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1679602998570 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1679602999835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679602999836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 23 16:23:19 2023 " "Processing started: Thu Mar 23 16:23:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679602999836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1679602999836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off rgrewallab8VHDL -c rgrewallab8VHDL " "Command: quartus_eda --read_settings_files=off --write_settings_files=off rgrewallab8VHDL -c rgrewallab8VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1679602999836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1679603001102 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rgrewallab8VHDL.vo C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/simulation/questa/ simulation " "Generated file rgrewallab8VHDL.vo in folder \"C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/VHDL/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1679603001180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679603001246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 23 16:23:21 2023 " "Processing ended: Thu Mar 23 16:23:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679603001246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679603001246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679603001246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1679603001246 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus Prime Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1679603001988 ""}
