{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 13 21:29:44 2018 " "Info: Processing started: Tue Nov 13 21:29:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DDS -c DDS --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DDS -c DDS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "LCD:dds_LCD\|LUT_DATA\[0\] " "Warning: Node \"LCD:dds_LCD\|LUT_DATA\[0\]\" is a latch" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD:dds_LCD\|LUT_DATA\[1\] " "Warning: Node \"LCD:dds_LCD\|LUT_DATA\[1\]\" is a latch" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD:dds_LCD\|LUT_DATA\[2\] " "Warning: Node \"LCD:dds_LCD\|LUT_DATA\[2\]\" is a latch" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD:dds_LCD\|LUT_DATA\[3\] " "Warning: Node \"LCD:dds_LCD\|LUT_DATA\[3\]\" is a latch" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD:dds_LCD\|LUT_DATA\[4\] " "Warning: Node \"LCD:dds_LCD\|LUT_DATA\[4\]\" is a latch" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD:dds_LCD\|LUT_DATA\[5\] " "Warning: Node \"LCD:dds_LCD\|LUT_DATA\[5\]\" is a latch" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD:dds_LCD\|LUT_DATA\[6\] " "Warning: Node \"LCD:dds_LCD\|LUT_DATA\[6\]\" is a latch" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD:dds_LCD\|LUT_DATA\[7\] " "Warning: Node \"LCD:dds_LCD\|LUT_DATA\[7\]\" is a latch" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCD:dds_LCD\|LUT_DATA\[8\] " "Warning: Node \"LCD:dds_LCD\|LUT_DATA\[8\]\" is a latch" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_fc " "Info: Assuming node \"CLK_fc\" is an undefined clock" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 6 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_fc" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "phase_select " "Info: Assuming node \"phase_select\" is an undefined clock" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 9 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "phase_select" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "LCD:dds_LCD\|WideOr8~0 " "Info: Detected gated clock \"LCD:dds_LCD\|WideOr8~0\" as buffer" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD:dds_LCD\|WideOr8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LCD:dds_LCD\|WideOr8~1 " "Info: Detected gated clock \"LCD:dds_LCD\|WideOr8~1\" as buffer" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD:dds_LCD\|WideOr8~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LCD:dds_LCD\|LUT_INDEX\[4\] " "Info: Detected ripple clock \"LCD:dds_LCD\|LUT_INDEX\[4\]\" as buffer" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD:dds_LCD\|LUT_INDEX\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LCD:dds_LCD\|LUT_INDEX\[1\] " "Info: Detected ripple clock \"LCD:dds_LCD\|LUT_INDEX\[1\]\" as buffer" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD:dds_LCD\|LUT_INDEX\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LCD:dds_LCD\|LUT_INDEX\[5\] " "Info: Detected ripple clock \"LCD:dds_LCD\|LUT_INDEX\[5\]\" as buffer" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD:dds_LCD\|LUT_INDEX\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LCD:dds_LCD\|LUT_INDEX\[2\] " "Info: Detected ripple clock \"LCD:dds_LCD\|LUT_INDEX\[2\]\" as buffer" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD:dds_LCD\|LUT_INDEX\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LCD:dds_LCD\|LUT_INDEX\[3\] " "Info: Detected ripple clock \"LCD:dds_LCD\|LUT_INDEX\[3\]\" as buffer" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } } { "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD:dds_LCD\|LUT_INDEX\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "altera_internal_jtag~TCKUTAP register memory sld_hub:sld_hub_inst\|virtual_ir_scan_reg DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a15~portb_we_reg 163.03 MHz Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" Internal fmax is restricted to 163.03 MHz between source register \"sld_hub:sld_hub_inst\|virtual_ir_scan_reg\" and destination memory \"DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a15~portb_we_reg\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.480 ns + Longest register memory " "Info: + Longest register to memory delay is 4.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|virtual_ir_scan_reg 1 REG LCFF_X30_Y23_N25 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y23_N25; Fanout = 19; REG Node = 'sld_hub:sld_hub_inst\|virtual_ir_scan_reg'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "F:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.275 ns) 1.143 ns DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_incr_addr~2 2 COMB LCCOMB_X30_Y21_N20 3 " "Info: 2: + IC(0.868 ns) + CELL(0.275 ns) = 1.143 ns; Loc. = LCCOMB_X30_Y21_N20; Fanout = 3; COMB Node = 'DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_incr_addr~2'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2 } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "F:/altera/90sp2/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.393 ns) 1.992 ns DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|decode_1oa:decode5\|eq_node\[1\]~1 3 COMB LCCOMB_X29_Y21_N22 10 " "Info: 3: + IC(0.456 ns) + CELL(0.393 ns) = 1.992 ns; Loc. = LCCOMB_X29_Y21_N22; Fanout = 10; COMB Node = 'DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|decode_1oa:decode5\|eq_node\[1\]~1'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|decode_1oa:decode5|eq_node[1]~1 } "NODE_NAME" } } { "db/decode_1oa.tdf" "" { Text "F:/nuaa_homework/DDS/db/decode_1oa.tdf" 29 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.176 ns) + CELL(0.312 ns) 4.480 ns DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a15~portb_we_reg 4 MEM M4K_X13_Y23 1 " "Info: 4: + IC(2.176 ns) + CELL(0.312 ns) = 4.480 ns; Loc. = M4K_X13_Y23; Fanout = 1; MEM Node = 'DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a15~portb_we_reg'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|decode_1oa:decode5|eq_node[1]~1 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~portb_we_reg } "NODE_NAME" } } { "db/altsyncram_44b2.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 516 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.980 ns ( 21.88 % ) " "Info: Total cell delay = 0.980 ns ( 21.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.500 ns ( 78.13 % ) " "Info: Total interconnect delay = 3.500 ns ( 78.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.480 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|decode_1oa:decode5|eq_node[1]~1 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~portb_we_reg } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.480 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2 {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|decode_1oa:decode5|eq_node[1]~1 {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~portb_we_reg {} } { 0.000ns 0.868ns 0.456ns 2.176ns } { 0.000ns 0.275ns 0.393ns 0.312ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.081 ns - Smallest " "Info: - Smallest clock skew is 0.081 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.526 ns + Shortest memory " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination memory is 4.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 406 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 406; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.689 ns) 4.526 ns DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a15~portb_we_reg 3 MEM M4K_X13_Y23 1 " "Info: 3: + IC(0.963 ns) + CELL(0.689 ns) = 4.526 ns; Loc. = M4K_X13_Y23; Fanout = 1; MEM Node = 'DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a15~portb_we_reg'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { altera_internal_jtag~TCKUTAPclkctrl DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~portb_we_reg } "NODE_NAME" } } { "db/altsyncram_44b2.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 516 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.689 ns ( 15.22 % ) " "Info: Total cell delay = 0.689 ns ( 15.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.837 ns ( 84.78 % ) " "Info: Total interconnect delay = 3.837 ns ( 84.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.526 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~portb_we_reg } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.526 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~portb_we_reg {} } { 0.000ns 2.874ns 0.963ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.445 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 406 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 406; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 4.445 ns sld_hub:sld_hub_inst\|virtual_ir_scan_reg 3 REG LCFF_X30_Y23_N25 19 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 4.445 ns; Loc. = LCFF_X30_Y23_N25; Fanout = 19; REG Node = 'sld_hub:sld_hub_inst\|virtual_ir_scan_reg'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "F:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.08 % ) " "Info: Total cell delay = 0.537 ns ( 12.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.908 ns ( 87.92 % ) " "Info: Total interconnect delay = 3.908 ns ( 87.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.445 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.445 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|virtual_ir_scan_reg {} } { 0.000ns 2.874ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.526 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~portb_we_reg } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.526 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~portb_we_reg {} } { 0.000ns 2.874ns 0.963ns } { 0.000ns 0.000ns 0.689ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.445 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.445 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|virtual_ir_scan_reg {} } { 0.000ns 2.874ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "F:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 304 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_44b2.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 516 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.480 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|decode_1oa:decode5|eq_node[1]~1 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~portb_we_reg } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.480 ns" { sld_hub:sld_hub_inst|virtual_ir_scan_reg {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2 {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|decode_1oa:decode5|eq_node[1]~1 {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~portb_we_reg {} } { 0.000ns 0.868ns 0.456ns 2.176ns } { 0.000ns 0.275ns 0.393ns 0.312ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.526 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~portb_we_reg } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.526 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~portb_we_reg {} } { 0.000ns 2.874ns 0.963ns } { 0.000ns 0.000ns 0.689ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.445 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|virtual_ir_scan_reg } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.445 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|virtual_ir_scan_reg {} } { 0.000ns 2.874ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~portb_we_reg } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a15~portb_we_reg {} } {  } {  } "" } } { "db/altsyncram_44b2.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 516 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK_fc register memory phase_counter\[29\] DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a7~porta_address_reg0 163.03 MHz Internal " "Info: Clock \"CLK_fc\" Internal fmax is restricted to 163.03 MHz between source register \"phase_counter\[29\]\" and destination memory \"DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a7~porta_address_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.052 ns + Longest register memory " "Info: + Longest register to memory delay is 3.052 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns phase_counter\[29\] 1 REG LCFF_X21_Y22_N29 241 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y22_N29; Fanout = 241; REG Node = 'phase_counter\[29\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase_counter[29] } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.420 ns) + CELL(0.632 ns) 3.052 ns DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a7~porta_address_reg0 2 MEM M4K_X52_Y22 1 " "Info: 2: + IC(2.420 ns) + CELL(0.632 ns) = 3.052 ns; Loc. = M4K_X52_Y22; Fanout = 1; MEM Node = 'DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a7~porta_address_reg0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.052 ns" { phase_counter[29] DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_44b2.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 268 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.632 ns ( 20.71 % ) " "Info: Total cell delay = 0.632 ns ( 20.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.420 ns ( 79.29 % ) " "Info: Total interconnect delay = 2.420 ns ( 79.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.052 ns" { phase_counter[29] DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.052 ns" { phase_counter[29] {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0 {} } { 0.000ns 2.420ns } { 0.000ns 0.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.050 ns - Smallest " "Info: - Smallest clock skew is 0.050 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_fc destination 2.732 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK_fc\" to destination memory is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_fc 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_fc'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_fc } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_fc~clkctrl 2 COMB CLKCTRL_G2 327 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 327; COMB Node = 'CLK_fc~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_fc CLK_fc~clkctrl } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.661 ns) 2.732 ns DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a7~porta_address_reg0 3 MEM M4K_X52_Y22 1 " "Info: 3: + IC(0.954 ns) + CELL(0.661 ns) = 2.732 ns; Loc. = M4K_X52_Y22; Fanout = 1; MEM Node = 'DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a7~porta_address_reg0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { CLK_fc~clkctrl DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_44b2.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 268 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.76 % ) " "Info: Total cell delay = 1.660 ns ( 60.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.072 ns ( 39.24 % ) " "Info: Total interconnect delay = 1.072 ns ( 39.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { CLK_fc CLK_fc~clkctrl DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { CLK_fc {} CLK_fc~combout {} CLK_fc~clkctrl {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.954ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_fc source 2.682 ns - Longest register " "Info: - Longest clock path from clock \"CLK_fc\" to source register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_fc 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_fc'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_fc } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_fc~clkctrl 2 COMB CLKCTRL_G2 327 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 327; COMB Node = 'CLK_fc~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_fc CLK_fc~clkctrl } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns phase_counter\[29\] 3 REG LCFF_X21_Y22_N29 241 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X21_Y22_N29; Fanout = 241; REG Node = 'phase_counter\[29\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { CLK_fc~clkctrl phase_counter[29] } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { CLK_fc CLK_fc~clkctrl phase_counter[29] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { CLK_fc {} CLK_fc~combout {} CLK_fc~clkctrl {} phase_counter[29] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { CLK_fc CLK_fc~clkctrl DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { CLK_fc {} CLK_fc~combout {} CLK_fc~clkctrl {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.954ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { CLK_fc CLK_fc~clkctrl phase_counter[29] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { CLK_fc {} CLK_fc~combout {} CLK_fc~clkctrl {} phase_counter[29] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_44b2.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 268 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.052 ns" { phase_counter[29] DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.052 ns" { phase_counter[29] {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0 {} } { 0.000ns 2.420ns } { 0.000ns 0.632ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { CLK_fc CLK_fc~clkctrl DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { CLK_fc {} CLK_fc~combout {} CLK_fc~clkctrl {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.954ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { CLK_fc CLK_fc~clkctrl phase_counter[29] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { CLK_fc {} CLK_fc~combout {} CLK_fc~clkctrl {} phase_counter[29] {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a7~porta_address_reg0 {} } {  } {  } "" } } { "db/altsyncram_44b2.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 268 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "phase_select register register phase phase 450.05 MHz Internal " "Info: Clock \"phase_select\" Internal fmax is restricted to 450.05 MHz between source register \"phase\" and destination register \"phase\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns phase 1 REG LCFF_X64_Y20_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y20_N17; Fanout = 3; REG Node = 'phase'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns phase~0 2 COMB LCCOMB_X64_Y20_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X64_Y20_N16; Fanout = 1; COMB Node = 'phase~0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { phase phase~0 } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns phase 3 REG LCFF_X64_Y20_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X64_Y20_N17; Fanout = 3; REG Node = 'phase'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { phase~0 phase } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { phase phase~0 phase } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { phase {} phase~0 {} phase {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "phase_select destination 2.013 ns + Shortest register " "Info: + Shortest clock path from clock \"phase_select\" to destination register is 2.013 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns phase_select 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'phase_select'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase_select } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.537 ns) 2.013 ns phase 2 REG LCFF_X64_Y20_N17 3 " "Info: 2: + IC(0.634 ns) + CELL(0.537 ns) = 2.013 ns; Loc. = LCFF_X64_Y20_N17; Fanout = 3; REG Node = 'phase'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { phase_select phase } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 68.50 % ) " "Info: Total cell delay = 1.379 ns ( 68.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.634 ns ( 31.50 % ) " "Info: Total interconnect delay = 0.634 ns ( 31.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { phase_select phase } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.013 ns" { phase_select {} phase_select~combout {} phase {} } { 0.000ns 0.000ns 0.634ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "phase_select source 2.013 ns - Longest register " "Info: - Longest clock path from clock \"phase_select\" to source register is 2.013 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns phase_select 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'phase_select'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase_select } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.537 ns) 2.013 ns phase 2 REG LCFF_X64_Y20_N17 3 " "Info: 2: + IC(0.634 ns) + CELL(0.537 ns) = 2.013 ns; Loc. = LCFF_X64_Y20_N17; Fanout = 3; REG Node = 'phase'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { phase_select phase } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 68.50 % ) " "Info: Total cell delay = 1.379 ns ( 68.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.634 ns ( 31.50 % ) " "Info: Total interconnect delay = 0.634 ns ( 31.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { phase_select phase } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.013 ns" { phase_select {} phase_select~combout {} phase {} } { 0.000ns 0.000ns 0.634ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { phase_select phase } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.013 ns" { phase_select {} phase_select~combout {} phase {} } { 0.000ns 0.000ns 0.634ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { phase phase~0 phase } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { phase {} phase~0 {} phase {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { phase_select phase } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.013 ns" { phase_select {} phase_select~combout {} phase {} } { 0.000ns 0.000ns 0.634ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { phase {} } {  } {  } "" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 27 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK_fc 54 " "Warning: Circuit may not operate. Detected 54 non-operational path(s) clocked by clock \"CLK_fc\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "LCD:dds_LCD\|LUT_INDEX\[0\] LCD:dds_LCD\|LUT_DATA\[6\] CLK_fc 3.28 ns " "Info: Found hold time violation between source  pin or register \"LCD:dds_LCD\|LUT_INDEX\[0\]\" and destination pin or register \"LCD:dds_LCD\|LUT_DATA\[6\]\" for clock \"CLK_fc\" (Hold time is 3.28 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.994 ns + Largest " "Info: + Largest clock skew is 4.994 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_fc destination 7.649 ns + Longest register " "Info: + Longest clock path from clock \"CLK_fc\" to destination register is 7.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_fc 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_fc'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_fc } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.787 ns) 3.070 ns LCD:dds_LCD\|LUT_INDEX\[1\] 2 REG LCFF_X7_Y26_N9 17 " "Info: 2: + IC(1.284 ns) + CELL(0.787 ns) = 3.070 ns; Loc. = LCFF_X7_Y26_N9; Fanout = 17; REG Node = 'LCD:dds_LCD\|LUT_INDEX\[1\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { CLK_fc LCD:dds_LCD|LUT_INDEX[1] } "NODE_NAME" } } { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.438 ns) 4.248 ns LCD:dds_LCD\|WideOr8~0 3 COMB LCCOMB_X6_Y26_N12 1 " "Info: 3: + IC(0.740 ns) + CELL(0.438 ns) = 4.248 ns; Loc. = LCCOMB_X6_Y26_N12; Fanout = 1; COMB Node = 'LCD:dds_LCD\|WideOr8~0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { LCD:dds_LCD|LUT_INDEX[1] LCD:dds_LCD|WideOr8~0 } "NODE_NAME" } } { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 4.646 ns LCD:dds_LCD\|WideOr8~1 4 COMB LCCOMB_X6_Y26_N22 1 " "Info: 4: + IC(0.248 ns) + CELL(0.150 ns) = 4.646 ns; Loc. = LCCOMB_X6_Y26_N22; Fanout = 1; COMB Node = 'LCD:dds_LCD\|WideOr8~1'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { LCD:dds_LCD|WideOr8~0 LCD:dds_LCD|WideOr8~1 } "NODE_NAME" } } { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.504 ns) + CELL(0.000 ns) 6.150 ns LCD:dds_LCD\|WideOr8~1clkctrl 5 COMB CLKCTRL_G1 9 " "Info: 5: + IC(1.504 ns) + CELL(0.000 ns) = 6.150 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'LCD:dds_LCD\|WideOr8~1clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { LCD:dds_LCD|WideOr8~1 LCD:dds_LCD|WideOr8~1clkctrl } "NODE_NAME" } } { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(0.150 ns) 7.649 ns LCD:dds_LCD\|LUT_DATA\[6\] 6 REG LCCOMB_X6_Y26_N28 1 " "Info: 6: + IC(1.349 ns) + CELL(0.150 ns) = 7.649 ns; Loc. = LCCOMB_X6_Y26_N28; Fanout = 1; REG Node = 'LCD:dds_LCD\|LUT_DATA\[6\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { LCD:dds_LCD|WideOr8~1clkctrl LCD:dds_LCD|LUT_DATA[6] } "NODE_NAME" } } { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.524 ns ( 33.00 % ) " "Info: Total cell delay = 2.524 ns ( 33.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.125 ns ( 67.00 % ) " "Info: Total interconnect delay = 5.125 ns ( 67.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.649 ns" { CLK_fc LCD:dds_LCD|LUT_INDEX[1] LCD:dds_LCD|WideOr8~0 LCD:dds_LCD|WideOr8~1 LCD:dds_LCD|WideOr8~1clkctrl LCD:dds_LCD|LUT_DATA[6] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.649 ns" { CLK_fc {} CLK_fc~combout {} LCD:dds_LCD|LUT_INDEX[1] {} LCD:dds_LCD|WideOr8~0 {} LCD:dds_LCD|WideOr8~1 {} LCD:dds_LCD|WideOr8~1clkctrl {} LCD:dds_LCD|LUT_DATA[6] {} } { 0.000ns 0.000ns 1.284ns 0.740ns 0.248ns 1.504ns 1.349ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_fc source 2.655 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_fc\" to source register is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_fc 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_fc'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_fc } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_fc~clkctrl 2 COMB CLKCTRL_G2 327 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 327; COMB Node = 'CLK_fc~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_fc CLK_fc~clkctrl } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 2.655 ns LCD:dds_LCD\|LUT_INDEX\[0\] 3 REG LCFF_X5_Y26_N27 16 " "Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X5_Y26_N27; Fanout = 16; REG Node = 'LCD:dds_LCD\|LUT_INDEX\[0\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { CLK_fc~clkctrl LCD:dds_LCD|LUT_INDEX[0] } "NODE_NAME" } } { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.85 % ) " "Info: Total cell delay = 1.536 ns ( 57.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.119 ns ( 42.15 % ) " "Info: Total interconnect delay = 1.119 ns ( 42.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { CLK_fc CLK_fc~clkctrl LCD:dds_LCD|LUT_INDEX[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { CLK_fc {} CLK_fc~combout {} CLK_fc~clkctrl {} LCD:dds_LCD|LUT_INDEX[0] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.649 ns" { CLK_fc LCD:dds_LCD|LUT_INDEX[1] LCD:dds_LCD|WideOr8~0 LCD:dds_LCD|WideOr8~1 LCD:dds_LCD|WideOr8~1clkctrl LCD:dds_LCD|LUT_DATA[6] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.649 ns" { CLK_fc {} CLK_fc~combout {} LCD:dds_LCD|LUT_INDEX[1] {} LCD:dds_LCD|WideOr8~0 {} LCD:dds_LCD|WideOr8~1 {} LCD:dds_LCD|WideOr8~1clkctrl {} LCD:dds_LCD|LUT_DATA[6] {} } { 0.000ns 0.000ns 1.284ns 0.740ns 0.248ns 1.504ns 1.349ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.150ns 0.000ns 0.150ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { CLK_fc CLK_fc~clkctrl LCD:dds_LCD|LUT_INDEX[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { CLK_fc {} CLK_fc~combout {} CLK_fc~clkctrl {} LCD:dds_LCD|LUT_INDEX[0] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.464 ns - Shortest register register " "Info: - Shortest register to register delay is 1.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD:dds_LCD\|LUT_INDEX\[0\] 1 REG LCFF_X5_Y26_N27 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y26_N27; Fanout = 16; REG Node = 'LCD:dds_LCD\|LUT_INDEX\[0\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD:dds_LCD|LUT_INDEX[0] } "NODE_NAME" } } { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.393 ns) 0.933 ns LCD:dds_LCD\|Decoder0~1 2 COMB LCCOMB_X6_Y26_N16 1 " "Info: 2: + IC(0.540 ns) + CELL(0.393 ns) = 0.933 ns; Loc. = LCCOMB_X6_Y26_N16; Fanout = 1; COMB Node = 'LCD:dds_LCD\|Decoder0~1'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { LCD:dds_LCD|LUT_INDEX[0] LCD:dds_LCD|Decoder0~1 } "NODE_NAME" } } { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 1.464 ns LCD:dds_LCD\|LUT_DATA\[6\] 3 REG LCCOMB_X6_Y26_N28 1 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 1.464 ns; Loc. = LCCOMB_X6_Y26_N28; Fanout = 1; REG Node = 'LCD:dds_LCD\|LUT_DATA\[6\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { LCD:dds_LCD|Decoder0~1 LCD:dds_LCD|LUT_DATA[6] } "NODE_NAME" } } { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.668 ns ( 45.63 % ) " "Info: Total cell delay = 0.668 ns ( 45.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.796 ns ( 54.37 % ) " "Info: Total interconnect delay = 0.796 ns ( 54.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { LCD:dds_LCD|LUT_INDEX[0] LCD:dds_LCD|Decoder0~1 LCD:dds_LCD|LUT_DATA[6] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.464 ns" { LCD:dds_LCD|LUT_INDEX[0] {} LCD:dds_LCD|Decoder0~1 {} LCD:dds_LCD|LUT_DATA[6] {} } { 0.000ns 0.540ns 0.256ns } { 0.000ns 0.393ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.649 ns" { CLK_fc LCD:dds_LCD|LUT_INDEX[1] LCD:dds_LCD|WideOr8~0 LCD:dds_LCD|WideOr8~1 LCD:dds_LCD|WideOr8~1clkctrl LCD:dds_LCD|LUT_DATA[6] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.649 ns" { CLK_fc {} CLK_fc~combout {} LCD:dds_LCD|LUT_INDEX[1] {} LCD:dds_LCD|WideOr8~0 {} LCD:dds_LCD|WideOr8~1 {} LCD:dds_LCD|WideOr8~1clkctrl {} LCD:dds_LCD|LUT_DATA[6] {} } { 0.000ns 0.000ns 1.284ns 0.740ns 0.248ns 1.504ns 1.349ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.150ns 0.000ns 0.150ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { CLK_fc CLK_fc~clkctrl LCD:dds_LCD|LUT_INDEX[0] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { CLK_fc {} CLK_fc~combout {} CLK_fc~clkctrl {} LCD:dds_LCD|LUT_INDEX[0] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { LCD:dds_LCD|LUT_INDEX[0] LCD:dds_LCD|Decoder0~1 LCD:dds_LCD|LUT_DATA[6] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.464 ns" { LCD:dds_LCD|LUT_INDEX[0] {} LCD:dds_LCD|Decoder0~1 {} LCD:dds_LCD|LUT_DATA[6] {} } { 0.000ns 0.540ns 0.256ns } { 0.000ns 0.393ns 0.275ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "phase_counter\[20\] RST CLK_fc 5.367 ns register " "Info: tsu for register \"phase_counter\[20\]\" (data pin = \"RST\", clock pin = \"CLK_fc\") is 5.367 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.083 ns + Longest pin register " "Info: + Longest pin to register delay is 8.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns RST 1 PIN PIN_G26 91 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 91; PIN Node = 'RST'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.561 ns) + CELL(0.660 ns) 8.083 ns phase_counter\[20\] 2 REG LCFF_X20_Y22_N9 20 " "Info: 2: + IC(6.561 ns) + CELL(0.660 ns) = 8.083 ns; Loc. = LCFF_X20_Y22_N9; Fanout = 20; REG Node = 'phase_counter\[20\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.221 ns" { RST phase_counter[20] } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 18.83 % ) " "Info: Total cell delay = 1.522 ns ( 18.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.561 ns ( 81.17 % ) " "Info: Total interconnect delay = 6.561 ns ( 81.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.083 ns" { RST phase_counter[20] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.083 ns" { RST {} RST~combout {} phase_counter[20] {} } { 0.000ns 0.000ns 6.561ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_fc destination 2.680 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_fc\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_fc 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_fc'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_fc } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_fc~clkctrl 2 COMB CLKCTRL_G2 327 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 327; COMB Node = 'CLK_fc~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_fc CLK_fc~clkctrl } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns phase_counter\[20\] 3 REG LCFF_X20_Y22_N9 20 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X20_Y22_N9; Fanout = 20; REG Node = 'phase_counter\[20\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CLK_fc~clkctrl phase_counter[20] } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK_fc CLK_fc~clkctrl phase_counter[20] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLK_fc {} CLK_fc~combout {} CLK_fc~clkctrl {} phase_counter[20] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.083 ns" { RST phase_counter[20] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.083 ns" { RST {} RST~combout {} phase_counter[20] {} } { 0.000ns 0.000ns 6.561ns } { 0.000ns 0.862ns 0.660ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK_fc CLK_fc~clkctrl phase_counter[20] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLK_fc {} CLK_fc~combout {} CLK_fc~clkctrl {} phase_counter[20] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_fc VGA_R\[4\] DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a4~porta_address_reg0 13.005 ns memory " "Info: tco from clock \"CLK_fc\" to destination pin \"VGA_R\[4\]\" through memory \"DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a4~porta_address_reg0\" is 13.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_fc source 2.736 ns + Longest memory " "Info: + Longest clock path from clock \"CLK_fc\" to source memory is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_fc 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_fc'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_fc } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_fc~clkctrl 2 COMB CLKCTRL_G2 327 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 327; COMB Node = 'CLK_fc~clkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_fc CLK_fc~clkctrl } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.661 ns) 2.736 ns DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a4~porta_address_reg0 3 MEM M4K_X52_Y21 1 " "Info: 3: + IC(0.958 ns) + CELL(0.661 ns) = 2.736 ns; Loc. = M4K_X52_Y21; Fanout = 1; MEM Node = 'DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a4~porta_address_reg0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { CLK_fc~clkctrl DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_44b2.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.67 % ) " "Info: Total cell delay = 1.660 ns ( 60.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.076 ns ( 39.33 % ) " "Info: Total interconnect delay = 1.076 ns ( 39.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { CLK_fc CLK_fc~clkctrl DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg0 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { CLK_fc {} CLK_fc~combout {} CLK_fc~clkctrl {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.958ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_44b2.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 175 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.060 ns + Longest memory pin " "Info: + Longest memory to pin delay is 10.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a4~porta_address_reg0 1 MEM M4K_X52_Y21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y21; Fanout = 1; MEM Node = 'DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a4~porta_address_reg0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_44b2.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a4 2 MEM M4K_X52_Y21 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y21; Fanout = 1; MEM Node = 'DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|ram_block3a4'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg0 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4 } "NODE_NAME" } } { "db/altsyncram_44b2.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 175 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.352 ns) + CELL(0.438 ns) 5.783 ns DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|mux_qjb:mux6\|result_node\[4\]~24 3 COMB LCCOMB_X18_Y24_N0 1 " "Info: 3: + IC(2.352 ns) + CELL(0.438 ns) = 5.783 ns; Loc. = LCCOMB_X18_Y24_N0; Fanout = 1; COMB Node = 'DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|mux_qjb:mux6\|result_node\[4\]~24'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|mux_qjb:mux6|result_node[4]~24 } "NODE_NAME" } } { "db/mux_qjb.tdf" "" { Text "F:/nuaa_homework/DDS/db/mux_qjb.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(2.788 ns) 10.060 ns VGA_R\[4\] 4 PIN PIN_C9 0 " "Info: 4: + IC(1.489 ns) + CELL(2.788 ns) = 10.060 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'VGA_R\[4\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.277 ns" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|mux_qjb:mux6|result_node[4]~24 VGA_R[4] } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.219 ns ( 61.82 % ) " "Info: Total cell delay = 6.219 ns ( 61.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.841 ns ( 38.18 % ) " "Info: Total interconnect delay = 3.841 ns ( 38.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.060 ns" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg0 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|mux_qjb:mux6|result_node[4]~24 VGA_R[4] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.060 ns" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg0 {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4 {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|mux_qjb:mux6|result_node[4]~24 {} VGA_R[4] {} } { 0.000ns 0.000ns 2.352ns 1.489ns } { 0.000ns 2.993ns 0.438ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { CLK_fc CLK_fc~clkctrl DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg0 } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { CLK_fc {} CLK_fc~combout {} CLK_fc~clkctrl {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.958ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.060 ns" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg0 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|mux_qjb:mux6|result_node[4]~24 VGA_R[4] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.060 ns" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4~porta_address_reg0 {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ram_block3a4 {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|mux_qjb:mux6|result_node[4]~24 {} VGA_R[4] {} } { 0.000ns 0.000ns 2.352ns 1.489ns } { 0.000ns 2.993ns 0.438ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "f\[14\] HEX4\[1\] 31.688 ns Longest " "Info: Longest tpd from source pin \"f\[14\]\" to destination pin \"HEX4\[1\]\" is 31.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns f\[14\] 1 PIN PIN_U3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 5; PIN Node = 'f\[14\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { f[14] } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.977 ns) + CELL(0.437 ns) 7.256 ns f_display:dds_f_display\|BCD0~62 2 COMB LCCOMB_X28_Y18_N12 4 " "Info: 2: + IC(5.977 ns) + CELL(0.437 ns) = 7.256 ns; Loc. = LCCOMB_X28_Y18_N12; Fanout = 4; COMB Node = 'f_display:dds_f_display\|BCD0~62'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.414 ns" { f[14] f_display:dds_f_display|BCD0~62 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.437 ns) 8.004 ns f_display:dds_f_display\|BCD0~64 3 COMB LCCOMB_X28_Y18_N24 4 " "Info: 3: + IC(0.311 ns) + CELL(0.437 ns) = 8.004 ns; Loc. = LCCOMB_X28_Y18_N24; Fanout = 4; COMB Node = 'f_display:dds_f_display\|BCD0~64'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { f_display:dds_f_display|BCD0~62 f_display:dds_f_display|BCD0~64 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.275 ns) 8.992 ns f_display:dds_f_display\|BCD0~104 4 COMB LCCOMB_X27_Y18_N2 4 " "Info: 4: + IC(0.713 ns) + CELL(0.275 ns) = 8.992 ns; Loc. = LCCOMB_X27_Y18_N2; Fanout = 4; COMB Node = 'f_display:dds_f_display\|BCD0~104'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { f_display:dds_f_display|BCD0~64 f_display:dds_f_display|BCD0~104 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.437 ns) 9.911 ns f_display:dds_f_display\|BCD1~57 5 COMB LCCOMB_X27_Y18_N6 4 " "Info: 5: + IC(0.482 ns) + CELL(0.437 ns) = 9.911 ns; Loc. = LCCOMB_X27_Y18_N6; Fanout = 4; COMB Node = 'f_display:dds_f_display\|BCD1~57'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { f_display:dds_f_display|BCD0~104 f_display:dds_f_display|BCD1~57 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.438 ns) 10.631 ns f_display:dds_f_display\|BCD1~60 6 COMB LCCOMB_X27_Y18_N14 4 " "Info: 6: + IC(0.282 ns) + CELL(0.438 ns) = 10.631 ns; Loc. = LCCOMB_X27_Y18_N14; Fanout = 4; COMB Node = 'f_display:dds_f_display\|BCD1~60'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.720 ns" { f_display:dds_f_display|BCD1~57 f_display:dds_f_display|BCD1~60 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.437 ns) 12.100 ns f_display:dds_f_display\|BCD1~88 7 COMB LCCOMB_X29_Y15_N4 4 " "Info: 7: + IC(1.032 ns) + CELL(0.437 ns) = 12.100 ns; Loc. = LCCOMB_X29_Y15_N4; Fanout = 4; COMB Node = 'f_display:dds_f_display\|BCD1~88'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { f_display:dds_f_display|BCD1~60 f_display:dds_f_display|BCD1~88 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.437 ns) 13.267 ns f_display:dds_f_display\|BCD2~40 8 COMB LCCOMB_X28_Y15_N24 4 " "Info: 8: + IC(0.730 ns) + CELL(0.437 ns) = 13.267 ns; Loc. = LCCOMB_X28_Y15_N24; Fanout = 4; COMB Node = 'f_display:dds_f_display\|BCD2~40'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { f_display:dds_f_display|BCD1~88 f_display:dds_f_display|BCD2~40 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.437 ns) 14.425 ns f_display:dds_f_display\|BCD2~43 9 COMB LCCOMB_X30_Y15_N4 4 " "Info: 9: + IC(0.721 ns) + CELL(0.437 ns) = 14.425 ns; Loc. = LCCOMB_X30_Y15_N4; Fanout = 4; COMB Node = 'f_display:dds_f_display\|BCD2~43'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { f_display:dds_f_display|BCD2~40 f_display:dds_f_display|BCD2~43 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.420 ns) 15.135 ns f_display:dds_f_display\|BCD2~48 10 COMB LCCOMB_X30_Y15_N2 4 " "Info: 10: + IC(0.290 ns) + CELL(0.420 ns) = 15.135 ns; Loc. = LCCOMB_X30_Y15_N2; Fanout = 4; COMB Node = 'f_display:dds_f_display\|BCD2~48'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { f_display:dds_f_display|BCD2~43 f_display:dds_f_display|BCD2~48 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.438 ns) 16.289 ns f_display:dds_f_display\|BCD2~50 11 COMB LCCOMB_X28_Y15_N4 4 " "Info: 11: + IC(0.716 ns) + CELL(0.438 ns) = 16.289 ns; Loc. = LCCOMB_X28_Y15_N4; Fanout = 4; COMB Node = 'f_display:dds_f_display\|BCD2~50'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { f_display:dds_f_display|BCD2~48 f_display:dds_f_display|BCD2~50 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.420 ns) 18.068 ns f_display:dds_f_display\|BCD2~68 12 COMB LCCOMB_X33_Y11_N28 4 " "Info: 12: + IC(1.359 ns) + CELL(0.420 ns) = 18.068 ns; Loc. = LCCOMB_X33_Y11_N28; Fanout = 4; COMB Node = 'f_display:dds_f_display\|BCD2~68'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { f_display:dds_f_display|BCD2~50 f_display:dds_f_display|BCD2~68 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.150 ns) 19.522 ns f_display:dds_f_display\|BCD3~31 13 COMB LCCOMB_X25_Y15_N8 2 " "Info: 13: + IC(1.304 ns) + CELL(0.150 ns) = 19.522 ns; Loc. = LCCOMB_X25_Y15_N8; Fanout = 2; COMB Node = 'f_display:dds_f_display\|BCD3~31'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { f_display:dds_f_display|BCD2~68 f_display:dds_f_display|BCD3~31 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.388 ns) 20.906 ns f_display:dds_f_display\|LessThan38~0 14 COMB LCCOMB_X29_Y11_N0 2 " "Info: 14: + IC(0.996 ns) + CELL(0.388 ns) = 20.906 ns; Loc. = LCCOMB_X29_Y11_N0; Fanout = 2; COMB Node = 'f_display:dds_f_display\|LessThan38~0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { f_display:dds_f_display|BCD3~31 f_display:dds_f_display|LessThan38~0 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.150 ns) 22.055 ns f_display:dds_f_display\|LessThan38~1 15 COMB LCCOMB_X25_Y15_N12 3 " "Info: 15: + IC(0.999 ns) + CELL(0.150 ns) = 22.055 ns; Loc. = LCCOMB_X25_Y15_N12; Fanout = 3; COMB Node = 'f_display:dds_f_display\|LessThan38~1'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { f_display:dds_f_display|LessThan38~0 f_display:dds_f_display|LessThan38~1 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.438 ns) 23.513 ns f_display:dds_f_display\|BCD3~35 16 COMB LCCOMB_X29_Y11_N4 4 " "Info: 16: + IC(1.020 ns) + CELL(0.438 ns) = 23.513 ns; Loc. = LCCOMB_X29_Y11_N4; Fanout = 4; COMB Node = 'f_display:dds_f_display\|BCD3~35'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.458 ns" { f_display:dds_f_display|LessThan38~1 f_display:dds_f_display|BCD3~35 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.438 ns) 24.883 ns f_display:dds_f_display\|BCD4\[0\]~12 17 COMB LCCOMB_X37_Y11_N22 7 " "Info: 17: + IC(0.932 ns) + CELL(0.438 ns) = 24.883 ns; Loc. = LCCOMB_X37_Y11_N22; Fanout = 7; COMB Node = 'f_display:dds_f_display\|BCD4\[0\]~12'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { f_display:dds_f_display|BCD3~35 f_display:dds_f_display|BCD4[0]~12 } "NODE_NAME" } } { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.437 ns) 26.890 ns f_display:dds_f_display\|SEG7_LUT:S4\|WideOr5~0 18 COMB LCCOMB_X25_Y15_N10 1 " "Info: 18: + IC(1.570 ns) + CELL(0.437 ns) = 26.890 ns; Loc. = LCCOMB_X25_Y15_N10; Fanout = 1; COMB Node = 'f_display:dds_f_display\|SEG7_LUT:S4\|WideOr5~0'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.007 ns" { f_display:dds_f_display|BCD4[0]~12 f_display:dds_f_display|SEG7_LUT:S4|WideOr5~0 } "NODE_NAME" } } { "SEG7_LUT.v" "" { Text "F:/nuaa_homework/DDS/SEG7_LUT.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.156 ns) + CELL(2.642 ns) 31.688 ns HEX4\[1\] 19 PIN PIN_U1 0 " "Info: 19: + IC(2.156 ns) + CELL(2.642 ns) = 31.688 ns; Loc. = PIN_U1; Fanout = 0; PIN Node = 'HEX4\[1\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.798 ns" { f_display:dds_f_display|SEG7_LUT:S4|WideOr5~0 HEX4[1] } "NODE_NAME" } } { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.098 ns ( 31.87 % ) " "Info: Total cell delay = 10.098 ns ( 31.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.590 ns ( 68.13 % ) " "Info: Total interconnect delay = 21.590 ns ( 68.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "31.688 ns" { f[14] f_display:dds_f_display|BCD0~62 f_display:dds_f_display|BCD0~64 f_display:dds_f_display|BCD0~104 f_display:dds_f_display|BCD1~57 f_display:dds_f_display|BCD1~60 f_display:dds_f_display|BCD1~88 f_display:dds_f_display|BCD2~40 f_display:dds_f_display|BCD2~43 f_display:dds_f_display|BCD2~48 f_display:dds_f_display|BCD2~50 f_display:dds_f_display|BCD2~68 f_display:dds_f_display|BCD3~31 f_display:dds_f_display|LessThan38~0 f_display:dds_f_display|LessThan38~1 f_display:dds_f_display|BCD3~35 f_display:dds_f_display|BCD4[0]~12 f_display:dds_f_display|SEG7_LUT:S4|WideOr5~0 HEX4[1] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "31.688 ns" { f[14] {} f[14]~combout {} f_display:dds_f_display|BCD0~62 {} f_display:dds_f_display|BCD0~64 {} f_display:dds_f_display|BCD0~104 {} f_display:dds_f_display|BCD1~57 {} f_display:dds_f_display|BCD1~60 {} f_display:dds_f_display|BCD1~88 {} f_display:dds_f_display|BCD2~40 {} f_display:dds_f_display|BCD2~43 {} f_display:dds_f_display|BCD2~48 {} f_display:dds_f_display|BCD2~50 {} f_display:dds_f_display|BCD2~68 {} f_display:dds_f_display|BCD3~31 {} f_display:dds_f_display|LessThan38~0 {} f_display:dds_f_display|LessThan38~1 {} f_display:dds_f_display|BCD3~35 {} f_display:dds_f_display|BCD4[0]~12 {} f_display:dds_f_display|SEG7_LUT:S4|WideOr5~0 {} HEX4[1] {} } { 0.000ns 0.000ns 5.977ns 0.311ns 0.713ns 0.482ns 0.282ns 1.032ns 0.730ns 0.721ns 0.290ns 0.716ns 1.359ns 1.304ns 0.996ns 0.999ns 1.020ns 0.932ns 1.570ns 2.156ns } { 0.000ns 0.842ns 0.437ns 0.437ns 0.275ns 0.437ns 0.438ns 0.437ns 0.437ns 0.437ns 0.420ns 0.438ns 0.420ns 0.150ns 0.388ns 0.150ns 0.438ns 0.438ns 0.437ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\|WORD_SR\[3\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 1.626 ns register " "Info: th for register \"DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\|WORD_SR\[3\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.626 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.452 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 406 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 406; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 4.452 ns DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\|WORD_SR\[3\] 3 REG LCFF_X32_Y21_N31 1 " "Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 4.452 ns; Loc. = LCFF_X32_Y21_N31; Fanout = 1; REG Node = 'DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\|WORD_SR\[3\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { altera_internal_jtag~TCKUTAPclkctrl DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "F:/altera/90sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.06 % ) " "Info: Total cell delay = 0.537 ns ( 12.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.915 ns ( 87.94 % ) " "Info: Total interconnect delay = 3.915 ns ( 87.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.452 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.452 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] {} } { 0.000ns 2.874ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "F:/altera/90sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.092 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y19_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.733 ns) + CELL(0.275 ns) 3.008 ns DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\|WORD_SR~19 2 COMB LCCOMB_X32_Y21_N30 1 " "Info: 2: + IC(2.733 ns) + CELL(0.275 ns) = 3.008 ns; Loc. = LCCOMB_X32_Y21_N30; Fanout = 1; COMB Node = 'DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\|WORD_SR~19'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.008 ns" { altera_internal_jtag~TDIUTAP DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~19 } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "F:/altera/90sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.092 ns DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\|WORD_SR\[3\] 3 REG LCFF_X32_Y21_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.092 ns; Loc. = LCFF_X32_Y21_N31; Fanout = 1; REG Node = 'DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\|WORD_SR\[3\]'" {  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~19 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "../../altera/90sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "F:/altera/90sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 11.61 % ) " "Info: Total cell delay = 0.359 ns ( 11.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.733 ns ( 88.39 % ) " "Info: Total interconnect delay = 2.733 ns ( 88.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.092 ns" { altera_internal_jtag~TDIUTAP DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~19 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.092 ns" { altera_internal_jtag~TDIUTAP {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~19 {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] {} } { 0.000ns 2.733ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.452 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.452 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] {} } { 0.000ns 2.874ns 1.041ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.092 ns" { altera_internal_jtag~TDIUTAP DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~19 DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] } "NODE_NAME" } } { "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.092 ns" { altera_internal_jtag~TDIUTAP {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~19 {} DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] {} } { 0.000ns 2.733ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 13 21:29:44 2018 " "Info: Processing ended: Tue Nov 13 21:29:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
