Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan 15 13:47:27 2022
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hydro_spartan_7_timing_summary_routed.rpt -pb hydro_spartan_7_timing_summary_routed.pb -rpx hydro_spartan_7_timing_summary_routed.rpx -warn_on_violation
| Design       : hydro_spartan_7
| Device       : 7s50-ftgb196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.974        0.000                      0                28707        0.032        0.000                      0                28681        2.633        0.000                       0                 17794  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                    ------------         ----------      --------------
FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1                           {0.000 5.000}        10.000          100.000         
  clk_out1_mb_system_clk_wiz_0_0_1                                       {0.000 19.531}       39.062          25.600          
  clkfbout_mb_system_clk_wiz_0_0_1                                       {0.000 25.000}       50.000          20.000          
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
clk_in                                                                   {0.000 41.666}       83.333          12.000          
  clk_out1_mb_system_clk_wiz_1_1                                         {0.000 5.000}        10.000          100.000         
  clk_out2_mb_system_clk_wiz_1_1                                         {0.000 10.000}       20.000          50.000          
  clk_out3_mb_system_clk_wiz_1_1                                         {0.000 50.000}       100.000         10.000          
  clkfbout_mb_system_clk_wiz_1_1                                         {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_mb_system_clk_wiz_0_0_1                                            35.994        0.000                      0                   16        0.194        0.000                      0                   16       19.031        0.000                       0                    10  
  clkfbout_mb_system_clk_wiz_0_0_1                                                                                                                                                                                         2.633        0.000                       0                     3  
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         14.068        0.000                      0                  239        0.090        0.000                      0                  239       15.812        0.000                       0                   246  
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       12.501        0.000                      0                   46        0.213        0.000                      0                   46       16.167        0.000                       0                    40  
clk_in                                                                                                                                                                                                                    16.667        0.000                       0                     1  
  clk_out1_mb_system_clk_wiz_1_1                                               0.974        0.000                      0                 7895        0.055        0.000                      0                 7895        3.870        0.000                       0                  2579  
  clk_out2_mb_system_clk_wiz_1_1                                              12.070        0.000                      0                  792        0.074        0.000                      0                  792        8.870        0.000                       0                   499  
  clk_out3_mb_system_clk_wiz_1_1                                              18.226        0.000                      0                19338        0.032        0.000                      0                19338       49.146        0.000                       0                 14412  
  clkfbout_mb_system_clk_wiz_1_1                                                                                                                                                                                          16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_mb_system_clk_wiz_1_1  clk_out1_mb_system_clk_wiz_1_1        7.153        0.000                      0                  134        0.108        0.000                      0                  116  
clk_out3_mb_system_clk_wiz_1_1  clk_out1_mb_system_clk_wiz_1_1        7.045        0.000                      0                    1        0.180        0.000                      0                    1  
clk_out1_mb_system_clk_wiz_1_1  clk_out2_mb_system_clk_wiz_1_1        3.839        0.000                      0                  243        0.168        0.000                      0                  235  
clk_out3_mb_system_clk_wiz_1_1  clk_out2_mb_system_clk_wiz_1_1       11.769        0.000                      0                  120        0.103        0.000                      0                  120  
clk_out1_mb_system_clk_wiz_1_1  clk_out3_mb_system_clk_wiz_1_1        1.619        0.000                      0                  306        0.110        0.000                      0                  306  
clk_out2_mb_system_clk_wiz_1_1  clk_out3_mb_system_clk_wiz_1_1       16.320        0.000                      0                    1        0.285        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_out3_mb_system_clk_wiz_1_1  clk_out3_mb_system_clk_wiz_1_1       98.351        0.000                      0                    4        0.442        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
  To Clock:  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_system_clk_wiz_0_0_1
  To Clock:  clk_out1_mb_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.994ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.914ns (39.003%)  route 1.429ns (60.997%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 40.380 - 39.062 ) 
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.427     1.427    Clock_device/clk_25M6_in
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.398     1.825 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.727     2.552    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X65Y96         LUT5 (Prop_lut5_I2_O)        0.246     2.798 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.433     3.231    Clock_device/clk_256k_i_3_n_0
    SLICE_X65Y95         LUT4 (Prop_lut4_I3_O)        0.270     3.501 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.270     3.771    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.317    40.380    Clock_device/clk_25M6_in
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
                         clock pessimism              0.110    40.490    
                         clock uncertainty           -0.141    40.349    
    SLICE_X64Y96         FDRE (Setup_fdre_C_R)       -0.585    39.764    Clock_device/clk_256k_s.count_reg[0]
  -------------------------------------------------------------------
                         required time                         39.764    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                 35.994    

Slack (MET) :             35.994ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.914ns (39.003%)  route 1.429ns (60.997%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 40.380 - 39.062 ) 
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.427     1.427    Clock_device/clk_25M6_in
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.398     1.825 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.727     2.552    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X65Y96         LUT5 (Prop_lut5_I2_O)        0.246     2.798 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.433     3.231    Clock_device/clk_256k_i_3_n_0
    SLICE_X65Y95         LUT4 (Prop_lut4_I3_O)        0.270     3.501 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.270     3.771    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.317    40.380    Clock_device/clk_25M6_in
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
                         clock pessimism              0.110    40.490    
                         clock uncertainty           -0.141    40.349    
    SLICE_X64Y96         FDRE (Setup_fdre_C_R)       -0.585    39.764    Clock_device/clk_256k_s.count_reg[1]
  -------------------------------------------------------------------
                         required time                         39.764    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                 35.994    

Slack (MET) :             35.994ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.914ns (39.003%)  route 1.429ns (60.997%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 40.380 - 39.062 ) 
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.427     1.427    Clock_device/clk_25M6_in
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.398     1.825 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.727     2.552    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X65Y96         LUT5 (Prop_lut5_I2_O)        0.246     2.798 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.433     3.231    Clock_device/clk_256k_i_3_n_0
    SLICE_X65Y95         LUT4 (Prop_lut4_I3_O)        0.270     3.501 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.270     3.771    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.317    40.380    Clock_device/clk_25M6_in
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
                         clock pessimism              0.110    40.490    
                         clock uncertainty           -0.141    40.349    
    SLICE_X64Y96         FDRE (Setup_fdre_C_R)       -0.585    39.764    Clock_device/clk_256k_s.count_reg[2]
  -------------------------------------------------------------------
                         required time                         39.764    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                 35.994    

Slack (MET) :             35.994ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.914ns (39.003%)  route 1.429ns (60.997%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 40.380 - 39.062 ) 
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.427     1.427    Clock_device/clk_25M6_in
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.398     1.825 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.727     2.552    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X65Y96         LUT5 (Prop_lut5_I2_O)        0.246     2.798 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.433     3.231    Clock_device/clk_256k_i_3_n_0
    SLICE_X65Y95         LUT4 (Prop_lut4_I3_O)        0.270     3.501 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.270     3.771    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.317    40.380    Clock_device/clk_25M6_in
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
                         clock pessimism              0.110    40.490    
                         clock uncertainty           -0.141    40.349    
    SLICE_X64Y96         FDRE (Setup_fdre_C_R)       -0.585    39.764    Clock_device/clk_256k_s.count_reg[3]
  -------------------------------------------------------------------
                         required time                         39.764    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                 35.994    

Slack (MET) :             36.041ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.914ns (39.003%)  route 1.429ns (60.997%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 40.380 - 39.062 ) 
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.427     1.427    Clock_device/clk_25M6_in
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.398     1.825 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.727     2.552    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X65Y96         LUT5 (Prop_lut5_I2_O)        0.246     2.798 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.433     3.231    Clock_device/clk_256k_i_3_n_0
    SLICE_X65Y95         LUT4 (Prop_lut4_I3_O)        0.270     3.501 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.270     3.771    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X65Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.317    40.380    Clock_device/clk_25M6_in
    SLICE_X65Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/C
                         clock pessimism              0.086    40.466    
                         clock uncertainty           -0.141    40.325    
    SLICE_X65Y96         FDRE (Setup_fdre_C_R)       -0.514    39.811    Clock_device/clk_256k_s.count_reg[4]
  -------------------------------------------------------------------
                         required time                         39.811    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                 36.041    

Slack (MET) :             36.041ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.914ns (39.003%)  route 1.429ns (60.997%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 40.380 - 39.062 ) 
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.427     1.427    Clock_device/clk_25M6_in
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.398     1.825 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.727     2.552    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X65Y96         LUT5 (Prop_lut5_I2_O)        0.246     2.798 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.433     3.231    Clock_device/clk_256k_i_3_n_0
    SLICE_X65Y95         LUT4 (Prop_lut4_I3_O)        0.270     3.501 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.270     3.771    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X65Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.317    40.380    Clock_device/clk_25M6_in
    SLICE_X65Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/C
                         clock pessimism              0.086    40.466    
                         clock uncertainty           -0.141    40.325    
    SLICE_X65Y96         FDRE (Setup_fdre_C_R)       -0.514    39.811    Clock_device/clk_256k_s.count_reg[5]
  -------------------------------------------------------------------
                         required time                         39.811    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                 36.041    

Slack (MET) :             36.041ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.914ns (39.003%)  route 1.429ns (60.997%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 40.380 - 39.062 ) 
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.427     1.427    Clock_device/clk_25M6_in
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.398     1.825 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.727     2.552    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X65Y96         LUT5 (Prop_lut5_I2_O)        0.246     2.798 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.433     3.231    Clock_device/clk_256k_i_3_n_0
    SLICE_X65Y95         LUT4 (Prop_lut4_I3_O)        0.270     3.501 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.270     3.771    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X65Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.317    40.380    Clock_device/clk_25M6_in
    SLICE_X65Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
                         clock pessimism              0.086    40.466    
                         clock uncertainty           -0.141    40.325    
    SLICE_X65Y96         FDRE (Setup_fdre_C_R)       -0.514    39.811    Clock_device/clk_256k_s.count_reg[6]
  -------------------------------------------------------------------
                         required time                         39.811    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                 36.041    

Slack (MET) :             36.370ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.911ns (38.661%)  route 1.445ns (61.339%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 40.380 - 39.062 ) 
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.427     1.427    Clock_device/clk_25M6_in
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.398     1.825 f  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.727     2.552    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X65Y96         LUT5 (Prop_lut5_I2_O)        0.246     2.798 r  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.433     3.231    Clock_device/clk_256k_i_3_n_0
    SLICE_X65Y95         LUT4 (Prop_lut4_I3_O)        0.267     3.498 r  Clock_device/clk_256k_i_1/O
                         net (fo=1, routed)           0.286     3.784    Clock_device/clk_256k_i_1_n_0
    SLICE_X65Y95         FDRE                                         r  Clock_device/clk_256k_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.317    40.380    Clock_device/clk_25M6_in
    SLICE_X65Y95         FDRE                                         r  Clock_device/clk_256k_reg/C
                         clock pessimism              0.082    40.462    
                         clock uncertainty           -0.141    40.321    
    SLICE_X65Y95         FDRE (Setup_fdre_C_CE)      -0.168    40.153    Clock_device/clk_256k_reg
  -------------------------------------------------------------------
                         required time                         40.153    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                 36.370    

Slack (MET) :             37.013ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.643ns (33.539%)  route 1.274ns (66.461%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 40.380 - 39.062 ) 
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.427     1.427    Clock_device/clk_25M6_in
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.433     1.860 f  Clock_device/clk_256k_s.count_reg[0]/Q
                         net (fo=8, routed)           0.734     2.595    Clock_device/clk_256k_s.count_reg[0]
    SLICE_X64Y96         LUT2 (Prop_lut2_I1_O)        0.105     2.700 r  Clock_device/clk_256k_s.count[6]_i_4/O
                         net (fo=1, routed)           0.540     3.239    Clock_device/clk_256k_s.count[6]_i_4_n_0
    SLICE_X65Y96         LUT6 (Prop_lut6_I2_O)        0.105     3.344 r  Clock_device/clk_256k_s.count[6]_i_3/O
                         net (fo=1, routed)           0.000     3.344    Clock_device/p_0_in[6]
    SLICE_X65Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.317    40.380    Clock_device/clk_25M6_in
    SLICE_X65Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
                         clock pessimism              0.086    40.466    
                         clock uncertainty           -0.141    40.325    
    SLICE_X65Y96         FDRE (Setup_fdre_C_D)        0.032    40.357    Clock_device/clk_256k_s.count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.357    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                 37.013    

Slack (MET) :             37.343ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.538ns (35.767%)  route 0.966ns (64.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 40.380 - 39.062 ) 
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.427     1.427    Clock_device/clk_25M6_in
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.433     1.860 f  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.594     2.455    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X65Y96         LUT6 (Prop_lut6_I2_O)        0.105     2.560 r  Clock_device/clk_256k_i_2/O
                         net (fo=2, routed)           0.372     2.931    Clock_device/clk_256k_i_2_n_0
    SLICE_X65Y95         FDRE                                         r  Clock_device/clk_256k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.317    40.380    Clock_device/clk_25M6_in
    SLICE_X65Y95         FDRE                                         r  Clock_device/clk_256k_reg/C
                         clock pessimism              0.082    40.462    
                         clock uncertainty           -0.141    40.321    
    SLICE_X65Y95         FDRE (Setup_fdre_C_D)       -0.047    40.274    Clock_device/clk_256k_reg
  -------------------------------------------------------------------
                         required time                         40.274    
                         arrival time                          -2.931    
  -------------------------------------------------------------------
                         slack                                 37.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.209ns (69.845%)  route 0.090ns (30.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  Clock_device/clk_256k_s.count_reg[1]/Q
                         net (fo=8, routed)           0.090     0.847    Clock_device/clk_256k_s.count_reg[1]
    SLICE_X65Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.892 r  Clock_device/clk_256k_s.count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.892    Clock_device/p_0_in[5]
    SLICE_X65Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.863     0.863    Clock_device/clk_25M6_in
    SLICE_X65Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/C
                         clock pessimism             -0.258     0.606    
    SLICE_X65Y96         FDRE (Hold_fdre_C_D)         0.092     0.698    Clock_device/clk_256k_s.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.955%)  route 0.129ns (41.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X65Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  Clock_device/clk_256k_s.count_reg[6]/Q
                         net (fo=4, routed)           0.129     0.863    Clock_device/clk_256k_s.count_reg[6]
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.908 r  Clock_device/clk_256k_s.count[6]_i_3/O
                         net (fo=1, routed)           0.000     0.908    Clock_device/p_0_in[6]
    SLICE_X65Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.863     0.863    Clock_device/clk_25M6_in
    SLICE_X65Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X65Y96         FDRE (Hold_fdre_C_D)         0.092     0.685    Clock_device/clk_256k_s.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.908%)  route 0.123ns (37.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.123     0.880    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X65Y96         LUT5 (Prop_lut5_I0_O)        0.045     0.925 r  Clock_device/clk_256k_s.count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.925    Clock_device/p_0_in[4]
    SLICE_X65Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.863     0.863    Clock_device/clk_25M6_in
    SLICE_X65Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/C
                         clock pessimism             -0.258     0.606    
    SLICE_X65Y96         FDRE (Hold_fdre_C_D)         0.091     0.697    Clock_device/clk_256k_s.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.207ns (50.336%)  route 0.204ns (49.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.204     0.961    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X64Y96         LUT4 (Prop_lut4_I2_O)        0.043     1.004 r  Clock_device/clk_256k_s.count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.004    Clock_device/p_0_in[3]
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.863     0.863    Clock_device/clk_25M6_in
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X64Y96         FDRE (Hold_fdre_C_D)         0.131     0.724    Clock_device/clk_256k_s.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.577%)  route 0.204ns (49.423%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.204     0.961    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X64Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.006 r  Clock_device/clk_256k_s.count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.006    Clock_device/clk_256k_s.count[2]_i_1_n_0
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.863     0.863    Clock_device/clk_25M6_in
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X64Y96         FDRE (Hold_fdre_C_D)         0.120     0.713    Clock_device/clk_256k_s.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.445%)  route 0.241ns (53.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.164     0.757 f  Clock_device/clk_256k_s.count_reg[0]/Q
                         net (fo=8, routed)           0.241     0.998    Clock_device/clk_256k_s.count_reg[0]
    SLICE_X64Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.043 r  Clock_device/clk_256k_s.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.043    Clock_device/p_0_in[0]
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.863     0.863    Clock_device/clk_25M6_in
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X64Y96         FDRE (Hold_fdre_C_D)         0.121     0.714    Clock_device/clk_256k_s.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.208ns (44.233%)  route 0.262ns (55.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  Clock_device/clk_256k_s.count_reg[1]/Q
                         net (fo=8, routed)           0.262     1.019    Clock_device/clk_256k_s.count_reg[1]
    SLICE_X64Y96         LUT2 (Prop_lut2_I1_O)        0.044     1.063 r  Clock_device/clk_256k_s.count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.063    Clock_device/p_0_in[1]
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.863     0.863    Clock_device/clk_25M6_in
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X64Y96         FDRE (Hold_fdre_C_D)         0.133     0.726    Clock_device/clk_256k_s.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.263%)  route 0.263ns (55.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.164     0.757 f  Clock_device/clk_256k_s.count_reg[1]/Q
                         net (fo=8, routed)           0.093     0.850    Clock_device/clk_256k_s.count_reg[1]
    SLICE_X65Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.895 r  Clock_device/clk_256k_i_2/O
                         net (fo=2, routed)           0.170     1.065    Clock_device/clk_256k_i_2_n_0
    SLICE_X65Y95         FDRE                                         r  Clock_device/clk_256k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.863     0.863    Clock_device/clk_25M6_in
    SLICE_X65Y95         FDRE                                         r  Clock_device/clk_256k_reg/C
                         clock pessimism             -0.255     0.609    
    SLICE_X65Y95         FDRE (Hold_fdre_C_D)         0.070     0.679    Clock_device/clk_256k_reg
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.770%)  route 0.399ns (68.230%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X65Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDRE (Prop_fdre_C_Q)         0.141     0.734 f  Clock_device/clk_256k_s.count_reg[6]/Q
                         net (fo=4, routed)           0.287     1.021    Clock_device/clk_256k_s.count_reg[6]
    SLICE_X65Y95         LUT4 (Prop_lut4_I2_O)        0.045     1.066 r  Clock_device/clk_256k_i_1/O
                         net (fo=1, routed)           0.113     1.178    Clock_device/clk_256k_i_1_n_0
    SLICE_X65Y95         FDRE                                         r  Clock_device/clk_256k_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.863     0.863    Clock_device/clk_25M6_in
    SLICE_X65Y95         FDRE                                         r  Clock_device/clk_256k_reg/C
                         clock pessimism             -0.255     0.609    
    SLICE_X65Y95         FDRE (Hold_fdre_C_CE)       -0.039     0.570    Clock_device/clk_256k_reg
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.185ns (31.122%)  route 0.409ns (68.878%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.593     0.593    Clock_device/clk_25M6_in
    SLICE_X65Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  Clock_device/clk_256k_s.count_reg[6]/Q
                         net (fo=4, routed)           0.287     1.021    Clock_device/clk_256k_s.count_reg[6]
    SLICE_X65Y95         LUT4 (Prop_lut4_I2_O)        0.044     1.065 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.123     1.187    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.863     0.863    Clock_device/clk_25M6_in
    SLICE_X64Y96         FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
                         clock pessimism             -0.258     0.606    
    SLICE_X64Y96         FDRE (Hold_fdre_C_R)        -0.053     0.553    Clock_device/clk_256k_s.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.634    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 19.531 }
Period(ns):         39.062
Sources:            { FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         39.062      37.470     BUFGCTRL_X0Y5   FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         39.062      37.813     PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X65Y95    Clock_device/clk_256k_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X64Y96    Clock_device/clk_256k_s.count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X64Y96    Clock_device/clk_256k_s.count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X64Y96    Clock_device/clk_256k_s.count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X64Y96    Clock_device/clk_256k_s.count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X65Y96    Clock_device/clk_256k_s.count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X65Y96    Clock_device/clk_256k_s.count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X65Y96    Clock_device/clk_256k_s.count_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       39.062      120.938    PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X65Y95    Clock_device/clk_256k_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X64Y96    Clock_device/clk_256k_s.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X64Y96    Clock_device/clk_256k_s.count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X64Y96    Clock_device/clk_256k_s.count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X64Y96    Clock_device/clk_256k_s.count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X65Y96    Clock_device/clk_256k_s.count_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X65Y96    Clock_device/clk_256k_s.count_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X65Y96    Clock_device/clk_256k_s.count_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X65Y95    Clock_device/clk_256k_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X64Y96    Clock_device/clk_256k_s.count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X65Y95    Clock_device/clk_256k_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X65Y95    Clock_device/clk_256k_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X64Y96    Clock_device/clk_256k_s.count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X64Y96    Clock_device/clk_256k_s.count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X64Y96    Clock_device/clk_256k_s.count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X64Y96    Clock_device/clk_256k_s.count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X64Y96    Clock_device/clk_256k_s.count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X64Y96    Clock_device/clk_256k_s.count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X64Y96    Clock_device/clk_256k_s.count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X64Y96    Clock_device/clk_256k_s.count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_system_clk_wiz_0_0_1
  To Clock:  clkfbout_mb_system_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         50.000      48.408     BUFGCTRL_X0Y6   FPGA_system/mb_system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.068ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.589ns (24.508%)  route 1.814ns (75.492%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 19.386 - 16.667 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447     1.447    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.528 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.522     3.050    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X13Y103        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDRE (Prop_fdre_C_Q)         0.379     3.429 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.994     4.423    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_reg
    SLICE_X12Y103        LUT6 (Prop_lut6_I2_O)        0.105     4.528 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.568     5.095    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X13Y103        LUT5 (Prop_lut5_I0_O)        0.105     5.200 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.253     5.453    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X12Y104        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    17.906    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.983 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.403    19.386    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X12Y104        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.302    19.689    
                         clock uncertainty           -0.035    19.653    
    SLICE_X12Y104        FDRE (Setup_fdre_C_CE)      -0.132    19.521    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.521    
                         arrival time                          -5.453    
  -------------------------------------------------------------------
                         slack                                 14.068    

Slack (MET) :             14.314ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.301ns  (logic 0.647ns (28.118%)  route 1.654ns (71.882%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 36.052 - 33.333 ) 
    Source Clock Delay      (SCD):    3.050ns = ( 19.717 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.522    19.717    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X12Y104        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.437    20.154 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.714    20.867    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.105    20.972 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.940    21.913    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X11Y110        LUT2 (Prop_lut2_I0_O)        0.105    22.018 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.018    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X11Y110        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.402    36.052    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y110        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.285    36.337    
                         clock uncertainty           -0.035    36.302    
    SLICE_X11Y110        FDRE (Setup_fdre_C_D)        0.030    36.332    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.332    
                         arrival time                         -22.018    
  -------------------------------------------------------------------
                         slack                                 14.314    

Slack (MET) :             14.316ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.301ns  (logic 0.647ns (28.118%)  route 1.654ns (71.882%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 36.052 - 33.333 ) 
    Source Clock Delay      (SCD):    3.050ns = ( 19.717 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.522    19.717    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X12Y104        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.437    20.154 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.714    20.867    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.105    20.972 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.940    21.913    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X11Y110        LUT6 (Prop_lut6_I4_O)        0.105    22.018 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.018    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X11Y110        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.402    36.052    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y110        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.285    36.337    
                         clock uncertainty           -0.035    36.302    
    SLICE_X11Y110        FDRE (Setup_fdre_C_D)        0.032    36.334    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.334    
                         arrival time                         -22.018    
  -------------------------------------------------------------------
                         slack                                 14.316    

Slack (MET) :             14.332ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.322ns  (logic 0.668ns (28.768%)  route 1.654ns (71.232%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 36.052 - 33.333 ) 
    Source Clock Delay      (SCD):    3.050ns = ( 19.717 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.522    19.717    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X12Y104        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.437    20.154 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.714    20.867    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.105    20.972 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.940    21.913    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X11Y110        LUT3 (Prop_lut3_I2_O)        0.126    22.039 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.039    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X11Y110        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.402    36.052    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y110        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.285    36.337    
                         clock uncertainty           -0.035    36.302    
    SLICE_X11Y110        FDRE (Setup_fdre_C_D)        0.069    36.371    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.371    
                         arrival time                         -22.039    
  -------------------------------------------------------------------
                         slack                                 14.332    

Slack (MET) :             14.352ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.267ns  (logic 0.647ns (28.545%)  route 1.620ns (71.455%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 36.053 - 33.333 ) 
    Source Clock Delay      (SCD):    3.050ns = ( 19.717 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.522    19.717    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X12Y104        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.437    20.154 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.714    20.867    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.105    20.972 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.906    21.878    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X11Y109        LUT6 (Prop_lut6_I4_O)        0.105    21.983 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    21.983    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X11Y109        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.403    36.053    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y109        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.285    36.338    
                         clock uncertainty           -0.035    36.303    
    SLICE_X11Y109        FDRE (Setup_fdre_C_D)        0.032    36.335    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.335    
                         arrival time                         -21.983    
  -------------------------------------------------------------------
                         slack                                 14.352    

Slack (MET) :             14.357ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.259ns  (logic 0.647ns (28.638%)  route 1.612ns (71.362%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 36.053 - 33.333 ) 
    Source Clock Delay      (SCD):    3.050ns = ( 19.717 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.522    19.717    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X12Y104        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.437    20.154 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.714    20.867    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.105    20.972 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.899    21.871    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X11Y108        LUT3 (Prop_lut3_I1_O)        0.105    21.976 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    21.976    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X11Y108        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.403    36.053    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y108        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.285    36.338    
                         clock uncertainty           -0.035    36.303    
    SLICE_X11Y108        FDRE (Setup_fdre_C_D)        0.030    36.333    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.333    
                         arrival time                         -21.976    
  -------------------------------------------------------------------
                         slack                                 14.357    

Slack (MET) :             14.386ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.269ns  (logic 0.657ns (28.952%)  route 1.612ns (71.048%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 36.053 - 33.333 ) 
    Source Clock Delay      (SCD):    3.050ns = ( 19.717 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.522    19.717    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X12Y104        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.437    20.154 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.714    20.867    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.105    20.972 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.899    21.871    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X11Y108        LUT4 (Prop_lut4_I2_O)        0.115    21.986 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    21.986    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X11Y108        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.403    36.053    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y108        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.285    36.338    
                         clock uncertainty           -0.035    36.303    
    SLICE_X11Y108        FDRE (Setup_fdre_C_D)        0.069    36.372    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.372    
                         arrival time                         -21.986    
  -------------------------------------------------------------------
                         slack                                 14.386    

Slack (MET) :             14.436ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.182ns  (logic 0.647ns (29.651%)  route 1.535ns (70.349%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 36.053 - 33.333 ) 
    Source Clock Delay      (SCD):    3.050ns = ( 19.717 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.522    19.717    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X12Y104        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.437    20.154 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.714    20.867    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.105    20.972 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.821    21.794    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X11Y109        LUT4 (Prop_lut4_I2_O)        0.105    21.899 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    21.899    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X11Y109        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.403    36.053    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y109        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.285    36.338    
                         clock uncertainty           -0.035    36.303    
    SLICE_X11Y109        FDRE (Setup_fdre_C_D)        0.032    36.335    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.335    
                         arrival time                         -21.899    
  -------------------------------------------------------------------
                         slack                                 14.436    

Slack (MET) :             14.452ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.203ns  (logic 0.668ns (30.321%)  route 1.535ns (69.679%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 36.053 - 33.333 ) 
    Source Clock Delay      (SCD):    3.050ns = ( 19.717 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.522    19.717    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X12Y104        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.437    20.154 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.714    20.867    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X11Y104        LUT6 (Prop_lut6_I0_O)        0.105    20.972 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.821    21.794    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X11Y109        LUT5 (Prop_lut5_I3_O)        0.126    21.920 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    21.920    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X11Y109        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.403    36.053    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y109        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.285    36.338    
                         clock uncertainty           -0.035    36.303    
    SLICE_X11Y109        FDRE (Setup_fdre_C_D)        0.069    36.372    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.372    
                         arrival time                         -21.920    
  -------------------------------------------------------------------
                         slack                                 14.452    

Slack (MET) :             14.801ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.815ns  (logic 0.647ns (35.653%)  route 1.168ns (64.347%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 36.053 - 33.333 ) 
    Source Clock Delay      (SCD):    3.050ns = ( 19.717 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.522    19.717    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X12Y104        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.437    20.154 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.493    20.646    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X10Y104        LUT6 (Prop_lut6_I4_O)        0.105    20.751 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.675    21.426    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X9Y104         LUT6 (Prop_lut6_I1_O)        0.105    21.531 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    21.531    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X9Y104         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.403    36.053    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X9Y104         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.285    36.338    
                         clock uncertainty           -0.035    36.303    
    SLICE_X9Y104         FDRE (Setup_fdre_C_D)        0.030    36.333    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.333    
                         arrival time                         -21.531    
  -------------------------------------------------------------------
                         slack                                 14.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.133%)  route 0.199ns (60.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.647     1.359    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X9Y100         FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDPE (Prop_fdpe_C_Q)         0.128     1.487 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.199     1.686    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X8Y99          SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.834     1.659    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X8Y99          SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.118     1.541    
    SLICE_X8Y99          SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.596    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.647     1.359    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X9Y100         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141     1.500 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.055     1.555    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X9Y100         FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.922     1.747    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X9Y100         FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.388     1.359    
    SLICE_X9Y100         FDPE (Hold_fdpe_C_D)         0.075     1.434    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.565     1.277    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X9Y99          FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141     1.418 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.473    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X9Y99          FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.834     1.659    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X9Y99          FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.383     1.277    
    SLICE_X9Y99          FDPE (Hold_fdpe_C_D)         0.075     1.352    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.565     1.277    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X9Y99          FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.418 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.114     1.532    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X8Y99          SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.834     1.659    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X8Y99          SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.370     1.290    
    SLICE_X8Y99          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.405    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.638%)  route 0.127ns (47.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.646     1.358    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X21Y102        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y102        FDRE (Prop_fdre_C_Q)         0.141     1.499 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/Q
                         net (fo=2, routed)           0.127     1.626    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[20]
    SLICE_X19Y102        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.920     1.745    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y102        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
                         clock pessimism             -0.351     1.394    
    SLICE_X19Y102        FDRE (Hold_fdre_C_D)         0.075     1.469    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.128ns (24.295%)  route 0.399ns (75.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.565     1.277    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X9Y99          FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDPE (Prop_fdpe_C_Q)         0.128     1.405 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/Q
                         net (fo=1, routed)           0.399     1.804    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[2]
    SLICE_X9Y101         FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.922     1.747    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X9Y101         FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
                         clock pessimism             -0.118     1.629    
    SLICE_X9Y101         FDPE (Hold_fdpe_C_D)         0.016     1.645    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.565     1.277    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X10Y99         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDCE (Prop_fdce_C_Q)         0.164     1.441 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.055     1.496    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X10Y99         FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.834     1.659    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X10Y99         FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.383     1.277    
    SLICE_X10Y99         FDPE (Hold_fdpe_C_D)         0.060     1.337    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/D
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.128ns (24.117%)  route 0.403ns (75.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.565     1.277    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X9Y99          FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.128     1.405 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/Q
                         net (fo=1, routed)           0.403     1.807    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7_n_0
    SLICE_X9Y100         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.922     1.747    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X9Y100         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
                         clock pessimism             -0.118     1.629    
    SLICE_X9Y100         FDCE (Hold_fdce_C_D)         0.018     1.647    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.646     1.358    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X21Y102        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y102        FDRE (Prop_fdre_C_Q)         0.141     1.499 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.108     1.608    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[1]
    SLICE_X21Y101        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.920     1.745    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X21Y101        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.371     1.374    
    SLICE_X21Y101        FDRE (Hold_fdre_C_D)         0.070     1.444    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.227ns (37.365%)  route 0.381ns (62.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.565     1.277    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X15Y99         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.128     1.405 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/Q
                         net (fo=6, routed)           0.381     1.785    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/A3
    SLICE_X15Y100        LUT6 (Prop_lut6_I0_O)        0.099     1.884 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.884    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[4]
    SLICE_X15Y100        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.921     1.746    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X15Y100        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/C
                         clock pessimism             -0.118     1.628    
    SLICE_X15Y100        FDRE (Hold_fdre_C_D)         0.091     1.719    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592         33.333      31.741     BUFGCTRL_X0Y3  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X12Y104  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X8Y105   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X8Y105   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X8Y105   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X8Y105   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X8Y105   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X8Y105   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X9Y105   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X9Y105   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[14]/C
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.854         16.666      15.812     SLICE_X30Y113  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X14Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X14Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X14Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X14Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X14Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X14Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X14Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X14Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X8Y99    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X14Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X14Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X14Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X14Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X14Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X14Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X14Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X14Y99   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X8Y99    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X8Y99    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK



---------------------------------------------------------------------------------------------------
From Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.501ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.917ns  (logic 0.924ns (23.587%)  route 2.993ns (76.413%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 35.943 - 33.333 ) 
    Source Clock Delay      (SCD):    2.926ns = ( 19.593 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.593    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y103        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.437    20.030 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.817    20.847    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X12Y104        LUT3 (Prop_lut3_I2_O)        0.118    20.965 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.546    21.511    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X13Y104        LUT4 (Prop_lut4_I1_O)        0.264    21.775 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.934    22.709    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X13Y105        LUT5 (Prop_lut5_I4_O)        0.105    22.814 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.696    23.510    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X17Y107        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.403    35.943    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X17Y107        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.271    36.214    
                         clock uncertainty           -0.035    36.179    
    SLICE_X17Y107        FDRE (Setup_fdre_C_CE)      -0.168    36.011    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.011    
                         arrival time                         -23.510    
  -------------------------------------------------------------------
                         slack                                 12.501    

Slack (MET) :             12.501ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.917ns  (logic 0.924ns (23.587%)  route 2.993ns (76.413%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 35.943 - 33.333 ) 
    Source Clock Delay      (SCD):    2.926ns = ( 19.593 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.593    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y103        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.437    20.030 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.817    20.847    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X12Y104        LUT3 (Prop_lut3_I2_O)        0.118    20.965 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.546    21.511    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X13Y104        LUT4 (Prop_lut4_I1_O)        0.264    21.775 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.934    22.709    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X13Y105        LUT5 (Prop_lut5_I4_O)        0.105    22.814 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.696    23.510    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X17Y107        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.403    35.943    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X17Y107        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.271    36.214    
                         clock uncertainty           -0.035    36.179    
    SLICE_X17Y107        FDRE (Setup_fdre_C_CE)      -0.168    36.011    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.011    
                         arrival time                         -23.510    
  -------------------------------------------------------------------
                         slack                                 12.501    

Slack (MET) :             12.501ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.917ns  (logic 0.924ns (23.587%)  route 2.993ns (76.413%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 35.943 - 33.333 ) 
    Source Clock Delay      (SCD):    2.926ns = ( 19.593 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.593    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y103        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.437    20.030 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.817    20.847    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X12Y104        LUT3 (Prop_lut3_I2_O)        0.118    20.965 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.546    21.511    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X13Y104        LUT4 (Prop_lut4_I1_O)        0.264    21.775 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.934    22.709    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X13Y105        LUT5 (Prop_lut5_I4_O)        0.105    22.814 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.696    23.510    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X17Y107        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.403    35.943    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X17Y107        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.271    36.214    
                         clock uncertainty           -0.035    36.179    
    SLICE_X17Y107        FDRE (Setup_fdre_C_CE)      -0.168    36.011    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.011    
                         arrival time                         -23.510    
  -------------------------------------------------------------------
                         slack                                 12.501    

Slack (MET) :             12.501ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.917ns  (logic 0.924ns (23.587%)  route 2.993ns (76.413%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 35.943 - 33.333 ) 
    Source Clock Delay      (SCD):    2.926ns = ( 19.593 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.593    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y103        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.437    20.030 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.817    20.847    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X12Y104        LUT3 (Prop_lut3_I2_O)        0.118    20.965 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.546    21.511    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X13Y104        LUT4 (Prop_lut4_I1_O)        0.264    21.775 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.934    22.709    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X13Y105        LUT5 (Prop_lut5_I4_O)        0.105    22.814 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.696    23.510    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X17Y107        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.403    35.943    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X17Y107        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.271    36.214    
                         clock uncertainty           -0.035    36.179    
    SLICE_X17Y107        FDRE (Setup_fdre_C_CE)      -0.168    36.011    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.011    
                         arrival time                         -23.510    
  -------------------------------------------------------------------
                         slack                                 12.501    

Slack (MET) :             12.526ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.908ns  (logic 0.924ns (23.642%)  route 2.984ns (76.358%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.609ns = ( 35.942 - 33.333 ) 
    Source Clock Delay      (SCD):    2.926ns = ( 19.593 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.593    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y103        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.437    20.030 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.817    20.847    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X12Y104        LUT3 (Prop_lut3_I2_O)        0.118    20.965 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.546    21.511    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X13Y104        LUT4 (Prop_lut4_I1_O)        0.264    21.775 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.934    22.709    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X13Y105        LUT5 (Prop_lut5_I4_O)        0.105    22.814 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.687    23.501    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X13Y108        FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.402    35.942    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y108        FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.288    36.230    
                         clock uncertainty           -0.035    36.195    
    SLICE_X13Y108        FDCE (Setup_fdce_C_CE)      -0.168    36.027    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.027    
                         arrival time                         -23.501    
  -------------------------------------------------------------------
                         slack                                 12.526    

Slack (MET) :             12.758ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.677ns  (logic 0.924ns (25.131%)  route 2.753ns (74.869%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 35.943 - 33.333 ) 
    Source Clock Delay      (SCD):    2.926ns = ( 19.593 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.593    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y103        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.437    20.030 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.817    20.847    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X12Y104        LUT3 (Prop_lut3_I2_O)        0.118    20.965 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.546    21.511    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X13Y104        LUT4 (Prop_lut4_I1_O)        0.264    21.775 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.934    22.709    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X13Y105        LUT5 (Prop_lut5_I4_O)        0.105    22.814 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.455    23.269    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X13Y106        FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.403    35.943    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X13Y106        FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.288    36.231    
                         clock uncertainty           -0.035    36.196    
    SLICE_X13Y106        FDCE (Setup_fdce_C_CE)      -0.168    36.028    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.028    
                         arrival time                         -23.269    
  -------------------------------------------------------------------
                         slack                                 12.758    

Slack (MET) :             12.788ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.679ns  (logic 0.924ns (25.114%)  route 2.755ns (74.885%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 35.943 - 33.333 ) 
    Source Clock Delay      (SCD):    2.926ns = ( 19.593 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.593    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y103        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.437    20.030 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.817    20.847    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X12Y104        LUT3 (Prop_lut3_I2_O)        0.118    20.965 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.546    21.511    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X13Y104        LUT4 (Prop_lut4_I1_O)        0.264    21.775 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.934    22.709    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X13Y105        LUT5 (Prop_lut5_I4_O)        0.105    22.814 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.458    23.272    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X12Y107        FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.403    35.943    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X12Y107        FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.288    36.231    
                         clock uncertainty           -0.035    36.196    
    SLICE_X12Y107        FDCE (Setup_fdce_C_CE)      -0.136    36.060    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.060    
                         arrival time                         -23.272    
  -------------------------------------------------------------------
                         slack                                 12.788    

Slack (MET) :             12.924ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.494ns  (logic 0.924ns (26.444%)  route 2.570ns (73.556%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 35.943 - 33.333 ) 
    Source Clock Delay      (SCD):    2.926ns = ( 19.593 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.593    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y103        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.437    20.030 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.817    20.847    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X12Y104        LUT3 (Prop_lut3_I2_O)        0.118    20.965 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.546    21.511    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X13Y104        LUT4 (Prop_lut4_I1_O)        0.264    21.775 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.934    22.709    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X13Y105        LUT5 (Prop_lut5_I4_O)        0.105    22.814 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.273    23.087    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X16Y105        FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.403    35.943    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X16Y105        FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.271    36.214    
                         clock uncertainty           -0.035    36.179    
    SLICE_X16Y105        FDCE (Setup_fdce_C_CE)      -0.168    36.011    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.011    
                         arrival time                         -23.087    
  -------------------------------------------------------------------
                         slack                                 12.924    

Slack (MET) :             13.071ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.379ns  (logic 0.924ns (27.345%)  route 2.455ns (72.655%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 35.943 - 33.333 ) 
    Source Clock Delay      (SCD):    2.926ns = ( 19.593 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.593    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y103        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.437    20.030 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.817    20.847    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X12Y104        LUT3 (Prop_lut3_I2_O)        0.118    20.965 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.546    21.511    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X13Y104        LUT4 (Prop_lut4_I1_O)        0.264    21.775 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.505    22.280    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X13Y105        LUT5 (Prop_lut5_I4_O)        0.105    22.385 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.587    22.972    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X10Y108        FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.403    35.943    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X10Y108        FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.271    36.214    
                         clock uncertainty           -0.035    36.179    
    SLICE_X10Y108        FDCE (Setup_fdce_C_CE)      -0.136    36.043    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.043    
                         arrival time                         -22.972    
  -------------------------------------------------------------------
                         slack                                 13.071    

Slack (MET) :             13.071ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.379ns  (logic 0.924ns (27.345%)  route 2.455ns (72.655%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 35.943 - 33.333 ) 
    Source Clock Delay      (SCD):    2.926ns = ( 19.593 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.593    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y103        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.437    20.030 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.817    20.847    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X12Y104        LUT3 (Prop_lut3_I2_O)        0.118    20.965 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.546    21.511    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X13Y104        LUT4 (Prop_lut4_I1_O)        0.264    21.775 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.505    22.280    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]_0
    SLICE_X13Y105        LUT5 (Prop_lut5_I4_O)        0.105    22.385 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.587    22.972    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X10Y108        FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.403    35.943    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X10Y108        FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.271    36.214    
                         clock uncertainty           -0.035    36.179    
    SLICE_X10Y108        FDCE (Setup_fdce_C_CE)      -0.136    36.043    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.043    
                         arrival time                         -22.972    
  -------------------------------------------------------------------
                         slack                                 13.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.076%)  route 0.119ns (38.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599     0.599    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.625 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.646     1.271    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X11Y103        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE (Prop_fdre_C_Q)         0.141     1.412 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.119     1.531    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X11Y103        LUT3 (Prop_lut3_I2_O)        0.045     1.576 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.576    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X11Y103        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703     0.703    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.732 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.921     1.653    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X11Y103        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.382     1.271    
    SLICE_X11Y103        FDRE (Hold_fdre_C_D)         0.092     1.363    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.575%)  route 0.155ns (45.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599     0.599    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.625 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.647     1.272    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y102        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_fdre_C_Q)         0.141     1.413 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.155     1.568    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X15Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.613 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.613    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X15Y102        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703     0.703    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.732 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.921     1.653    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y102        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.381     1.272    
    SLICE_X15Y102        FDRE (Hold_fdre_C_D)         0.092     1.364    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599     0.599    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.625 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.647     1.272    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y102        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_fdre_C_Q)         0.141     1.413 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.167     1.580    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X15Y102        LUT6 (Prop_lut6_I5_O)        0.045     1.625 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.625    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X15Y102        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703     0.703    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.732 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.921     1.653    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y102        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.381     1.272    
    SLICE_X15Y102        FDRE (Hold_fdre_C_D)         0.091     1.363    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.574ns  (logic 0.212ns (36.958%)  route 0.362ns (63.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 18.319 - 16.667 ) 
    Source Clock Delay      (SCD):    1.272ns = ( 17.939 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.647    17.939    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X14Y102        FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDCE (Prop_fdce_C_Q)         0.167    18.106 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.210    18.316    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X12Y102        LUT5 (Prop_lut5_I4_O)        0.045    18.361 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.152    18.512    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X12Y103        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.920    18.319    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y103        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.365    17.954    
    SLICE_X12Y103        FDRE (Hold_fdre_C_CE)       -0.012    17.942    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.942    
                         arrival time                          18.512    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.574ns  (logic 0.212ns (36.958%)  route 0.362ns (63.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 18.319 - 16.667 ) 
    Source Clock Delay      (SCD):    1.272ns = ( 17.939 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.647    17.939    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X14Y102        FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDCE (Prop_fdce_C_Q)         0.167    18.106 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.210    18.316    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X12Y102        LUT5 (Prop_lut5_I4_O)        0.045    18.361 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.152    18.512    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X12Y103        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.920    18.319    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y103        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.365    17.954    
    SLICE_X12Y103        FDRE (Hold_fdre_C_CE)       -0.012    17.942    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.942    
                         arrival time                          18.512    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.574ns  (logic 0.212ns (36.958%)  route 0.362ns (63.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns = ( 18.319 - 16.667 ) 
    Source Clock Delay      (SCD):    1.272ns = ( 17.939 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.647    17.939    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X14Y102        FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDCE (Prop_fdce_C_Q)         0.167    18.106 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.210    18.316    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X12Y102        LUT5 (Prop_lut5_I4_O)        0.045    18.361 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.152    18.512    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X12Y103        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.920    18.319    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y103        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.365    17.954    
    SLICE_X12Y103        FDRE (Hold_fdre_C_CE)       -0.012    17.942    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.942    
                         arrival time                          18.512    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.599ns  (logic 0.212ns (35.381%)  route 0.387ns (64.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 18.320 - 16.667 ) 
    Source Clock Delay      (SCD):    1.272ns = ( 17.939 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.647    17.939    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X14Y102        FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDCE (Prop_fdce_C_Q)         0.167    18.106 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.210    18.316    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X12Y102        LUT5 (Prop_lut5_I4_O)        0.045    18.361 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.177    18.538    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X12Y102        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.921    18.320    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y102        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.365    17.955    
    SLICE_X12Y102        FDRE (Hold_fdre_C_CE)       -0.012    17.943    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.943    
                         arrival time                          18.538    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.599ns  (logic 0.212ns (35.381%)  route 0.387ns (64.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 18.320 - 16.667 ) 
    Source Clock Delay      (SCD):    1.272ns = ( 17.939 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.647    17.939    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X14Y102        FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDCE (Prop_fdce_C_Q)         0.167    18.106 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.210    18.316    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X12Y102        LUT5 (Prop_lut5_I4_O)        0.045    18.361 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.177    18.538    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X12Y102        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.921    18.320    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y102        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.365    17.955    
    SLICE_X12Y102        FDRE (Hold_fdre_C_CE)       -0.012    17.943    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.943    
                         arrival time                          18.538    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.599ns  (logic 0.212ns (35.381%)  route 0.387ns (64.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 18.320 - 16.667 ) 
    Source Clock Delay      (SCD):    1.272ns = ( 17.939 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.647    17.939    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X14Y102        FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDCE (Prop_fdce_C_Q)         0.167    18.106 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.210    18.316    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X12Y102        LUT5 (Prop_lut5_I4_O)        0.045    18.361 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.177    18.538    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X12Y102        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.921    18.320    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y102        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.365    17.955    
    SLICE_X12Y102        FDRE (Hold_fdre_C_CE)       -0.012    17.943    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.943    
                         arrival time                          18.538    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.599ns  (logic 0.212ns (35.381%)  route 0.387ns (64.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 18.320 - 16.667 ) 
    Source Clock Delay      (SCD):    1.272ns = ( 17.939 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.647    17.939    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X14Y102        FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDCE (Prop_fdce_C_Q)         0.167    18.106 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.210    18.316    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X12Y102        LUT5 (Prop_lut5_I4_O)        0.045    18.361 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.177    18.538    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X12Y102        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.921    18.320    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y102        FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.365    17.955    
    SLICE_X12Y102        FDRE (Hold_fdre_C_CE)       -0.012    17.943    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.943    
                         arrival time                          18.538    
  -------------------------------------------------------------------
                         slack                                  0.595    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         33.333      31.741     BUFGCTRL_X0Y4  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X15Y102  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X15Y102  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X11Y104  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X12Y102  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X12Y103  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X12Y103  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X12Y103  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X12Y102  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X12Y102  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X11Y104  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X11Y104  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X12Y102  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X12Y102  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X12Y103  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X12Y103  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X12Y103  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X12Y103  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X12Y103  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X12Y103  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X15Y102  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X15Y102  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X15Y102  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X15Y102  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X11Y104  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X11Y104  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X12Y103  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X12Y103  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X12Y103  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X13Y102  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_system_clk_wiz_1_1
  To Clock:  clk_out1_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        0.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.008ns  (logic 2.478ns (30.943%)  route 5.530ns (69.057%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 8.994 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.518    -0.439    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X29Y105        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.348    -0.091 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/Q
                         net (fo=3, routed)           0.826     0.735    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[30]
    SLICE_X29Y106        LUT4 (Prop_lut4_I2_O)        0.240     0.975 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_73/O
                         net (fo=1, routed)           0.000     0.975    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_73_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.415 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.415    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.513 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.513    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.611 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.611    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.709 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=5, routed)           0.811     2.521    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_2__52[0]
    SLICE_X35Y106        LUT6 (Prop_lut6_I3_O)        0.105     2.626 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_4__22/O
                         net (fo=1, routed)           0.347     2.973    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg_0
    SLICE_X35Y105        LUT6 (Prop_lut6_I4_O)        0.105     3.078 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.474     3.552    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    SLICE_X34Y103        LUT3 (Prop_lut3_I2_O)        0.105     3.657 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.631     4.287    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y100        AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     5.018 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=11, routed)          0.598     5.617    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X32Y96         LUT2 (Prop_lut2_I1_O)        0.110     5.727 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                         net (fo=10, routed)          1.843     7.569    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y11         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.286     8.994    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.336    
                         clock uncertainty           -0.243     9.093    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.550     8.543    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -7.569    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.873ns  (logic 2.476ns (31.447%)  route 5.397ns (68.553%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.007ns = ( 8.993 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.518    -0.439    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X29Y105        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.348    -0.091 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/Q
                         net (fo=3, routed)           0.826     0.735    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[30]
    SLICE_X29Y106        LUT4 (Prop_lut4_I2_O)        0.240     0.975 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_73/O
                         net (fo=1, routed)           0.000     0.975    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_73_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.415 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.415    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.513 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.513    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.611 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.611    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.709 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=5, routed)           0.811     2.521    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_2__52[0]
    SLICE_X35Y106        LUT6 (Prop_lut6_I3_O)        0.105     2.626 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_4__22/O
                         net (fo=1, routed)           0.347     2.973    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg_0
    SLICE_X35Y105        LUT6 (Prop_lut6_I4_O)        0.105     3.078 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.474     3.552    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    SLICE_X34Y103        LUT3 (Prop_lut3_I2_O)        0.105     3.657 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.631     4.287    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y100        AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     5.018 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=11, routed)          0.630     5.648    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X33Y96         LUT2 (Prop_lut2_I1_O)        0.108     5.756 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=10, routed)          1.679     7.435    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X2Y12         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.285     8.993    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.335    
                         clock uncertainty           -0.243     9.092    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.549     8.543    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.746ns  (logic 2.478ns (31.991%)  route 5.268ns (68.009%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 8.988 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.518    -0.439    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X29Y105        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.348    -0.091 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/Q
                         net (fo=3, routed)           0.826     0.735    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[30]
    SLICE_X29Y106        LUT4 (Prop_lut4_I2_O)        0.240     0.975 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_73/O
                         net (fo=1, routed)           0.000     0.975    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_73_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.415 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.415    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.513 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.513    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.611 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.611    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.709 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=5, routed)           0.811     2.521    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_2__52[0]
    SLICE_X35Y106        LUT6 (Prop_lut6_I3_O)        0.105     2.626 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_4__22/O
                         net (fo=1, routed)           0.347     2.973    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg_0
    SLICE_X35Y105        LUT6 (Prop_lut6_I4_O)        0.105     3.078 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.474     3.552    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    SLICE_X34Y103        LUT3 (Prop_lut3_I2_O)        0.105     3.657 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.631     4.287    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y100        AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     5.018 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=11, routed)          0.598     5.617    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X32Y96         LUT2 (Prop_lut2_I1_O)        0.110     5.727 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                         net (fo=10, routed)          1.581     7.307    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X1Y13         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.280     8.988    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.330    
                         clock uncertainty           -0.243     9.087    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.550     8.537    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.723ns  (logic 2.476ns (32.061%)  route 5.247ns (67.939%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.008ns = ( 8.992 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.518    -0.439    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X29Y105        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.348    -0.091 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/Q
                         net (fo=3, routed)           0.826     0.735    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[30]
    SLICE_X29Y106        LUT4 (Prop_lut4_I2_O)        0.240     0.975 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_73/O
                         net (fo=1, routed)           0.000     0.975    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_73_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.415 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.415    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.513 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.513    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.611 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.611    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.709 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=5, routed)           0.811     2.521    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_2__52[0]
    SLICE_X35Y106        LUT6 (Prop_lut6_I3_O)        0.105     2.626 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_4__22/O
                         net (fo=1, routed)           0.347     2.973    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg_0
    SLICE_X35Y105        LUT6 (Prop_lut6_I4_O)        0.105     3.078 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.474     3.552    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    SLICE_X34Y103        LUT3 (Prop_lut3_I2_O)        0.105     3.657 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.631     4.287    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y100        AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     5.018 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=11, routed)          0.630     5.648    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X33Y96         LUT2 (Prop_lut2_I1_O)        0.108     5.756 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=10, routed)          1.528     7.284    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X1Y12         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.284     8.992    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.334    
                         clock uncertainty           -0.243     9.091    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.549     8.542    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.542    
                         arrival time                          -7.284    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.876ns  (logic 2.478ns (31.464%)  route 5.398ns (68.536%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 9.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.518    -0.439    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X29Y105        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.348    -0.091 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/Q
                         net (fo=3, routed)           0.826     0.735    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[30]
    SLICE_X29Y106        LUT4 (Prop_lut4_I2_O)        0.240     0.975 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_73/O
                         net (fo=1, routed)           0.000     0.975    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_73_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.415 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.415    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.513 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.513    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.611 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.611    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.709 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=5, routed)           0.811     2.521    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_2__52[0]
    SLICE_X35Y106        LUT6 (Prop_lut6_I3_O)        0.105     2.626 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_4__22/O
                         net (fo=1, routed)           0.347     2.973    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg_0
    SLICE_X35Y105        LUT6 (Prop_lut6_I4_O)        0.105     3.078 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.474     3.552    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    SLICE_X34Y103        LUT3 (Prop_lut3_I2_O)        0.105     3.657 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.631     4.287    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y100        AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     5.018 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=11, routed)          0.598     5.617    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X32Y96         LUT2 (Prop_lut2_I1_O)        0.110     5.727 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                         net (fo=10, routed)          1.710     7.437    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y27         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.439     9.146    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y27         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.409     9.556    
                         clock uncertainty           -0.243     9.313    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.550     8.763    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                  1.327    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 2.476ns (32.696%)  route 5.097ns (67.304%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.011ns = ( 8.989 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.518    -0.439    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X29Y105        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.348    -0.091 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/Q
                         net (fo=3, routed)           0.826     0.735    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[30]
    SLICE_X29Y106        LUT4 (Prop_lut4_I2_O)        0.240     0.975 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_73/O
                         net (fo=1, routed)           0.000     0.975    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_73_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.415 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.415    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.513 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.513    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.611 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.611    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.709 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=5, routed)           0.811     2.521    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_2__52[0]
    SLICE_X35Y106        LUT6 (Prop_lut6_I3_O)        0.105     2.626 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_4__22/O
                         net (fo=1, routed)           0.347     2.973    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg_0
    SLICE_X35Y105        LUT6 (Prop_lut6_I4_O)        0.105     3.078 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.474     3.552    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    SLICE_X34Y103        LUT3 (Prop_lut3_I2_O)        0.105     3.657 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.631     4.287    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y100        AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     5.018 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=11, routed)          0.630     5.648    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X33Y96         LUT2 (Prop_lut2_I1_O)        0.108     5.756 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=10, routed)          1.378     7.134    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X2Y13         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.281     8.989    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.331    
                         clock uncertainty           -0.243     9.088    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.549     8.539    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.539    
                         arrival time                          -7.134    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.953ns  (logic 2.473ns (31.094%)  route 5.480ns (68.906%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 9.143 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.518    -0.439    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X29Y105        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.348    -0.091 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/Q
                         net (fo=3, routed)           0.826     0.735    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[30]
    SLICE_X29Y106        LUT4 (Prop_lut4_I2_O)        0.240     0.975 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_73/O
                         net (fo=1, routed)           0.000     0.975    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_73_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.415 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.415    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.513 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.513    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.611 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.611    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.709 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=5, routed)           0.811     2.521    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_2__52[0]
    SLICE_X35Y106        LUT6 (Prop_lut6_I3_O)        0.105     2.626 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_4__22/O
                         net (fo=1, routed)           0.347     2.973    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg_0
    SLICE_X35Y105        LUT6 (Prop_lut6_I4_O)        0.105     3.078 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.474     3.552    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    SLICE_X34Y103        LUT3 (Prop_lut3_I2_O)        0.105     3.657 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.631     4.287    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y100        AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     5.018 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=11, routed)          0.598     5.617    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X32Y96         LUT2 (Prop_lut2_I1_O)        0.105     5.722 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=10, routed)          1.793     7.515    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y26         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.436     9.143    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.409     9.553    
                         clock uncertainty           -0.243     9.310    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.923    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.923    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.899ns  (logic 2.473ns (31.309%)  route 5.426ns (68.691%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.863ns = ( 9.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.518    -0.439    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X29Y105        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.348    -0.091 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/Q
                         net (fo=3, routed)           0.826     0.735    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[30]
    SLICE_X29Y106        LUT4 (Prop_lut4_I2_O)        0.240     0.975 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_73/O
                         net (fo=1, routed)           0.000     0.975    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_73_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.415 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.415    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.513 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.513    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.611 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.611    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.709 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=5, routed)           0.811     2.521    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_2__52[0]
    SLICE_X35Y106        LUT6 (Prop_lut6_I3_O)        0.105     2.626 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_4__22/O
                         net (fo=1, routed)           0.347     2.973    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg_0
    SLICE_X35Y105        LUT6 (Prop_lut6_I4_O)        0.105     3.078 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.474     3.552    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    SLICE_X34Y103        LUT3 (Prop_lut3_I2_O)        0.105     3.657 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.631     4.287    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y100        AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     5.018 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=11, routed)          0.598     5.617    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X32Y96         LUT2 (Prop_lut2_I1_O)        0.105     5.722 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=10, routed)          1.738     7.460    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y25         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.430     9.137    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y25         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.409     9.547    
                         clock uncertainty           -0.243     9.304    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.917    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.917    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 2.476ns (33.086%)  route 5.008ns (66.914%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.016ns = ( 8.984 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.518    -0.439    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X29Y105        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.348    -0.091 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/Q
                         net (fo=3, routed)           0.826     0.735    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[30]
    SLICE_X29Y106        LUT4 (Prop_lut4_I2_O)        0.240     0.975 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_73/O
                         net (fo=1, routed)           0.000     0.975    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_73_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.415 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.415    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.513 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.513    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.611 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.611    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.709 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=5, routed)           0.811     2.521    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_2__52[0]
    SLICE_X35Y106        LUT6 (Prop_lut6_I3_O)        0.105     2.626 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_4__22/O
                         net (fo=1, routed)           0.347     2.973    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg_0
    SLICE_X35Y105        LUT6 (Prop_lut6_I4_O)        0.105     3.078 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.474     3.552    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    SLICE_X34Y103        LUT3 (Prop_lut3_I2_O)        0.105     3.657 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.631     4.287    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y100        AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     5.018 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=11, routed)          0.630     5.648    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X33Y96         LUT2 (Prop_lut2_I1_O)        0.108     5.756 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=10, routed)          1.289     7.045    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X1Y15         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.276     8.984    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.326    
                         clock uncertainty           -0.243     9.083    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.549     8.534    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.534    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 2.478ns (33.086%)  route 5.011ns (66.914%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 8.994 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.518    -0.439    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X29Y105        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.348    -0.091 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[30]/Q
                         net (fo=3, routed)           0.826     0.735    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[30]
    SLICE_X29Y106        LUT4 (Prop_lut4_I2_O)        0.240     0.975 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_73/O
                         net (fo=1, routed)           0.000     0.975    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_73_n_0
    SLICE_X29Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.415 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.415    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X29Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.513 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.513    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X29Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.611 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.611    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X29Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.709 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=5, routed)           0.811     2.521    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_2__52[0]
    SLICE_X35Y106        LUT6 (Prop_lut6_I3_O)        0.105     2.626 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Using_FPGA.Native_i_4__22/O
                         net (fo=1, routed)           0.347     2.973    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg_0
    SLICE_X35Y105        LUT6 (Prop_lut6_I4_O)        0.105     3.078 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.474     3.552    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/D_AS
    SLICE_X34Y103        LUT3 (Prop_lut3_I2_O)        0.105     3.657 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.631     4.287    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y100        AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     5.018 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=11, routed)          0.598     5.617    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X32Y96         LUT2 (Prop_lut2_I1_O)        0.110     5.727 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                         net (fo=10, routed)          1.324     7.051    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X2Y17         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.286     8.994    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.336    
                         clock uncertainty           -0.243     9.093    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.550     8.543    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.543    
                         arrival time                          -7.051    
  -------------------------------------------------------------------
                         slack                                  1.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.289ns (68.171%)  route 0.135ns (31.829%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.639    -0.535    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X35Y112        FDSE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDSE (Prop_fdse_C_Q)         0.128    -0.407 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[11]/Q
                         net (fo=4, routed)           0.135    -0.272    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/Q[0]
    SLICE_X37Y112        LUT4 (Prop_lut4_I3_O)        0.099    -0.173 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/Using_FPGA.Native_i_1__92/O
                         net (fo=1, routed)           0.000    -0.173    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[11].PC_Mux_MUXF7/I081_out
    SLICE_X37Y112        MUXF7 (Prop_muxf7_I0_O)      0.062    -0.111 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[11].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    -0.111    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/of_pc_ii_20
    SLICE_X37Y112        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.912    -0.769    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/Clk
    SLICE_X37Y112        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.498    -0.271    
    SLICE_X37Y112        FDRE (Hold_fdre_C_D)         0.105    -0.166    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[11].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.148ns (40.527%)  route 0.217ns (59.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.559    -0.615    FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y89         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.217    -0.250    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[11]
    SLICE_X36Y90         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.828    -0.852    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X36Y90         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[20]/C
                         clock pessimism              0.502    -0.350    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.017    -0.333    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[20]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/SHR_Value_DFF_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.844%)  route 0.229ns (64.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.641    -0.533    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X35Y107        FDSE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDSE (Prop_fdse_C_Q)         0.128    -0.405 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[21]/Q
                         net (fo=3, routed)           0.229    -0.175    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[0]_0[10]
    SLICE_X38Y109        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/SHR_Value_DFF_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.915    -0.766    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X38Y109        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/SHR_Value_DFF_reg[21]/C
                         clock pessimism              0.498    -0.268    
    SLICE_X38Y109        FDRE (Hold_fdre_C_D)         0.007    -0.261    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/SHR_Value_DFF_reg[21]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.269%)  route 0.220ns (59.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.560    -0.614    FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y91         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.148    -0.466 r  FPGA_system/mb_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.220    -0.246    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[27]
    SLICE_X36Y90         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.828    -0.852    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X36Y90         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]/C
                         clock pessimism              0.502    -0.350    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.016    -0.334    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/write_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I3/TMR_No.gpo_io_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.358%)  route 0.234ns (64.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.559    -0.615    FPGA_system/mb_system_i/iomodule_1/U0/Clk
    SLICE_X29Y88         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/write_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.487 r  FPGA_system/mb_system_i/iomodule_1/U0/write_data_reg[8]/Q
                         net (fo=2, routed)           0.234    -0.253    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I3/D[8]
    SLICE_X39Y87         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I3/TMR_No.gpo_io_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.825    -0.855    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I3/Clk
    SLICE_X39Y87         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I3/TMR_No.gpo_io_i_reg[8]/C
                         clock pessimism              0.502    -0.353    
    SLICE_X39Y87         FDRE (Hold_fdre_C_D)         0.012    -0.341    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I3/TMR_No.gpo_io_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/SHR_Value_DFF_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.856%)  route 0.229ns (64.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.641    -0.533    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X35Y107        FDSE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDSE (Prop_fdse_C_Q)         0.128    -0.405 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[22]/Q
                         net (fo=3, routed)           0.229    -0.176    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/shr_reg_reg[0]_0[9]
    SLICE_X38Y109        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/SHR_Value_DFF_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.915    -0.766    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X38Y109        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/SHR_Value_DFF_reg[22]/C
                         clock pessimism              0.498    -0.268    
    SLICE_X38Y109        FDRE (Hold_fdre_C_D)         0.000    -0.268    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/SHR_Value_DFF_reg[22]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/SLR_Value_DFF_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.729%)  route 0.290ns (67.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.642    -0.532    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X29Y107        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[21]/Q
                         net (fo=3, routed)           0.290    -0.101    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[21]
    SLICE_X39Y109        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/SLR_Value_DFF_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.915    -0.766    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X39Y109        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/SLR_Value_DFF_reg[21]/C
                         clock pessimism              0.498    -0.268    
    SLICE_X39Y109        FDRE (Hold_fdre_C_D)         0.070    -0.198    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/SLR_Value_DFF_reg[21]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.775%)  route 0.055ns (28.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.565    -0.609    FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X11Y98         FDRE                                         r  FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_1/Q
                         net (fo=1, routed)           0.055    -0.412    FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_1_n_0
    SLICE_X10Y98         FDRE                                         r  FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.834    -0.846    FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X10Y98         FDRE                                         r  FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_2/C
                         clock pessimism              0.251    -0.596    
    SLICE_X10Y98         FDRE (Hold_fdre_C_D)         0.075    -0.521    FPGA_system/mb_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/SLR_Value_DFF_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.052%)  route 0.299ns (67.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.641    -0.533    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X29Y110        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[11]/Q
                         net (fo=3, routed)           0.299    -0.093    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[11]
    SLICE_X39Y113        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/SLR_Value_DFF_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.911    -0.770    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X39Y113        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/SLR_Value_DFF_reg[11]/C
                         clock pessimism              0.498    -0.272    
    SLICE_X39Y113        FDRE (Hold_fdre_C_D)         0.070    -0.202    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/SLR_Value_DFF_reg[11]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.251ns (52.216%)  route 0.230ns (47.784%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.639    -0.535    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X35Y112        FDSE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDSE (Prop_fdse_C_Q)         0.141    -0.394 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[12]/Q
                         net (fo=4, routed)           0.230    -0.164    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].PC_Mux_MUXF7/Q[0]
    SLICE_X36Y113        LUT3 (Prop_lut3_I0_O)        0.045    -0.119 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].PC_Mux_MUXF7/Using_FPGA.Native_i_2__81/O
                         net (fo=1, routed)           0.000    -0.119    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].PC_Mux_MUXF7/I175_out
    SLICE_X36Y113        MUXF7 (Prop_muxf7_I1_O)      0.065    -0.054 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].PC_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    -0.054    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/of_pc_ii_19
    SLICE_X36Y113        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.911    -0.770    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Clk
    SLICE_X36Y113        FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.498    -0.272    
    SLICE_X36Y113        FDRE (Hold_fdre_C_D)         0.105    -0.167    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Instruction_Prefetch_Mux[12].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_system_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y18     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y18     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y17     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y17     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y12     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y12     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y13     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y13     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y12     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y12     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y115    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y115    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y115    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y115    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y115    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y115    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y115    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y115    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y114    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y114    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y90     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y90     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y90     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y90     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y90     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y90     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y90     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X10Y90     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X8Y90      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X8Y90      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mb_system_clk_wiz_1_1
  To Clock:  clk_out2_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       12.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.070ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.488ns  (logic 2.650ns (35.390%)  route 4.838ns (64.610%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 19.020 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.389    -0.568    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y32         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.557 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          0.699     2.256    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.105     2.361 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.831     3.192    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.105     3.297 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_6/O
                         net (fo=3, routed)           0.813     4.110    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.105     4.215 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_2/O
                         net (fo=4, routed)           0.928     5.142    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_0__0
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.105     5.247 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.692     5.939    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.105     6.044 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.876     6.920    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X5Y88          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.312    19.020    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X5Y88          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[4]/C
                         clock pessimism              0.401    19.421    
                         clock uncertainty           -0.264    19.158    
    SLICE_X5Y88          FDRE (Setup_fdre_C_CE)      -0.168    18.990    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                 12.070    

Slack (MET) :             12.070ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.488ns  (logic 2.650ns (35.390%)  route 4.838ns (64.610%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 19.020 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.389    -0.568    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y32         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.557 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          0.699     2.256    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.105     2.361 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.831     3.192    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.105     3.297 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_6/O
                         net (fo=3, routed)           0.813     4.110    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.105     4.215 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_2/O
                         net (fo=4, routed)           0.928     5.142    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_0__0
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.105     5.247 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.692     5.939    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.105     6.044 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.876     6.920    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X5Y88          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.312    19.020    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X5Y88          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[5]/C
                         clock pessimism              0.401    19.421    
                         clock uncertainty           -0.264    19.158    
    SLICE_X5Y88          FDRE (Setup_fdre_C_CE)      -0.168    18.990    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                 12.070    

Slack (MET) :             12.212ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.345ns  (logic 2.650ns (36.078%)  route 4.695ns (63.922%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 19.020 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.389    -0.568    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y32         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.557 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          0.699     2.256    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.105     2.361 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.831     3.192    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.105     3.297 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_6/O
                         net (fo=3, routed)           0.813     4.110    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.105     4.215 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_2/O
                         net (fo=4, routed)           0.928     5.142    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_0__0
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.105     5.247 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.692     5.939    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.105     6.044 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.733     6.777    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.312    19.020    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X4Y88          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]/C
                         clock pessimism              0.401    19.421    
                         clock uncertainty           -0.264    19.158    
    SLICE_X4Y88          FDRE (Setup_fdre_C_CE)      -0.168    18.990    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                 12.212    

Slack (MET) :             12.212ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.345ns  (logic 2.650ns (36.078%)  route 4.695ns (63.922%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 19.020 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.389    -0.568    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y32         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.557 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          0.699     2.256    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.105     2.361 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.831     3.192    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.105     3.297 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_6/O
                         net (fo=3, routed)           0.813     4.110    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.105     4.215 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_2/O
                         net (fo=4, routed)           0.928     5.142    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_0__0
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.105     5.247 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.692     5.939    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.105     6.044 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1/O
                         net (fo=8, routed)           0.733     6.777    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg[0]_i_1_n_0
    SLICE_X4Y88          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.312    19.020    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X4Y88          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[7]/C
                         clock pessimism              0.401    19.421    
                         clock uncertainty           -0.264    19.158    
    SLICE_X4Y88          FDRE (Setup_fdre_C_CE)      -0.168    18.990    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                 12.212    

Slack (MET) :             12.245ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 2.650ns (36.225%)  route 4.665ns (63.775%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.977ns = ( 19.023 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.389    -0.568    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y32         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.557 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          0.699     2.256    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.105     2.361 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.831     3.192    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.105     3.297 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_6/O
                         net (fo=3, routed)           0.813     4.110    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.105     4.215 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_2/O
                         net (fo=4, routed)           0.928     5.142    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_0__0
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.105     5.247 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.362     5.609    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X8Y89          LUT3 (Prop_lut3_I2_O)        0.105     5.714 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1/O
                         net (fo=7, routed)           1.033     6.748    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1_n_0
    SLICE_X4Y94          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.315    19.023    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X4Y94          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]/C
                         clock pessimism              0.401    19.424    
                         clock uncertainty           -0.264    19.161    
    SLICE_X4Y94          FDRE (Setup_fdre_C_CE)      -0.168    18.993    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]
  -------------------------------------------------------------------
                         required time                         18.993    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                 12.245    

Slack (MET) :             12.265ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 2.650ns (36.317%)  route 4.647ns (63.683%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 19.024 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.389    -0.568    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y32         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.557 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          0.699     2.256    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.105     2.361 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.831     3.192    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.105     3.297 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_6/O
                         net (fo=3, routed)           0.813     4.110    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.105     4.215 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_2/O
                         net (fo=4, routed)           0.928     5.142    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_0__0
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.105     5.247 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.362     5.609    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X8Y89          LUT3 (Prop_lut3_I2_O)        0.105     5.714 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1/O
                         net (fo=7, routed)           1.015     6.729    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.316    19.024    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y93          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]/C
                         clock pessimism              0.401    19.425    
                         clock uncertainty           -0.264    19.162    
    SLICE_X3Y93          FDRE (Setup_fdre_C_CE)      -0.168    18.994    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[2]
  -------------------------------------------------------------------
                         required time                         18.994    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                 12.265    

Slack (MET) :             12.265ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 2.650ns (36.317%)  route 4.647ns (63.683%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 19.024 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.389    -0.568    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y32         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.557 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          0.699     2.256    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.105     2.361 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.831     3.192    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.105     3.297 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_6/O
                         net (fo=3, routed)           0.813     4.110    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.105     4.215 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_2/O
                         net (fo=4, routed)           0.928     5.142    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_0__0
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.105     5.247 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.362     5.609    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X8Y89          LUT3 (Prop_lut3_I2_O)        0.105     5.714 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1/O
                         net (fo=7, routed)           1.015     6.729    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.316    19.024    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y93          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[3]/C
                         clock pessimism              0.401    19.425    
                         clock uncertainty           -0.264    19.162    
    SLICE_X3Y93          FDRE (Setup_fdre_C_CE)      -0.168    18.994    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[3]
  -------------------------------------------------------------------
                         required time                         18.994    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                 12.265    

Slack (MET) :             12.265ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 2.650ns (36.317%)  route 4.647ns (63.683%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 19.024 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.389    -0.568    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y32         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.557 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          0.699     2.256    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.105     2.361 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.831     3.192    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.105     3.297 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_6/O
                         net (fo=3, routed)           0.813     4.110    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.105     4.215 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_2/O
                         net (fo=4, routed)           0.928     5.142    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_0__0
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.105     5.247 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.362     5.609    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X8Y89          LUT3 (Prop_lut3_I2_O)        0.105     5.714 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1/O
                         net (fo=7, routed)           1.015     6.729    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.316    19.024    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y93          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]/C
                         clock pessimism              0.401    19.425    
                         clock uncertainty           -0.264    19.162    
    SLICE_X3Y93          FDRE (Setup_fdre_C_CE)      -0.168    18.994    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[4]
  -------------------------------------------------------------------
                         required time                         18.994    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                 12.265    

Slack (MET) :             12.265ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 2.650ns (36.317%)  route 4.647ns (63.683%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 19.024 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.389    -0.568    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y32         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.557 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          0.699     2.256    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.105     2.361 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.831     3.192    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.105     3.297 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_6/O
                         net (fo=3, routed)           0.813     4.110    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.105     4.215 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_2/O
                         net (fo=4, routed)           0.928     5.142    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_0__0
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.105     5.247 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.362     5.609    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X8Y89          LUT3 (Prop_lut3_I2_O)        0.105     5.714 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1/O
                         net (fo=7, routed)           1.015     6.729    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.316    19.024    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X3Y93          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[5]/C
                         clock pessimism              0.401    19.425    
                         clock uncertainty           -0.264    19.162    
    SLICE_X3Y93          FDRE (Setup_fdre_C_CE)      -0.168    18.994    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[5]
  -------------------------------------------------------------------
                         required time                         18.994    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                 12.265    

Slack (MET) :             12.266ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.117ns  (logic 2.651ns (37.249%)  route 4.466ns (62.751%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.977ns = ( 19.023 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.389    -0.568    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y32         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.557 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=10, routed)          0.699     2.256    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/douta[5]
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.105     2.361 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/FSM_sequential_qspi_cntrl_ps[2]_i_3/O
                         net (fo=6, routed)           0.831     3.192    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/gen_rd_a.douta_reg_reg_1
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.105     3.297 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_6/O
                         net (fo=3, routed)           0.813     4.110    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Shift_Reg_reg[6]_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.105     4.215 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_1_i_2/O
                         net (fo=4, routed)           0.928     5.142    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_0__0
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.105     5.247 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_6/O
                         net (fo=4, routed)           0.362     5.609    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/Serial_Dout_018_in
    SLICE_X8Y89          LUT2 (Prop_lut2_I1_O)        0.106     5.715 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.834     6.549    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int
    SLICE_X5Y94          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.315    19.023    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X5Y94          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/C
                         clock pessimism              0.401    19.424    
                         clock uncertainty           -0.264    19.161    
    SLICE_X5Y94          FDRE (Setup_fdre_C_CE)      -0.346    18.815    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -6.549    
  -------------------------------------------------------------------
                         slack                                 12.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.TXFIFO_ADDR_BITS_GENERATE[2].TXFIFO_FIRST_ENTRY_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.742%)  route 0.147ns (47.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.558    -0.616    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/ext_spi_clk
    SLICE_X8Y82          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.TXFIFO_ADDR_BITS_GENERATE[2].TXFIFO_FIRST_ENTRY_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.TXFIFO_ADDR_BITS_GENERATE[2].TXFIFO_FIRST_ENTRY_REG_I/Q
                         net (fo=1, routed)           0.147    -0.305    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/addra[5]
    RAMB18_X0Y32         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.865    -0.816    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y32         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.562    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.379    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.591    -0.583    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X5Y94          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[1]/Q
                         net (fo=1, routed)           0.098    -0.344    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DIA0
    SLICE_X6Y93          RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.861    -0.819    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X6Y93          RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.253    -0.567    
    SLICE_X6Y93          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.420    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ADC_ch1/samples_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[10]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.304ns (38.943%)  route 0.477ns (61.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331     1.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.727 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.369    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.292 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.258    -1.034    ADC_ch1/clk
    SLICE_X49Y35         FDRE                                         r  ADC_ch1/samples_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.304    -0.730 r  ADC_ch1/samples_reg_reg[10]/Q
                         net (fo=2, routed)           0.477    -0.254    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[10]
    RAMB18_X1Y14         FIFO18E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.407    -0.549    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y14         FIFO18E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism             -0.418    -0.968    
    RAMB18_X1Y14         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[10])
                                                      0.622    -0.346    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ADC_ch4/samples_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[13]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.304ns (38.943%)  route 0.477ns (61.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.418ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331     1.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.727 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.369    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.292 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.251    -1.041    ADC_ch4/clk
    SLICE_X49Y21         FDRE                                         r  ADC_ch4/samples_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.304    -0.737 r  ADC_ch4/samples_reg_reg[13]/Q
                         net (fo=2, routed)           0.477    -0.261    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[13]
    RAMB18_X1Y8          FIFO18E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.397    -0.559    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y8          FIFO18E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism             -0.418    -0.978    
    RAMB18_X1Y8          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[13])
                                                      0.622    -0.356    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.591    -0.583    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X5Y94          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[2]/Q
                         net (fo=1, routed)           0.100    -0.341    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIC1
    SLICE_X6Y94          RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.861    -0.819    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y94          RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.253    -0.567    
    SLICE_X6Y94          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.453    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.TXFIFO_ADDR_BITS_GENERATE[4].TXFIFO_FIRST_ENTRY_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.170%)  route 0.207ns (55.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.557    -0.617    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/ext_spi_clk
    SLICE_X10Y81         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.TXFIFO_ADDR_BITS_GENERATE[4].TXFIFO_FIRST_ENTRY_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.TXFIFO_ADDR_BITS_GENERATE[4].TXFIFO_FIRST_ENTRY_REG_I/Q
                         net (fo=1, routed)           0.207    -0.246    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/addra[3]
    RAMB18_X0Y32         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.865    -0.816    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y32         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                         clock pessimism              0.274    -0.542    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.359    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.558    -0.616    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/ext_spi_clk
    SLICE_X13Y82         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055    -0.420    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/s_level_out_d1_cdc_to
    SLICE_X13Y82         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.825    -0.855    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/ext_spi_clk
    SLICE_X13Y82         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.616    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.075    -0.541    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.560    -0.614    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X13Y84         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055    -0.418    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/s_level_out_d1_cdc_to
    SLICE_X13Y84         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.827    -0.853    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/ext_spi_clk
    SLICE_X13Y84         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.614    
    SLICE_X13Y84         FDRE (Hold_fdre_C_D)         0.075    -0.539    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.562    -0.612    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/ext_spi_clk
    SLICE_X11Y88         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055    -0.416    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/s_level_out_d1_cdc_to
    SLICE_X11Y88         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.831    -0.849    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/ext_spi_clk
    SLICE_X11Y88         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.612    
    SLICE_X11Y88         FDRE (Hold_fdre_C_D)         0.075    -0.537    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.564    -0.610    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y95          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055    -0.414    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X9Y95          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.833    -0.847    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y95          FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.238    -0.610    
    SLICE_X9Y95          FDRE (Hold_fdre_C_D)         0.075    -0.535    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mb_system_clk_wiz_1_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.170         20.000      17.830     RAMB18_X1Y14     FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.170         20.000      17.830     RAMB18_X1Y12     FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.170         20.000      17.830     RAMB18_X1Y10     FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.170         20.000      17.830     RAMB18_X1Y8      FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X0Y32     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0    FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y48     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y47     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y46     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y45     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y94      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y94      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y94      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y94      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y94      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y94      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y94      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y94      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y93      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y93      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y94      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y94      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y94      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y94      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y94      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y94      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y94      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y94      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y94      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X6Y94      FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mb_system_clk_wiz_1_1
  To Clock:  clk_out3_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       18.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.226ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        81.444ns  (logic 48.182ns (59.160%)  route 33.262ns (40.840%))
  Logic Levels:           275  (CARRY4=238 LUT1=2 LUT3=3 LUT4=3 LUT5=26 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns = ( 98.950 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.345    -0.612    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X38Y83         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.433    -0.179 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/Q
                         net (fo=5, routed)           1.107     0.928    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[1]
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.105     1.033 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_62/O
                         net (fo=1, routed)           0.000     1.033    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_62_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.473 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.473    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_37_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.571 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.571    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.669 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.669    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     1.801 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.859     2.660    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X41Y85         LUT5 (Prop_lut5_I2_O)        0.275     2.935 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3__0/O
                         net (fo=2, routed)           0.463     3.397    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3__0_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.105     3.502 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         1.135     4.638    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[26]_207
    SLICE_X54Y100        LUT6 (Prop_lut6_I4_O)        0.105     4.743 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=31, routed)          0.848     5.591    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_10_0[0]
    SLICE_X52Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.696 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_101/O
                         net (fo=1, routed)           0.286     5.982    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_70_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.462 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.001     6.463    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.561 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.561    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.659 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.659    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.757    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.937 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31/O[0]
                         net (fo=29, routed)          0.894     7.830    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31_n_7
    SLICE_X52Y108        LUT3 (Prop_lut3_I0_O)        0.249     8.079 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_35/O
                         net (fo=1, routed)           0.000     8.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_45_0[1]
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_18_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.623 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.623    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_11_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_10/CO[3]
                         net (fo=32, routed)          0.988     9.712    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[26]
    SLICE_X48Y104        LUT4 (Prop_lut4_I0_O)        0.105     9.817 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_88/O
                         net (fo=1, routed)           0.000     9.817    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_88_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.274 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.274    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_71_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.372 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.372    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_60_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.470 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.470    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_49_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.568 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.568    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_39_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.666 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_24_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.764    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_17_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.862 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.862    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_16_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    11.078 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_13/CO[0]
                         net (fo=32, routed)          1.011    12.089    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[25]
    SLICE_X49Y100        LUT5 (Prop_lut5_I0_O)        0.309    12.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_84/O
                         net (fo=1, routed)           0.000    12.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_84_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.855 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_70/CO[3]
                         net (fo=1, routed)           0.000    12.855    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_70_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.953 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.953    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_59_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.051 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.051    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_48_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.149 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.149    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_38_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.247 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.247    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_23_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.345 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.345    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_15_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.443 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.443    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_12_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.659 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_6/CO[0]
                         net (fo=33, routed)          1.050    14.709    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[24]
    SLICE_X48Y96         LUT5 (Prop_lut5_I0_O)        0.309    15.018 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[24]_i_43/O
                         net (fo=1, routed)           0.000    15.018    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[24]_i_43_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.475 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.475    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_35_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.573 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.573    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_30_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_25_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.001    15.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_20_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_15_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_10_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_8_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    16.280 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_3/CO[0]
                         net (fo=33, routed)          0.853    17.133    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[23]
    SLICE_X50Y100        LUT5 (Prop_lut5_I0_O)        0.309    17.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[23]_i_38/O
                         net (fo=1, routed)           0.000    17.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[23]_i_38_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    17.886 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.886    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_30_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.986 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.986    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_25_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.086 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.086    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_20_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.186 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.186    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_15_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.286    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_10_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.386 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.386    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_5_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.486 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.486    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_3_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    18.693 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_2/CO[0]
                         net (fo=33, routed)          0.744    19.437    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[22]
    SLICE_X51Y99         LUT5 (Prop_lut5_I0_O)        0.297    19.734 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[22]_i_38/O
                         net (fo=1, routed)           0.000    19.734    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[22]_i_38_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.191 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.001    20.191    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_30_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.289 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.289    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_25_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.387 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.387    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_20_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.485 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.485    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_15_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_10_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.681 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.681    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_5_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_3_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    20.995 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_2/CO[0]
                         net (fo=33, routed)          1.069    22.064    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[21]
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.309    22.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[21]_i_38/O
                         net (fo=1, routed)           0.000    22.373    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[21]_i_38_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.830 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.830    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_30_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.928 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.928    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_25_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.026 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.026    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_20_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.124 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.124    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_15_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.222 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.222    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_10_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.320 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.320    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_5_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.418 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.418    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_3_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    23.634 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_2/CO[0]
                         net (fo=33, routed)          0.916    24.551    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[20]
    SLICE_X40Y100        LUT5 (Prop_lut5_I0_O)        0.309    24.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[20]_i_43/O
                         net (fo=1, routed)           0.000    24.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[20]_i_43_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.317 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.317    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_35_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.415 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.415    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_30_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.513 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.513    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_25_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.611 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.611    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_20_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.709 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.709    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_15_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.807 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.807    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_10_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.905 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.905    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_8_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    26.121 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_3/CO[0]
                         net (fo=33, routed)          1.069    27.190    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[19]
    SLICE_X36Y100        LUT5 (Prop_lut5_I0_O)        0.309    27.499 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[19]_i_38/O
                         net (fo=1, routed)           0.000    27.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[19]_i_38_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.956 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.956    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_30_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.054 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.054    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_25_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_20_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.250 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.250    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_15_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.348 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.348    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_10_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.446 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.446    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_5_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    28.760 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_2/CO[0]
                         net (fo=33, routed)          0.734    29.494    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[18]
    SLICE_X37Y99         LUT5 (Prop_lut5_I0_O)        0.309    29.803 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[18]_i_38/O
                         net (fo=1, routed)           0.000    29.803    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[18]_i_38_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.260 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.001    30.261    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_30_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.359 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.359    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_25_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.457 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.457    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_20_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.555 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.555    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_15_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.653 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.653    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_10_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.751 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.751    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_5_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.849 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.849    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_3_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    31.065 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_2/CO[0]
                         net (fo=33, routed)          1.023    32.087    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[17]
    SLICE_X33Y97         LUT5 (Prop_lut5_I0_O)        0.309    32.396 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[17]_i_38/O
                         net (fo=1, routed)           0.000    32.396    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[17]_i_38_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.853 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.853    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_30_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.951 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.951    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_25_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.001    33.050    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_20_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.148 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.148    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_15_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.246 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.246    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_10_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_5_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_3_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    33.658 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_2/CO[0]
                         net (fo=33, routed)          0.843    34.501    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[16]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.309    34.810 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[16]_i_44/O
                         net (fo=1, routed)           0.000    34.810    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[16]_i_44_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.267 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.267    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_36_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.365 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.365    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_31_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.463 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.463    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_26_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.561 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.001    35.562    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_21_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.660 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.660    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_15_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.758 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.758    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_10_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.856 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.856    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_8_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    36.072 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_3/CO[0]
                         net (fo=33, routed)          0.730    36.802    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[15]
    SLICE_X28Y95         LUT5 (Prop_lut5_I0_O)        0.309    37.111 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_69/O
                         net (fo=1, routed)           0.000    37.111    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_69_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.568 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.568    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_53_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.666 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_43_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.764    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_33_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.862 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.862    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_23_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.960 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.001    37.961    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_13_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.059 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.059    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.157 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.157    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    38.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[0]
                         net (fo=32, routed)          0.973    39.345    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[14]
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.309    39.654 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_65/O
                         net (fo=1, routed)           0.000    39.654    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_65_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    40.098 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    40.098    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_52_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.198 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    40.198    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_42_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.298 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    40.298    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_32_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_22_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.001    40.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_12_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.599 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.599    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_6_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.699 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.699    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    40.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_2/CO[0]
                         net (fo=33, routed)          0.741    41.647    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[13]
    SLICE_X35Y94         LUT5 (Prop_lut5_I0_O)        0.297    41.944 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_73/O
                         net (fo=1, routed)           0.000    41.944    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_73_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.401 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.401    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_57_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.499 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    42.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_47_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.597 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.597    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_37_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.695 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.695    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_27_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.793 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.793    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_17_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.891 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.001    42.892    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_11_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.990 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.990    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    43.206 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[0]
                         net (fo=32, routed)          0.871    44.077    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c10_in[12]
    SLICE_X36Y91         LUT5 (Prop_lut5_I3_O)        0.309    44.386 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[12]_i_67/O
                         net (fo=1, routed)           0.000    44.386    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_67[1]
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    44.718 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.718    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_56_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.816 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    44.816    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_46_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.914 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    44.914    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_36_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.012 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    45.012    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_26_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.110 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.110    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_16_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.208 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.208    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_10_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.306 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.306    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    45.522 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_2/CO[0]
                         net (fo=33, routed)          0.709    46.232    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[11]
    SLICE_X41Y91         LUT5 (Prop_lut5_I0_O)        0.309    46.541 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_68/O
                         net (fo=1, routed)           0.000    46.541    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_68_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.998 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.998    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_52_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.096 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.096    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_42_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.194 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.194    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_32_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.292 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_22_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.390 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.390    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_12_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.488 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.488    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_6_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.586 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.586    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    47.802 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[0]
                         net (fo=32, routed)          0.757    48.559    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[10]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.309    48.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_64/O
                         net (fo=1, routed)           0.000    48.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_64_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    49.312 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.312    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_51_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.612 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.612    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_21_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.712 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.712    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_11_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.812 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.812    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_5_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    50.119 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[0]
                         net (fo=33, routed)          0.798    50.917    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[9]
    SLICE_X40Y91         LUT5 (Prop_lut5_I0_O)        0.297    51.214 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_73/O
                         net (fo=1, routed)           0.000    51.214    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_73_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    51.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    51.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_57_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.769    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_47_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_37_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.965    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_27_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.063 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.063    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_17_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.161 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.161    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_11_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.259 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.259    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    52.475 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[0]
                         net (fo=32, routed)          0.879    53.354    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[8]
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.309    53.663 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_69/O
                         net (fo=1, routed)           0.000    53.663    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_69_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    54.107 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    54.107    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_56_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.207 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    54.207    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_46_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.307 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    54.307    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_36_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.407 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.407    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_26_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.507 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.507    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.607 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.607    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.707 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.707    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    54.914 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[0]
                         net (fo=33, routed)          0.894    55.808    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[7]
    SLICE_X46Y92         LUT5 (Prop_lut5_I0_O)        0.297    56.105 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_68/O
                         net (fo=1, routed)           0.000    56.105    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_68_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    56.549 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.549    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_52_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_42_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.749 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.749    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_32_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.849 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.849    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_22_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.949 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.949    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_12_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    57.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    57.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    57.149 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.149    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[0]
                         net (fo=32, routed)          0.850    58.206    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[6]
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.297    58.503 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_64/O
                         net (fo=1, routed)           0.000    58.503    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_64_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.960 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.960    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_51_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.058 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.058    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_41_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.156 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.156    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_31_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.254 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.254    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_21_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.352 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.352    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_11_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.450 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.450    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.548 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.548    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_3_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    59.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_2/CO[0]
                         net (fo=33, routed)          0.727    60.491    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[5]
    SLICE_X45Y91         LUT5 (Prop_lut5_I0_O)        0.309    60.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_74/O
                         net (fo=1, routed)           0.000    60.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_74_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    61.257 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.257    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_58_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.355 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.355    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_48_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.453 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.453    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_38_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.551 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    61.551    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_28_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    61.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_18_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.747 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.747    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_12_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.845 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.845    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    62.061 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[0]
                         net (fo=32, routed)          1.086    63.146    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[4]
    SLICE_X49Y91         LUT5 (Prop_lut5_I0_O)        0.309    63.455 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_70/O
                         net (fo=1, routed)           0.000    63.455    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_70_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    63.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_57_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.010 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.010    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_47_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.108 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.108    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_37_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.206 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.206    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_27_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.304 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.304    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_17_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.402 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    64.402    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_11_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.500 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.500    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    64.716 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_2/CO[0]
                         net (fo=33, routed)          0.875    65.592    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[3]
    SLICE_X53Y91         LUT5 (Prop_lut5_I0_O)        0.309    65.901 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_68/O
                         net (fo=1, routed)           0.000    65.901    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_68_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    66.358 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    66.358    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_52_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    66.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_42_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.554 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    66.554    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.652 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.652    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_22_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.750 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.750    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_12_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.848 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.848    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_6_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.946 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.946    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    67.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[0]
                         net (fo=32, routed)          0.879    68.041    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[2]
    SLICE_X50Y91         LUT5 (Prop_lut5_I0_O)        0.309    68.350 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_64/O
                         net (fo=1, routed)           0.000    68.350    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_64_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    68.794 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.794    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_51_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    68.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_41_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    68.994 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    68.994    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_31_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.094 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.094    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_21_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.194 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.194    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_11_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.294 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.294    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_5_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.394 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.394    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    69.601 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_2/CO[0]
                         net (fo=33, routed)          0.763    70.364    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[1]
    SLICE_X51Y90         LUT5 (Prop_lut5_I0_O)        0.297    70.661 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_100/O
                         net (fo=1, routed)           0.000    70.661    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_100_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    71.118 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    71.118    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_83_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.216 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    71.216    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_69_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.314 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.314    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_54_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    71.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_39_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.510 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    71.510    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_22_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.608 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.608    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_10_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.706 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.706    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    71.922 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[0]
                         net (fo=32, routed)          0.998    72.920    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[0]
    SLICE_X52Y88         LUT3 (Prop_lut3_I0_O)        0.309    73.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_87/O
                         net (fo=1, routed)           0.000    73.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_87_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    73.652 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    73.652    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_68_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.752 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    73.752    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_53_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.852 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.852    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_38_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.952 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.952    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_21_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.052 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.052    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    74.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.252 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_2/CO[3]
                         net (fo=2, routed)           0.955    75.206    PhaseHydrophones/u_SNR_Check/u_Division/c10_in_1[0]
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.105    75.311 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_6/O
                         net (fo=1, routed)           0.499    75.811    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_6_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    76.291 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.291    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.389 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.389    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.487 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.487    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.585 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    76.585    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_2__0_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.683 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.683    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_2_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.781 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.781    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_2_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    77.046 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_5/O[1]
                         net (fo=1, routed)           0.653    77.698    PhaseHydrophones/u_SNR_Check/u_Division/c1[26]
    SLICE_X47Y96         LUT3 (Prop_lut3_I0_O)        0.260    77.958 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_4/O
                         net (fo=29, routed)          0.934    78.892    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_4_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I4_O)        0.275    79.167 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_1/O
                         net (fo=3, routed)           0.792    79.959    PhaseHydrophones/u_SNR_Check/u_Division/Divide_out1[1]
    SLICE_X39Y86         LUT4 (Prop_lut4_I0_O)        0.105    80.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_8/O
                         net (fo=1, routed)           0.000    80.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_8_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    80.504 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    80.504    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    80.602 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    80.602    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    80.700 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    80.700    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__1_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    80.832 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2/CO[1]
                         net (fo=1, routed)           0.000    80.832    PhaseHydrophones/u_SNR_Check/u_Division/Relational_Operator_relop1
    SLICE_X39Y89         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.242    98.950    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X39Y89         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/C
                         clock pessimism              0.417    99.367    
                         clock uncertainty           -0.354    99.013    
    SLICE_X39Y89         FDRE (Setup_fdre_C_D)        0.046    99.059    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg
  -------------------------------------------------------------------
                         required time                         99.059    
                         arrival time                         -80.832    
  -------------------------------------------------------------------
                         slack                                 18.226    

Slack (MET) :             19.000ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        80.645ns  (logic 47.414ns (58.794%)  route 33.231ns (41.206%))
  Logic Levels:           271  (CARRY4=234 LUT1=2 LUT3=3 LUT4=2 LUT5=26 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 98.956 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.345    -0.612    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X38Y83         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.433    -0.179 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/Q
                         net (fo=5, routed)           1.107     0.928    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[1]
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.105     1.033 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_62/O
                         net (fo=1, routed)           0.000     1.033    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_62_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.473 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.473    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_37_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.571 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.571    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.669 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.669    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     1.801 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.859     2.660    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X41Y85         LUT5 (Prop_lut5_I2_O)        0.275     2.935 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3__0/O
                         net (fo=2, routed)           0.463     3.397    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3__0_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.105     3.502 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         1.135     4.638    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[26]_207
    SLICE_X54Y100        LUT6 (Prop_lut6_I4_O)        0.105     4.743 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=31, routed)          0.848     5.591    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_10_0[0]
    SLICE_X52Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.696 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_101/O
                         net (fo=1, routed)           0.286     5.982    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_70_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.462 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.001     6.463    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.561 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.561    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.659 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.659    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.757    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.937 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31/O[0]
                         net (fo=29, routed)          0.894     7.830    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31_n_7
    SLICE_X52Y108        LUT3 (Prop_lut3_I0_O)        0.249     8.079 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_35/O
                         net (fo=1, routed)           0.000     8.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_45_0[1]
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_18_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.623 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.623    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_11_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_10/CO[3]
                         net (fo=32, routed)          0.988     9.712    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[26]
    SLICE_X48Y104        LUT4 (Prop_lut4_I0_O)        0.105     9.817 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_88/O
                         net (fo=1, routed)           0.000     9.817    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_88_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.274 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.274    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_71_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.372 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.372    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_60_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.470 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.470    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_49_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.568 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.568    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_39_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.666 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_24_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.764    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_17_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.862 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.862    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_16_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    11.078 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_13/CO[0]
                         net (fo=32, routed)          1.011    12.089    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[25]
    SLICE_X49Y100        LUT5 (Prop_lut5_I0_O)        0.309    12.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_84/O
                         net (fo=1, routed)           0.000    12.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_84_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.855 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_70/CO[3]
                         net (fo=1, routed)           0.000    12.855    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_70_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.953 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.953    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_59_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.051 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.051    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_48_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.149 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.149    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_38_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.247 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.247    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_23_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.345 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.345    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_15_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.443 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.443    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_12_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.659 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_6/CO[0]
                         net (fo=33, routed)          1.050    14.709    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[24]
    SLICE_X48Y96         LUT5 (Prop_lut5_I0_O)        0.309    15.018 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[24]_i_43/O
                         net (fo=1, routed)           0.000    15.018    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[24]_i_43_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.475 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.475    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_35_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.573 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.573    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_30_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_25_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.001    15.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_20_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_15_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_10_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_8_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    16.280 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_3/CO[0]
                         net (fo=33, routed)          0.853    17.133    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[23]
    SLICE_X50Y100        LUT5 (Prop_lut5_I0_O)        0.309    17.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[23]_i_38/O
                         net (fo=1, routed)           0.000    17.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[23]_i_38_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    17.886 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.886    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_30_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.986 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.986    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_25_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.086 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.086    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_20_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.186 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.186    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_15_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.286    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_10_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.386 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.386    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_5_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.486 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.486    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_3_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    18.693 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_2/CO[0]
                         net (fo=33, routed)          0.744    19.437    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[22]
    SLICE_X51Y99         LUT5 (Prop_lut5_I0_O)        0.297    19.734 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[22]_i_38/O
                         net (fo=1, routed)           0.000    19.734    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[22]_i_38_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.191 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.001    20.191    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_30_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.289 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.289    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_25_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.387 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.387    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_20_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.485 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.485    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_15_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_10_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.681 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.681    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_5_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_3_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    20.995 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_2/CO[0]
                         net (fo=33, routed)          1.069    22.064    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[21]
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.309    22.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[21]_i_38/O
                         net (fo=1, routed)           0.000    22.373    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[21]_i_38_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.830 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.830    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_30_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.928 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.928    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_25_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.026 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.026    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_20_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.124 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.124    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_15_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.222 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.222    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_10_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.320 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.320    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_5_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.418 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.418    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_3_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    23.634 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_2/CO[0]
                         net (fo=33, routed)          0.916    24.551    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[20]
    SLICE_X40Y100        LUT5 (Prop_lut5_I0_O)        0.309    24.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[20]_i_43/O
                         net (fo=1, routed)           0.000    24.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[20]_i_43_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.317 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.317    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_35_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.415 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.415    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_30_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.513 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.513    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_25_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.611 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.611    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_20_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.709 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.709    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_15_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.807 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.807    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_10_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.905 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.905    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_8_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    26.121 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_3/CO[0]
                         net (fo=33, routed)          1.069    27.190    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[19]
    SLICE_X36Y100        LUT5 (Prop_lut5_I0_O)        0.309    27.499 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[19]_i_38/O
                         net (fo=1, routed)           0.000    27.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[19]_i_38_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.956 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.956    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_30_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.054 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.054    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_25_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_20_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.250 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.250    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_15_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.348 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.348    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_10_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.446 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.446    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_5_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    28.760 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_2/CO[0]
                         net (fo=33, routed)          0.734    29.494    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[18]
    SLICE_X37Y99         LUT5 (Prop_lut5_I0_O)        0.309    29.803 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[18]_i_38/O
                         net (fo=1, routed)           0.000    29.803    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[18]_i_38_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.260 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.001    30.261    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_30_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.359 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.359    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_25_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.457 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.457    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_20_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.555 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.555    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_15_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.653 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.653    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_10_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.751 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.751    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_5_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.849 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.849    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_3_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    31.065 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_2/CO[0]
                         net (fo=33, routed)          1.023    32.087    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[17]
    SLICE_X33Y97         LUT5 (Prop_lut5_I0_O)        0.309    32.396 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[17]_i_38/O
                         net (fo=1, routed)           0.000    32.396    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[17]_i_38_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.853 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.853    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_30_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.951 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.951    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_25_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.001    33.050    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_20_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.148 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.148    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_15_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.246 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.246    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_10_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_5_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_3_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    33.658 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_2/CO[0]
                         net (fo=33, routed)          0.843    34.501    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[16]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.309    34.810 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[16]_i_44/O
                         net (fo=1, routed)           0.000    34.810    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[16]_i_44_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.267 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.267    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_36_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.365 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.365    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_31_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.463 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.463    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_26_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.561 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.001    35.562    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_21_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.660 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.660    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_15_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.758 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.758    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_10_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.856 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.856    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_8_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    36.072 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_3/CO[0]
                         net (fo=33, routed)          0.730    36.802    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[15]
    SLICE_X28Y95         LUT5 (Prop_lut5_I0_O)        0.309    37.111 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_69/O
                         net (fo=1, routed)           0.000    37.111    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_69_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.568 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.568    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_53_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.666 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_43_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.764    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_33_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.862 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.862    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_23_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.960 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.001    37.961    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_13_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.059 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.059    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.157 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.157    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    38.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[0]
                         net (fo=32, routed)          0.973    39.345    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[14]
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.309    39.654 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_65/O
                         net (fo=1, routed)           0.000    39.654    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_65_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    40.098 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    40.098    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_52_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.198 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    40.198    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_42_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.298 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    40.298    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_32_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_22_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.001    40.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_12_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.599 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.599    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_6_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.699 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.699    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    40.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_2/CO[0]
                         net (fo=33, routed)          0.741    41.647    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[13]
    SLICE_X35Y94         LUT5 (Prop_lut5_I0_O)        0.297    41.944 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_73/O
                         net (fo=1, routed)           0.000    41.944    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_73_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.401 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.401    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_57_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.499 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    42.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_47_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.597 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.597    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_37_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.695 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.695    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_27_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.793 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.793    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_17_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.891 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.001    42.892    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_11_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.990 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.990    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    43.206 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[0]
                         net (fo=32, routed)          0.871    44.077    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c10_in[12]
    SLICE_X36Y91         LUT5 (Prop_lut5_I3_O)        0.309    44.386 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[12]_i_67/O
                         net (fo=1, routed)           0.000    44.386    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_67[1]
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    44.718 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.718    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_56_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.816 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    44.816    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_46_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.914 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    44.914    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_36_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.012 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    45.012    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_26_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.110 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.110    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_16_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.208 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.208    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_10_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.306 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.306    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    45.522 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_2/CO[0]
                         net (fo=33, routed)          0.709    46.232    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[11]
    SLICE_X41Y91         LUT5 (Prop_lut5_I0_O)        0.309    46.541 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_68/O
                         net (fo=1, routed)           0.000    46.541    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_68_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.998 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.998    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_52_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.096 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.096    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_42_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.194 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.194    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_32_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.292 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_22_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.390 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.390    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_12_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.488 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.488    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_6_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.586 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.586    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    47.802 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[0]
                         net (fo=32, routed)          0.757    48.559    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[10]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.309    48.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_64/O
                         net (fo=1, routed)           0.000    48.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_64_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    49.312 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.312    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_51_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.612 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.612    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_21_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.712 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.712    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_11_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.812 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.812    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_5_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    50.119 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[0]
                         net (fo=33, routed)          0.798    50.917    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[9]
    SLICE_X40Y91         LUT5 (Prop_lut5_I0_O)        0.297    51.214 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_73/O
                         net (fo=1, routed)           0.000    51.214    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_73_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    51.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    51.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_57_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.769    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_47_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_37_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.965    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_27_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.063 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.063    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_17_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.161 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.161    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_11_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.259 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.259    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    52.475 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[0]
                         net (fo=32, routed)          0.879    53.354    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[8]
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.309    53.663 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_69/O
                         net (fo=1, routed)           0.000    53.663    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_69_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    54.107 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    54.107    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_56_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.207 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    54.207    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_46_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.307 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    54.307    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_36_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.407 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.407    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_26_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.507 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.507    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.607 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.607    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.707 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.707    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    54.914 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[0]
                         net (fo=33, routed)          0.894    55.808    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[7]
    SLICE_X46Y92         LUT5 (Prop_lut5_I0_O)        0.297    56.105 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_68/O
                         net (fo=1, routed)           0.000    56.105    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_68_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    56.549 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.549    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_52_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_42_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.749 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.749    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_32_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.849 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.849    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_22_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.949 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.949    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_12_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    57.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    57.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    57.149 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.149    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[0]
                         net (fo=32, routed)          0.850    58.206    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[6]
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.297    58.503 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_64/O
                         net (fo=1, routed)           0.000    58.503    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_64_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.960 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.960    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_51_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.058 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.058    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_41_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.156 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.156    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_31_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.254 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.254    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_21_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.352 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.352    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_11_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.450 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.450    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.548 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.548    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_3_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    59.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_2/CO[0]
                         net (fo=33, routed)          0.727    60.491    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[5]
    SLICE_X45Y91         LUT5 (Prop_lut5_I0_O)        0.309    60.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_74/O
                         net (fo=1, routed)           0.000    60.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_74_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    61.257 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.257    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_58_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.355 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.355    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_48_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.453 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.453    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_38_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.551 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    61.551    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_28_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    61.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_18_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.747 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.747    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_12_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.845 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.845    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    62.061 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[0]
                         net (fo=32, routed)          1.086    63.146    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[4]
    SLICE_X49Y91         LUT5 (Prop_lut5_I0_O)        0.309    63.455 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_70/O
                         net (fo=1, routed)           0.000    63.455    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_70_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    63.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_57_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.010 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.010    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_47_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.108 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.108    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_37_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.206 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.206    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_27_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.304 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.304    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_17_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.402 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    64.402    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_11_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.500 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.500    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    64.716 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_2/CO[0]
                         net (fo=33, routed)          0.875    65.592    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[3]
    SLICE_X53Y91         LUT5 (Prop_lut5_I0_O)        0.309    65.901 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_68/O
                         net (fo=1, routed)           0.000    65.901    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_68_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    66.358 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    66.358    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_52_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    66.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_42_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.554 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    66.554    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.652 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.652    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_22_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.750 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.750    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_12_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.848 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.848    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_6_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.946 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.946    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    67.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[0]
                         net (fo=32, routed)          0.879    68.041    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[2]
    SLICE_X50Y91         LUT5 (Prop_lut5_I0_O)        0.309    68.350 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_64/O
                         net (fo=1, routed)           0.000    68.350    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_64_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    68.794 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.794    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_51_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    68.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_41_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    68.994 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    68.994    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_31_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.094 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.094    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_21_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.194 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.194    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_11_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.294 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.294    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_5_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.394 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.394    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    69.601 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_2/CO[0]
                         net (fo=33, routed)          0.763    70.364    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[1]
    SLICE_X51Y90         LUT5 (Prop_lut5_I0_O)        0.297    70.661 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_100/O
                         net (fo=1, routed)           0.000    70.661    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_100_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    71.118 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    71.118    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_83_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.216 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    71.216    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_69_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.314 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.314    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_54_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    71.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_39_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.510 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    71.510    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_22_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.608 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.608    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_10_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.706 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.706    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    71.922 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[0]
                         net (fo=32, routed)          0.998    72.920    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[0]
    SLICE_X52Y88         LUT3 (Prop_lut3_I0_O)        0.309    73.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_87/O
                         net (fo=1, routed)           0.000    73.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_87_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    73.652 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    73.652    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_68_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.752 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    73.752    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_53_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.852 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.852    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_38_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.952 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.952    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_21_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.052 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.052    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    74.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.252 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_2/CO[3]
                         net (fo=2, routed)           0.955    75.206    PhaseHydrophones/u_SNR_Check/u_Division/c10_in_1[0]
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.105    75.311 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_6/O
                         net (fo=1, routed)           0.499    75.811    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_6_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    76.291 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.291    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.389 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.389    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.487 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.487    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.585 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    76.585    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_2__0_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.683 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.683    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_2_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.781 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.781    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_2_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    77.046 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_5/O[1]
                         net (fo=1, routed)           0.653    77.698    PhaseHydrophones/u_SNR_Check/u_Division/c1[26]
    SLICE_X47Y96         LUT3 (Prop_lut3_I0_O)        0.260    77.958 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_4/O
                         net (fo=29, routed)          0.797    78.755    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_4_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.275    79.030 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_2/O
                         net (fo=17, routed)          0.898    79.928    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_2_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.105    80.033 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_1/O
                         net (fo=1, routed)           0.000    80.033    PhaseHydrophones/u_SNR_Check/u_Division/Divide_out1[12]
    SLICE_X53Y90         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.248    98.956    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X53Y90         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]/C
                         clock pessimism              0.401    99.357    
                         clock uncertainty           -0.354    99.003    
    SLICE_X53Y90         FDRE (Setup_fdre_C_D)        0.030    99.033    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]
  -------------------------------------------------------------------
                         required time                         99.033    
                         arrival time                         -80.033    
  -------------------------------------------------------------------
                         slack                                 19.000    

Slack (MET) :             19.002ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        80.645ns  (logic 47.414ns (58.794%)  route 33.231ns (41.206%))
  Logic Levels:           271  (CARRY4=234 LUT1=2 LUT3=3 LUT4=2 LUT5=26 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 98.956 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.345    -0.612    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X38Y83         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.433    -0.179 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/Q
                         net (fo=5, routed)           1.107     0.928    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[1]
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.105     1.033 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_62/O
                         net (fo=1, routed)           0.000     1.033    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_62_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.473 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.473    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_37_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.571 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.571    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.669 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.669    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     1.801 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.859     2.660    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X41Y85         LUT5 (Prop_lut5_I2_O)        0.275     2.935 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3__0/O
                         net (fo=2, routed)           0.463     3.397    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3__0_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.105     3.502 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         1.135     4.638    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[26]_207
    SLICE_X54Y100        LUT6 (Prop_lut6_I4_O)        0.105     4.743 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=31, routed)          0.848     5.591    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_10_0[0]
    SLICE_X52Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.696 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_101/O
                         net (fo=1, routed)           0.286     5.982    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_70_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.462 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.001     6.463    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.561 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.561    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.659 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.659    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.757    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.937 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31/O[0]
                         net (fo=29, routed)          0.894     7.830    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31_n_7
    SLICE_X52Y108        LUT3 (Prop_lut3_I0_O)        0.249     8.079 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_35/O
                         net (fo=1, routed)           0.000     8.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_45_0[1]
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_18_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.623 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.623    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_11_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_10/CO[3]
                         net (fo=32, routed)          0.988     9.712    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[26]
    SLICE_X48Y104        LUT4 (Prop_lut4_I0_O)        0.105     9.817 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_88/O
                         net (fo=1, routed)           0.000     9.817    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_88_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.274 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.274    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_71_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.372 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.372    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_60_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.470 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.470    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_49_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.568 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.568    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_39_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.666 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_24_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.764    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_17_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.862 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.862    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_16_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    11.078 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_13/CO[0]
                         net (fo=32, routed)          1.011    12.089    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[25]
    SLICE_X49Y100        LUT5 (Prop_lut5_I0_O)        0.309    12.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_84/O
                         net (fo=1, routed)           0.000    12.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_84_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.855 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_70/CO[3]
                         net (fo=1, routed)           0.000    12.855    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_70_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.953 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.953    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_59_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.051 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.051    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_48_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.149 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.149    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_38_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.247 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.247    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_23_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.345 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.345    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_15_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.443 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.443    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_12_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.659 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_6/CO[0]
                         net (fo=33, routed)          1.050    14.709    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[24]
    SLICE_X48Y96         LUT5 (Prop_lut5_I0_O)        0.309    15.018 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[24]_i_43/O
                         net (fo=1, routed)           0.000    15.018    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[24]_i_43_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.475 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.475    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_35_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.573 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.573    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_30_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_25_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.001    15.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_20_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_15_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_10_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_8_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    16.280 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_3/CO[0]
                         net (fo=33, routed)          0.853    17.133    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[23]
    SLICE_X50Y100        LUT5 (Prop_lut5_I0_O)        0.309    17.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[23]_i_38/O
                         net (fo=1, routed)           0.000    17.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[23]_i_38_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    17.886 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.886    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_30_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.986 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.986    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_25_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.086 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.086    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_20_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.186 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.186    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_15_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.286    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_10_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.386 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.386    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_5_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.486 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.486    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_3_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    18.693 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_2/CO[0]
                         net (fo=33, routed)          0.744    19.437    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[22]
    SLICE_X51Y99         LUT5 (Prop_lut5_I0_O)        0.297    19.734 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[22]_i_38/O
                         net (fo=1, routed)           0.000    19.734    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[22]_i_38_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.191 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.001    20.191    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_30_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.289 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.289    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_25_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.387 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.387    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_20_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.485 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.485    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_15_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_10_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.681 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.681    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_5_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_3_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    20.995 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_2/CO[0]
                         net (fo=33, routed)          1.069    22.064    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[21]
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.309    22.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[21]_i_38/O
                         net (fo=1, routed)           0.000    22.373    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[21]_i_38_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.830 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.830    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_30_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.928 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.928    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_25_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.026 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.026    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_20_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.124 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.124    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_15_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.222 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.222    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_10_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.320 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.320    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_5_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.418 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.418    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_3_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    23.634 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_2/CO[0]
                         net (fo=33, routed)          0.916    24.551    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[20]
    SLICE_X40Y100        LUT5 (Prop_lut5_I0_O)        0.309    24.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[20]_i_43/O
                         net (fo=1, routed)           0.000    24.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[20]_i_43_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.317 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.317    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_35_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.415 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.415    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_30_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.513 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.513    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_25_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.611 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.611    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_20_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.709 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.709    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_15_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.807 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.807    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_10_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.905 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.905    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_8_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    26.121 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_3/CO[0]
                         net (fo=33, routed)          1.069    27.190    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[19]
    SLICE_X36Y100        LUT5 (Prop_lut5_I0_O)        0.309    27.499 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[19]_i_38/O
                         net (fo=1, routed)           0.000    27.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[19]_i_38_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.956 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.956    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_30_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.054 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.054    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_25_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_20_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.250 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.250    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_15_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.348 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.348    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_10_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.446 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.446    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_5_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    28.760 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_2/CO[0]
                         net (fo=33, routed)          0.734    29.494    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[18]
    SLICE_X37Y99         LUT5 (Prop_lut5_I0_O)        0.309    29.803 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[18]_i_38/O
                         net (fo=1, routed)           0.000    29.803    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[18]_i_38_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.260 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.001    30.261    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_30_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.359 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.359    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_25_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.457 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.457    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_20_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.555 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.555    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_15_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.653 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.653    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_10_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.751 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.751    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_5_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.849 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.849    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_3_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    31.065 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_2/CO[0]
                         net (fo=33, routed)          1.023    32.087    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[17]
    SLICE_X33Y97         LUT5 (Prop_lut5_I0_O)        0.309    32.396 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[17]_i_38/O
                         net (fo=1, routed)           0.000    32.396    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[17]_i_38_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.853 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.853    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_30_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.951 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.951    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_25_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.001    33.050    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_20_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.148 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.148    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_15_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.246 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.246    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_10_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_5_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_3_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    33.658 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_2/CO[0]
                         net (fo=33, routed)          0.843    34.501    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[16]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.309    34.810 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[16]_i_44/O
                         net (fo=1, routed)           0.000    34.810    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[16]_i_44_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.267 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.267    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_36_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.365 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.365    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_31_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.463 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.463    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_26_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.561 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.001    35.562    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_21_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.660 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.660    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_15_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.758 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.758    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_10_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.856 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.856    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_8_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    36.072 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_3/CO[0]
                         net (fo=33, routed)          0.730    36.802    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[15]
    SLICE_X28Y95         LUT5 (Prop_lut5_I0_O)        0.309    37.111 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_69/O
                         net (fo=1, routed)           0.000    37.111    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_69_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.568 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.568    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_53_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.666 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_43_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.764    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_33_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.862 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.862    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_23_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.960 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.001    37.961    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_13_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.059 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.059    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.157 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.157    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    38.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[0]
                         net (fo=32, routed)          0.973    39.345    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[14]
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.309    39.654 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_65/O
                         net (fo=1, routed)           0.000    39.654    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_65_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    40.098 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    40.098    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_52_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.198 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    40.198    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_42_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.298 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    40.298    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_32_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_22_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.001    40.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_12_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.599 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.599    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_6_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.699 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.699    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    40.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_2/CO[0]
                         net (fo=33, routed)          0.741    41.647    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[13]
    SLICE_X35Y94         LUT5 (Prop_lut5_I0_O)        0.297    41.944 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_73/O
                         net (fo=1, routed)           0.000    41.944    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_73_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.401 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.401    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_57_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.499 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    42.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_47_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.597 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.597    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_37_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.695 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.695    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_27_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.793 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.793    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_17_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.891 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.001    42.892    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_11_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.990 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.990    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    43.206 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[0]
                         net (fo=32, routed)          0.871    44.077    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c10_in[12]
    SLICE_X36Y91         LUT5 (Prop_lut5_I3_O)        0.309    44.386 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[12]_i_67/O
                         net (fo=1, routed)           0.000    44.386    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_67[1]
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    44.718 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.718    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_56_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.816 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    44.816    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_46_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.914 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    44.914    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_36_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.012 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    45.012    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_26_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.110 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.110    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_16_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.208 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.208    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_10_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.306 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.306    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    45.522 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_2/CO[0]
                         net (fo=33, routed)          0.709    46.232    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[11]
    SLICE_X41Y91         LUT5 (Prop_lut5_I0_O)        0.309    46.541 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_68/O
                         net (fo=1, routed)           0.000    46.541    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_68_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.998 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.998    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_52_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.096 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.096    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_42_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.194 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.194    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_32_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.292 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_22_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.390 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.390    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_12_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.488 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.488    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_6_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.586 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.586    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    47.802 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[0]
                         net (fo=32, routed)          0.757    48.559    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[10]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.309    48.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_64/O
                         net (fo=1, routed)           0.000    48.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_64_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    49.312 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.312    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_51_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.612 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.612    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_21_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.712 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.712    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_11_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.812 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.812    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_5_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    50.119 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[0]
                         net (fo=33, routed)          0.798    50.917    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[9]
    SLICE_X40Y91         LUT5 (Prop_lut5_I0_O)        0.297    51.214 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_73/O
                         net (fo=1, routed)           0.000    51.214    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_73_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    51.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    51.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_57_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.769    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_47_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_37_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.965    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_27_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.063 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.063    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_17_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.161 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.161    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_11_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.259 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.259    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    52.475 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[0]
                         net (fo=32, routed)          0.879    53.354    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[8]
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.309    53.663 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_69/O
                         net (fo=1, routed)           0.000    53.663    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_69_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    54.107 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    54.107    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_56_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.207 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    54.207    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_46_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.307 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    54.307    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_36_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.407 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.407    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_26_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.507 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.507    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.607 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.607    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.707 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.707    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    54.914 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[0]
                         net (fo=33, routed)          0.894    55.808    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[7]
    SLICE_X46Y92         LUT5 (Prop_lut5_I0_O)        0.297    56.105 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_68/O
                         net (fo=1, routed)           0.000    56.105    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_68_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    56.549 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.549    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_52_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_42_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.749 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.749    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_32_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.849 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.849    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_22_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.949 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.949    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_12_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    57.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    57.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    57.149 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.149    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[0]
                         net (fo=32, routed)          0.850    58.206    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[6]
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.297    58.503 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_64/O
                         net (fo=1, routed)           0.000    58.503    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_64_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.960 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.960    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_51_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.058 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.058    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_41_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.156 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.156    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_31_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.254 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.254    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_21_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.352 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.352    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_11_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.450 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.450    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.548 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.548    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_3_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    59.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_2/CO[0]
                         net (fo=33, routed)          0.727    60.491    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[5]
    SLICE_X45Y91         LUT5 (Prop_lut5_I0_O)        0.309    60.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_74/O
                         net (fo=1, routed)           0.000    60.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_74_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    61.257 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.257    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_58_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.355 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.355    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_48_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.453 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.453    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_38_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.551 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    61.551    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_28_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    61.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_18_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.747 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.747    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_12_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.845 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.845    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    62.061 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[0]
                         net (fo=32, routed)          1.086    63.146    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[4]
    SLICE_X49Y91         LUT5 (Prop_lut5_I0_O)        0.309    63.455 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_70/O
                         net (fo=1, routed)           0.000    63.455    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_70_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    63.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_57_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.010 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.010    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_47_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.108 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.108    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_37_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.206 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.206    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_27_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.304 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.304    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_17_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.402 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    64.402    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_11_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.500 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.500    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    64.716 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_2/CO[0]
                         net (fo=33, routed)          0.875    65.592    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[3]
    SLICE_X53Y91         LUT5 (Prop_lut5_I0_O)        0.309    65.901 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_68/O
                         net (fo=1, routed)           0.000    65.901    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_68_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    66.358 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    66.358    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_52_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    66.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_42_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.554 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    66.554    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.652 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.652    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_22_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.750 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.750    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_12_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.848 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.848    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_6_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.946 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.946    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    67.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[0]
                         net (fo=32, routed)          0.879    68.041    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[2]
    SLICE_X50Y91         LUT5 (Prop_lut5_I0_O)        0.309    68.350 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_64/O
                         net (fo=1, routed)           0.000    68.350    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_64_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    68.794 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.794    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_51_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    68.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_41_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    68.994 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    68.994    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_31_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.094 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.094    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_21_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.194 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.194    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_11_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.294 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.294    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_5_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.394 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.394    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    69.601 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_2/CO[0]
                         net (fo=33, routed)          0.763    70.364    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[1]
    SLICE_X51Y90         LUT5 (Prop_lut5_I0_O)        0.297    70.661 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_100/O
                         net (fo=1, routed)           0.000    70.661    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_100_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    71.118 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    71.118    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_83_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.216 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    71.216    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_69_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.314 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.314    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_54_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    71.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_39_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.510 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    71.510    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_22_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.608 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.608    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_10_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.706 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.706    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    71.922 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[0]
                         net (fo=32, routed)          0.998    72.920    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[0]
    SLICE_X52Y88         LUT3 (Prop_lut3_I0_O)        0.309    73.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_87/O
                         net (fo=1, routed)           0.000    73.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_87_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    73.652 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    73.652    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_68_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.752 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    73.752    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_53_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.852 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.852    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_38_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.952 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.952    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_21_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.052 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.052    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    74.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.252 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_2/CO[3]
                         net (fo=2, routed)           0.955    75.206    PhaseHydrophones/u_SNR_Check/u_Division/c10_in_1[0]
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.105    75.311 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_6/O
                         net (fo=1, routed)           0.499    75.811    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_6_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    76.291 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.291    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.389 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.389    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.487 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.487    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.585 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    76.585    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_2__0_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.683 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.683    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_2_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.781 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.781    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_2_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    77.046 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_5/O[1]
                         net (fo=1, routed)           0.653    77.698    PhaseHydrophones/u_SNR_Check/u_Division/c1[26]
    SLICE_X47Y96         LUT3 (Prop_lut3_I0_O)        0.260    77.958 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_4/O
                         net (fo=29, routed)          0.797    78.755    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_4_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.275    79.030 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_2/O
                         net (fo=17, routed)          0.898    79.928    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_2_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.105    80.033 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_1/O
                         net (fo=1, routed)           0.000    80.033    PhaseHydrophones/u_SNR_Check/u_Division/Divide_out1[4]
    SLICE_X53Y90         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.248    98.956    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X53Y90         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]/C
                         clock pessimism              0.401    99.357    
                         clock uncertainty           -0.354    99.003    
    SLICE_X53Y90         FDRE (Setup_fdre_C_D)        0.032    99.035    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         99.035    
                         arrival time                         -80.033    
  -------------------------------------------------------------------
                         slack                                 19.002    

Slack (MET) :             19.165ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        80.526ns  (logic 47.414ns (58.880%)  route 33.112ns (41.120%))
  Logic Levels:           271  (CARRY4=234 LUT1=2 LUT3=3 LUT4=2 LUT5=26 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 98.957 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.345    -0.612    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X38Y83         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.433    -0.179 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/Q
                         net (fo=5, routed)           1.107     0.928    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[1]
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.105     1.033 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_62/O
                         net (fo=1, routed)           0.000     1.033    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_62_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.473 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.473    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_37_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.571 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.571    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.669 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.669    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     1.801 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.859     2.660    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X41Y85         LUT5 (Prop_lut5_I2_O)        0.275     2.935 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3__0/O
                         net (fo=2, routed)           0.463     3.397    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3__0_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.105     3.502 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         1.135     4.638    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[26]_207
    SLICE_X54Y100        LUT6 (Prop_lut6_I4_O)        0.105     4.743 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=31, routed)          0.848     5.591    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_10_0[0]
    SLICE_X52Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.696 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_101/O
                         net (fo=1, routed)           0.286     5.982    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_70_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.462 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.001     6.463    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.561 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.561    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.659 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.659    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.757    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.937 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31/O[0]
                         net (fo=29, routed)          0.894     7.830    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31_n_7
    SLICE_X52Y108        LUT3 (Prop_lut3_I0_O)        0.249     8.079 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_35/O
                         net (fo=1, routed)           0.000     8.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_45_0[1]
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_18_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.623 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.623    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_11_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_10/CO[3]
                         net (fo=32, routed)          0.988     9.712    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[26]
    SLICE_X48Y104        LUT4 (Prop_lut4_I0_O)        0.105     9.817 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_88/O
                         net (fo=1, routed)           0.000     9.817    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_88_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.274 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.274    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_71_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.372 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.372    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_60_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.470 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.470    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_49_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.568 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.568    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_39_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.666 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_24_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.764    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_17_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.862 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.862    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_16_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    11.078 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_13/CO[0]
                         net (fo=32, routed)          1.011    12.089    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[25]
    SLICE_X49Y100        LUT5 (Prop_lut5_I0_O)        0.309    12.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_84/O
                         net (fo=1, routed)           0.000    12.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_84_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.855 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_70/CO[3]
                         net (fo=1, routed)           0.000    12.855    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_70_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.953 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.953    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_59_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.051 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.051    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_48_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.149 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.149    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_38_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.247 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.247    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_23_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.345 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.345    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_15_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.443 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.443    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_12_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.659 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_6/CO[0]
                         net (fo=33, routed)          1.050    14.709    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[24]
    SLICE_X48Y96         LUT5 (Prop_lut5_I0_O)        0.309    15.018 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[24]_i_43/O
                         net (fo=1, routed)           0.000    15.018    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[24]_i_43_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.475 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.475    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_35_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.573 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.573    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_30_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_25_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.001    15.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_20_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_15_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_10_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_8_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    16.280 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_3/CO[0]
                         net (fo=33, routed)          0.853    17.133    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[23]
    SLICE_X50Y100        LUT5 (Prop_lut5_I0_O)        0.309    17.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[23]_i_38/O
                         net (fo=1, routed)           0.000    17.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[23]_i_38_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    17.886 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.886    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_30_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.986 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.986    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_25_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.086 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.086    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_20_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.186 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.186    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_15_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.286    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_10_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.386 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.386    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_5_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.486 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.486    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_3_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    18.693 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_2/CO[0]
                         net (fo=33, routed)          0.744    19.437    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[22]
    SLICE_X51Y99         LUT5 (Prop_lut5_I0_O)        0.297    19.734 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[22]_i_38/O
                         net (fo=1, routed)           0.000    19.734    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[22]_i_38_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.191 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.001    20.191    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_30_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.289 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.289    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_25_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.387 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.387    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_20_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.485 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.485    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_15_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_10_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.681 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.681    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_5_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_3_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    20.995 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_2/CO[0]
                         net (fo=33, routed)          1.069    22.064    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[21]
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.309    22.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[21]_i_38/O
                         net (fo=1, routed)           0.000    22.373    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[21]_i_38_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.830 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.830    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_30_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.928 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.928    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_25_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.026 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.026    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_20_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.124 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.124    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_15_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.222 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.222    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_10_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.320 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.320    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_5_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.418 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.418    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_3_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    23.634 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_2/CO[0]
                         net (fo=33, routed)          0.916    24.551    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[20]
    SLICE_X40Y100        LUT5 (Prop_lut5_I0_O)        0.309    24.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[20]_i_43/O
                         net (fo=1, routed)           0.000    24.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[20]_i_43_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.317 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.317    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_35_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.415 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.415    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_30_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.513 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.513    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_25_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.611 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.611    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_20_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.709 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.709    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_15_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.807 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.807    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_10_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.905 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.905    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_8_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    26.121 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_3/CO[0]
                         net (fo=33, routed)          1.069    27.190    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[19]
    SLICE_X36Y100        LUT5 (Prop_lut5_I0_O)        0.309    27.499 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[19]_i_38/O
                         net (fo=1, routed)           0.000    27.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[19]_i_38_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.956 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.956    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_30_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.054 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.054    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_25_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_20_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.250 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.250    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_15_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.348 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.348    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_10_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.446 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.446    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_5_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    28.760 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_2/CO[0]
                         net (fo=33, routed)          0.734    29.494    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[18]
    SLICE_X37Y99         LUT5 (Prop_lut5_I0_O)        0.309    29.803 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[18]_i_38/O
                         net (fo=1, routed)           0.000    29.803    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[18]_i_38_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.260 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.001    30.261    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_30_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.359 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.359    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_25_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.457 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.457    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_20_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.555 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.555    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_15_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.653 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.653    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_10_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.751 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.751    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_5_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.849 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.849    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_3_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    31.065 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_2/CO[0]
                         net (fo=33, routed)          1.023    32.087    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[17]
    SLICE_X33Y97         LUT5 (Prop_lut5_I0_O)        0.309    32.396 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[17]_i_38/O
                         net (fo=1, routed)           0.000    32.396    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[17]_i_38_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.853 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.853    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_30_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.951 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.951    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_25_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.001    33.050    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_20_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.148 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.148    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_15_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.246 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.246    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_10_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_5_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_3_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    33.658 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_2/CO[0]
                         net (fo=33, routed)          0.843    34.501    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[16]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.309    34.810 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[16]_i_44/O
                         net (fo=1, routed)           0.000    34.810    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[16]_i_44_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.267 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.267    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_36_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.365 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.365    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_31_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.463 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.463    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_26_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.561 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.001    35.562    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_21_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.660 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.660    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_15_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.758 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.758    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_10_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.856 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.856    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_8_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    36.072 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_3/CO[0]
                         net (fo=33, routed)          0.730    36.802    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[15]
    SLICE_X28Y95         LUT5 (Prop_lut5_I0_O)        0.309    37.111 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_69/O
                         net (fo=1, routed)           0.000    37.111    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_69_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.568 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.568    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_53_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.666 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_43_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.764    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_33_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.862 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.862    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_23_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.960 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.001    37.961    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_13_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.059 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.059    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.157 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.157    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    38.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[0]
                         net (fo=32, routed)          0.973    39.345    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[14]
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.309    39.654 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_65/O
                         net (fo=1, routed)           0.000    39.654    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_65_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    40.098 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    40.098    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_52_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.198 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    40.198    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_42_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.298 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    40.298    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_32_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_22_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.001    40.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_12_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.599 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.599    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_6_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.699 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.699    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    40.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_2/CO[0]
                         net (fo=33, routed)          0.741    41.647    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[13]
    SLICE_X35Y94         LUT5 (Prop_lut5_I0_O)        0.297    41.944 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_73/O
                         net (fo=1, routed)           0.000    41.944    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_73_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.401 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.401    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_57_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.499 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    42.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_47_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.597 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.597    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_37_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.695 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.695    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_27_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.793 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.793    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_17_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.891 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.001    42.892    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_11_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.990 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.990    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    43.206 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[0]
                         net (fo=32, routed)          0.871    44.077    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c10_in[12]
    SLICE_X36Y91         LUT5 (Prop_lut5_I3_O)        0.309    44.386 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[12]_i_67/O
                         net (fo=1, routed)           0.000    44.386    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_67[1]
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    44.718 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.718    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_56_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.816 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    44.816    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_46_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.914 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    44.914    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_36_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.012 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    45.012    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_26_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.110 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.110    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_16_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.208 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.208    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_10_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.306 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.306    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    45.522 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_2/CO[0]
                         net (fo=33, routed)          0.709    46.232    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[11]
    SLICE_X41Y91         LUT5 (Prop_lut5_I0_O)        0.309    46.541 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_68/O
                         net (fo=1, routed)           0.000    46.541    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_68_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.998 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.998    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_52_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.096 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.096    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_42_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.194 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.194    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_32_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.292 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_22_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.390 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.390    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_12_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.488 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.488    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_6_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.586 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.586    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    47.802 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[0]
                         net (fo=32, routed)          0.757    48.559    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[10]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.309    48.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_64/O
                         net (fo=1, routed)           0.000    48.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_64_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    49.312 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.312    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_51_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.612 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.612    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_21_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.712 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.712    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_11_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.812 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.812    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_5_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    50.119 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[0]
                         net (fo=33, routed)          0.798    50.917    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[9]
    SLICE_X40Y91         LUT5 (Prop_lut5_I0_O)        0.297    51.214 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_73/O
                         net (fo=1, routed)           0.000    51.214    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_73_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    51.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    51.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_57_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.769    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_47_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_37_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.965    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_27_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.063 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.063    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_17_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.161 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.161    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_11_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.259 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.259    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    52.475 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[0]
                         net (fo=32, routed)          0.879    53.354    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[8]
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.309    53.663 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_69/O
                         net (fo=1, routed)           0.000    53.663    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_69_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    54.107 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    54.107    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_56_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.207 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    54.207    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_46_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.307 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    54.307    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_36_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.407 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.407    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_26_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.507 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.507    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.607 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.607    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.707 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.707    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    54.914 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[0]
                         net (fo=33, routed)          0.894    55.808    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[7]
    SLICE_X46Y92         LUT5 (Prop_lut5_I0_O)        0.297    56.105 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_68/O
                         net (fo=1, routed)           0.000    56.105    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_68_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    56.549 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.549    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_52_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_42_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.749 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.749    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_32_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.849 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.849    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_22_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.949 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.949    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_12_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    57.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    57.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    57.149 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.149    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[0]
                         net (fo=32, routed)          0.850    58.206    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[6]
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.297    58.503 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_64/O
                         net (fo=1, routed)           0.000    58.503    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_64_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.960 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.960    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_51_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.058 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.058    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_41_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.156 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.156    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_31_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.254 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.254    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_21_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.352 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.352    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_11_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.450 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.450    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.548 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.548    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_3_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    59.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_2/CO[0]
                         net (fo=33, routed)          0.727    60.491    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[5]
    SLICE_X45Y91         LUT5 (Prop_lut5_I0_O)        0.309    60.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_74/O
                         net (fo=1, routed)           0.000    60.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_74_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    61.257 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.257    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_58_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.355 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.355    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_48_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.453 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.453    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_38_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.551 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    61.551    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_28_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    61.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_18_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.747 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.747    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_12_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.845 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.845    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    62.061 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[0]
                         net (fo=32, routed)          1.086    63.146    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[4]
    SLICE_X49Y91         LUT5 (Prop_lut5_I0_O)        0.309    63.455 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_70/O
                         net (fo=1, routed)           0.000    63.455    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_70_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    63.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_57_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.010 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.010    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_47_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.108 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.108    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_37_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.206 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.206    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_27_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.304 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.304    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_17_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.402 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    64.402    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_11_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.500 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.500    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    64.716 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_2/CO[0]
                         net (fo=33, routed)          0.875    65.592    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[3]
    SLICE_X53Y91         LUT5 (Prop_lut5_I0_O)        0.309    65.901 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_68/O
                         net (fo=1, routed)           0.000    65.901    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_68_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    66.358 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    66.358    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_52_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    66.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_42_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.554 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    66.554    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.652 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.652    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_22_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.750 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.750    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_12_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.848 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.848    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_6_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.946 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.946    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    67.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[0]
                         net (fo=32, routed)          0.879    68.041    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[2]
    SLICE_X50Y91         LUT5 (Prop_lut5_I0_O)        0.309    68.350 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_64/O
                         net (fo=1, routed)           0.000    68.350    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_64_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    68.794 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.794    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_51_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    68.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_41_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    68.994 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    68.994    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_31_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.094 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.094    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_21_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.194 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.194    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_11_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.294 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.294    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_5_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.394 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.394    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    69.601 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_2/CO[0]
                         net (fo=33, routed)          0.763    70.364    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[1]
    SLICE_X51Y90         LUT5 (Prop_lut5_I0_O)        0.297    70.661 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_100/O
                         net (fo=1, routed)           0.000    70.661    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_100_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    71.118 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    71.118    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_83_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.216 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    71.216    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_69_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.314 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.314    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_54_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    71.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_39_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.510 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    71.510    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_22_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.608 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.608    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_10_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.706 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.706    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    71.922 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[0]
                         net (fo=32, routed)          0.998    72.920    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[0]
    SLICE_X52Y88         LUT3 (Prop_lut3_I0_O)        0.309    73.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_87/O
                         net (fo=1, routed)           0.000    73.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_87_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    73.652 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    73.652    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_68_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.752 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    73.752    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_53_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.852 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.852    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_38_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.952 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.952    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_21_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.052 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.052    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    74.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.252 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_2/CO[3]
                         net (fo=2, routed)           0.955    75.206    PhaseHydrophones/u_SNR_Check/u_Division/c10_in_1[0]
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.105    75.311 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_6/O
                         net (fo=1, routed)           0.499    75.811    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_6_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    76.291 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.291    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.389 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.389    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.487 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.487    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.585 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    76.585    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_2__0_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.683 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.683    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_2_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.781 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.781    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_2_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    77.046 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_5/O[1]
                         net (fo=1, routed)           0.653    77.698    PhaseHydrophones/u_SNR_Check/u_Division/c1[26]
    SLICE_X47Y96         LUT3 (Prop_lut3_I0_O)        0.260    77.958 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_4/O
                         net (fo=29, routed)          0.797    78.755    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_4_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.275    79.030 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_2/O
                         net (fo=17, routed)          0.779    79.809    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_2_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.105    79.914 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_1/O
                         net (fo=1, routed)           0.000    79.914    PhaseHydrophones/u_SNR_Check/u_Division/Divide_out1[10]
    SLICE_X54Y90         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.249    98.957    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X54Y90         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]/C
                         clock pessimism              0.401    99.358    
                         clock uncertainty           -0.354    99.004    
    SLICE_X54Y90         FDRE (Setup_fdre_C_D)        0.076    99.080    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]
  -------------------------------------------------------------------
                         required time                         99.080    
                         arrival time                         -79.914    
  -------------------------------------------------------------------
                         slack                                 19.165    

Slack (MET) :             19.207ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        80.440ns  (logic 47.414ns (58.944%)  route 33.026ns (41.056%))
  Logic Levels:           271  (CARRY4=234 LUT1=2 LUT3=3 LUT4=2 LUT5=26 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 98.956 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.345    -0.612    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X38Y83         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.433    -0.179 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/Q
                         net (fo=5, routed)           1.107     0.928    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[1]
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.105     1.033 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_62/O
                         net (fo=1, routed)           0.000     1.033    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_62_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.473 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.473    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_37_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.571 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.571    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.669 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.669    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     1.801 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.859     2.660    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X41Y85         LUT5 (Prop_lut5_I2_O)        0.275     2.935 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3__0/O
                         net (fo=2, routed)           0.463     3.397    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3__0_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.105     3.502 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         1.135     4.638    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[26]_207
    SLICE_X54Y100        LUT6 (Prop_lut6_I4_O)        0.105     4.743 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=31, routed)          0.848     5.591    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_10_0[0]
    SLICE_X52Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.696 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_101/O
                         net (fo=1, routed)           0.286     5.982    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_70_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.462 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.001     6.463    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.561 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.561    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.659 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.659    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.757    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.937 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31/O[0]
                         net (fo=29, routed)          0.894     7.830    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31_n_7
    SLICE_X52Y108        LUT3 (Prop_lut3_I0_O)        0.249     8.079 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_35/O
                         net (fo=1, routed)           0.000     8.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_45_0[1]
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_18_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.623 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.623    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_11_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_10/CO[3]
                         net (fo=32, routed)          0.988     9.712    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[26]
    SLICE_X48Y104        LUT4 (Prop_lut4_I0_O)        0.105     9.817 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_88/O
                         net (fo=1, routed)           0.000     9.817    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_88_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.274 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.274    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_71_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.372 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.372    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_60_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.470 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.470    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_49_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.568 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.568    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_39_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.666 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_24_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.764    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_17_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.862 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.862    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_16_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    11.078 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_13/CO[0]
                         net (fo=32, routed)          1.011    12.089    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[25]
    SLICE_X49Y100        LUT5 (Prop_lut5_I0_O)        0.309    12.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_84/O
                         net (fo=1, routed)           0.000    12.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_84_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.855 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_70/CO[3]
                         net (fo=1, routed)           0.000    12.855    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_70_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.953 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.953    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_59_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.051 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.051    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_48_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.149 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.149    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_38_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.247 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.247    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_23_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.345 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.345    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_15_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.443 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.443    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_12_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.659 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_6/CO[0]
                         net (fo=33, routed)          1.050    14.709    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[24]
    SLICE_X48Y96         LUT5 (Prop_lut5_I0_O)        0.309    15.018 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[24]_i_43/O
                         net (fo=1, routed)           0.000    15.018    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[24]_i_43_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.475 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.475    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_35_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.573 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.573    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_30_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_25_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.001    15.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_20_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_15_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_10_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_8_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    16.280 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_3/CO[0]
                         net (fo=33, routed)          0.853    17.133    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[23]
    SLICE_X50Y100        LUT5 (Prop_lut5_I0_O)        0.309    17.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[23]_i_38/O
                         net (fo=1, routed)           0.000    17.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[23]_i_38_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    17.886 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.886    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_30_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.986 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.986    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_25_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.086 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.086    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_20_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.186 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.186    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_15_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.286    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_10_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.386 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.386    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_5_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.486 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.486    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_3_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    18.693 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_2/CO[0]
                         net (fo=33, routed)          0.744    19.437    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[22]
    SLICE_X51Y99         LUT5 (Prop_lut5_I0_O)        0.297    19.734 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[22]_i_38/O
                         net (fo=1, routed)           0.000    19.734    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[22]_i_38_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.191 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.001    20.191    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_30_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.289 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.289    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_25_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.387 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.387    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_20_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.485 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.485    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_15_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_10_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.681 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.681    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_5_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_3_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    20.995 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_2/CO[0]
                         net (fo=33, routed)          1.069    22.064    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[21]
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.309    22.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[21]_i_38/O
                         net (fo=1, routed)           0.000    22.373    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[21]_i_38_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.830 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.830    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_30_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.928 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.928    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_25_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.026 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.026    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_20_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.124 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.124    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_15_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.222 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.222    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_10_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.320 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.320    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_5_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.418 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.418    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_3_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    23.634 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_2/CO[0]
                         net (fo=33, routed)          0.916    24.551    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[20]
    SLICE_X40Y100        LUT5 (Prop_lut5_I0_O)        0.309    24.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[20]_i_43/O
                         net (fo=1, routed)           0.000    24.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[20]_i_43_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.317 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.317    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_35_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.415 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.415    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_30_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.513 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.513    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_25_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.611 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.611    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_20_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.709 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.709    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_15_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.807 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.807    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_10_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.905 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.905    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_8_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    26.121 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_3/CO[0]
                         net (fo=33, routed)          1.069    27.190    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[19]
    SLICE_X36Y100        LUT5 (Prop_lut5_I0_O)        0.309    27.499 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[19]_i_38/O
                         net (fo=1, routed)           0.000    27.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[19]_i_38_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.956 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.956    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_30_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.054 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.054    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_25_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_20_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.250 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.250    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_15_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.348 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.348    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_10_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.446 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.446    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_5_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    28.760 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_2/CO[0]
                         net (fo=33, routed)          0.734    29.494    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[18]
    SLICE_X37Y99         LUT5 (Prop_lut5_I0_O)        0.309    29.803 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[18]_i_38/O
                         net (fo=1, routed)           0.000    29.803    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[18]_i_38_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.260 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.001    30.261    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_30_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.359 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.359    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_25_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.457 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.457    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_20_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.555 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.555    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_15_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.653 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.653    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_10_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.751 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.751    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_5_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.849 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.849    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_3_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    31.065 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_2/CO[0]
                         net (fo=33, routed)          1.023    32.087    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[17]
    SLICE_X33Y97         LUT5 (Prop_lut5_I0_O)        0.309    32.396 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[17]_i_38/O
                         net (fo=1, routed)           0.000    32.396    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[17]_i_38_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.853 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.853    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_30_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.951 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.951    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_25_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.001    33.050    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_20_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.148 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.148    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_15_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.246 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.246    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_10_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_5_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_3_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    33.658 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_2/CO[0]
                         net (fo=33, routed)          0.843    34.501    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[16]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.309    34.810 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[16]_i_44/O
                         net (fo=1, routed)           0.000    34.810    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[16]_i_44_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.267 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.267    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_36_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.365 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.365    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_31_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.463 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.463    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_26_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.561 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.001    35.562    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_21_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.660 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.660    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_15_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.758 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.758    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_10_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.856 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.856    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_8_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    36.072 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_3/CO[0]
                         net (fo=33, routed)          0.730    36.802    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[15]
    SLICE_X28Y95         LUT5 (Prop_lut5_I0_O)        0.309    37.111 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_69/O
                         net (fo=1, routed)           0.000    37.111    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_69_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.568 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.568    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_53_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.666 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_43_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.764    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_33_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.862 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.862    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_23_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.960 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.001    37.961    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_13_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.059 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.059    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.157 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.157    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    38.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[0]
                         net (fo=32, routed)          0.973    39.345    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[14]
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.309    39.654 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_65/O
                         net (fo=1, routed)           0.000    39.654    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_65_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    40.098 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    40.098    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_52_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.198 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    40.198    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_42_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.298 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    40.298    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_32_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_22_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.001    40.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_12_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.599 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.599    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_6_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.699 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.699    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    40.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_2/CO[0]
                         net (fo=33, routed)          0.741    41.647    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[13]
    SLICE_X35Y94         LUT5 (Prop_lut5_I0_O)        0.297    41.944 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_73/O
                         net (fo=1, routed)           0.000    41.944    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_73_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.401 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.401    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_57_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.499 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    42.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_47_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.597 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.597    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_37_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.695 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.695    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_27_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.793 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.793    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_17_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.891 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.001    42.892    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_11_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.990 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.990    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    43.206 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[0]
                         net (fo=32, routed)          0.871    44.077    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c10_in[12]
    SLICE_X36Y91         LUT5 (Prop_lut5_I3_O)        0.309    44.386 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[12]_i_67/O
                         net (fo=1, routed)           0.000    44.386    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_67[1]
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    44.718 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.718    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_56_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.816 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    44.816    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_46_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.914 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    44.914    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_36_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.012 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    45.012    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_26_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.110 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.110    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_16_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.208 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.208    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_10_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.306 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.306    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    45.522 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_2/CO[0]
                         net (fo=33, routed)          0.709    46.232    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[11]
    SLICE_X41Y91         LUT5 (Prop_lut5_I0_O)        0.309    46.541 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_68/O
                         net (fo=1, routed)           0.000    46.541    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_68_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.998 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.998    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_52_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.096 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.096    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_42_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.194 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.194    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_32_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.292 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_22_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.390 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.390    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_12_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.488 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.488    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_6_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.586 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.586    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    47.802 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[0]
                         net (fo=32, routed)          0.757    48.559    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[10]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.309    48.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_64/O
                         net (fo=1, routed)           0.000    48.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_64_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    49.312 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.312    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_51_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.612 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.612    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_21_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.712 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.712    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_11_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.812 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.812    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_5_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    50.119 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[0]
                         net (fo=33, routed)          0.798    50.917    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[9]
    SLICE_X40Y91         LUT5 (Prop_lut5_I0_O)        0.297    51.214 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_73/O
                         net (fo=1, routed)           0.000    51.214    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_73_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    51.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    51.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_57_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.769    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_47_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_37_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.965    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_27_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.063 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.063    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_17_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.161 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.161    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_11_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.259 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.259    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    52.475 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[0]
                         net (fo=32, routed)          0.879    53.354    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[8]
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.309    53.663 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_69/O
                         net (fo=1, routed)           0.000    53.663    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_69_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    54.107 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    54.107    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_56_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.207 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    54.207    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_46_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.307 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    54.307    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_36_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.407 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.407    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_26_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.507 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.507    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.607 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.607    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.707 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.707    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    54.914 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[0]
                         net (fo=33, routed)          0.894    55.808    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[7]
    SLICE_X46Y92         LUT5 (Prop_lut5_I0_O)        0.297    56.105 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_68/O
                         net (fo=1, routed)           0.000    56.105    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_68_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    56.549 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.549    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_52_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_42_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.749 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.749    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_32_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.849 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.849    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_22_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.949 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.949    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_12_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    57.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    57.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    57.149 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.149    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[0]
                         net (fo=32, routed)          0.850    58.206    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[6]
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.297    58.503 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_64/O
                         net (fo=1, routed)           0.000    58.503    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_64_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.960 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.960    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_51_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.058 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.058    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_41_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.156 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.156    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_31_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.254 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.254    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_21_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.352 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.352    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_11_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.450 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.450    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.548 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.548    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_3_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    59.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_2/CO[0]
                         net (fo=33, routed)          0.727    60.491    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[5]
    SLICE_X45Y91         LUT5 (Prop_lut5_I0_O)        0.309    60.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_74/O
                         net (fo=1, routed)           0.000    60.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_74_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    61.257 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.257    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_58_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.355 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.355    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_48_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.453 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.453    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_38_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.551 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    61.551    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_28_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    61.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_18_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.747 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.747    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_12_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.845 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.845    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    62.061 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[0]
                         net (fo=32, routed)          1.086    63.146    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[4]
    SLICE_X49Y91         LUT5 (Prop_lut5_I0_O)        0.309    63.455 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_70/O
                         net (fo=1, routed)           0.000    63.455    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_70_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    63.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_57_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.010 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.010    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_47_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.108 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.108    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_37_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.206 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.206    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_27_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.304 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.304    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_17_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.402 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    64.402    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_11_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.500 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.500    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    64.716 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_2/CO[0]
                         net (fo=33, routed)          0.875    65.592    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[3]
    SLICE_X53Y91         LUT5 (Prop_lut5_I0_O)        0.309    65.901 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_68/O
                         net (fo=1, routed)           0.000    65.901    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_68_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    66.358 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    66.358    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_52_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    66.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_42_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.554 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    66.554    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.652 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.652    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_22_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.750 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.750    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_12_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.848 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.848    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_6_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.946 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.946    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    67.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[0]
                         net (fo=32, routed)          0.879    68.041    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[2]
    SLICE_X50Y91         LUT5 (Prop_lut5_I0_O)        0.309    68.350 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_64/O
                         net (fo=1, routed)           0.000    68.350    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_64_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    68.794 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.794    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_51_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    68.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_41_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    68.994 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    68.994    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_31_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.094 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.094    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_21_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.194 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.194    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_11_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.294 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.294    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_5_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.394 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.394    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    69.601 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_2/CO[0]
                         net (fo=33, routed)          0.763    70.364    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[1]
    SLICE_X51Y90         LUT5 (Prop_lut5_I0_O)        0.297    70.661 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_100/O
                         net (fo=1, routed)           0.000    70.661    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_100_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    71.118 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    71.118    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_83_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.216 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    71.216    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_69_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.314 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.314    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_54_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    71.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_39_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.510 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    71.510    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_22_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.608 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.608    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_10_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.706 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.706    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    71.922 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[0]
                         net (fo=32, routed)          0.998    72.920    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[0]
    SLICE_X52Y88         LUT3 (Prop_lut3_I0_O)        0.309    73.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_87/O
                         net (fo=1, routed)           0.000    73.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_87_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    73.652 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    73.652    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_68_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.752 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    73.752    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_53_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.852 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.852    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_38_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.952 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.952    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_21_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.052 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.052    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    74.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.252 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_2/CO[3]
                         net (fo=2, routed)           0.955    75.206    PhaseHydrophones/u_SNR_Check/u_Division/c10_in_1[0]
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.105    75.311 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_6/O
                         net (fo=1, routed)           0.499    75.811    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_6_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    76.291 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.291    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.389 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.389    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.487 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.487    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.585 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    76.585    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_2__0_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.683 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.683    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_2_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.781 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.781    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_2_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    77.046 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_5/O[1]
                         net (fo=1, routed)           0.653    77.698    PhaseHydrophones/u_SNR_Check/u_Division/c1[26]
    SLICE_X47Y96         LUT3 (Prop_lut3_I0_O)        0.260    77.958 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_4/O
                         net (fo=29, routed)          0.797    78.755    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_4_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.275    79.030 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_2/O
                         net (fo=17, routed)          0.693    79.723    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_2_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I0_O)        0.105    79.828 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_1/O
                         net (fo=1, routed)           0.000    79.828    PhaseHydrophones/u_SNR_Check/u_Division/Divide_out1[8]
    SLICE_X53Y90         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.248    98.956    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X53Y90         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]/C
                         clock pessimism              0.401    99.357    
                         clock uncertainty           -0.354    99.003    
    SLICE_X53Y90         FDRE (Setup_fdre_C_D)        0.032    99.035    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]
  -------------------------------------------------------------------
                         required time                         99.035    
                         arrival time                         -79.828    
  -------------------------------------------------------------------
                         slack                                 19.207    

Slack (MET) :             19.214ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        80.473ns  (logic 47.414ns (58.919%)  route 33.059ns (41.081%))
  Logic Levels:           271  (CARRY4=234 LUT1=2 LUT3=3 LUT4=2 LUT5=26 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 98.957 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.345    -0.612    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X38Y83         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.433    -0.179 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/Q
                         net (fo=5, routed)           1.107     0.928    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[1]
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.105     1.033 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_62/O
                         net (fo=1, routed)           0.000     1.033    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_62_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.473 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.473    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_37_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.571 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.571    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.669 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.669    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     1.801 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.859     2.660    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X41Y85         LUT5 (Prop_lut5_I2_O)        0.275     2.935 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3__0/O
                         net (fo=2, routed)           0.463     3.397    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3__0_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.105     3.502 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         1.135     4.638    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[26]_207
    SLICE_X54Y100        LUT6 (Prop_lut6_I4_O)        0.105     4.743 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=31, routed)          0.848     5.591    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_10_0[0]
    SLICE_X52Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.696 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_101/O
                         net (fo=1, routed)           0.286     5.982    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_70_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.462 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.001     6.463    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.561 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.561    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.659 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.659    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.757    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.937 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31/O[0]
                         net (fo=29, routed)          0.894     7.830    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31_n_7
    SLICE_X52Y108        LUT3 (Prop_lut3_I0_O)        0.249     8.079 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_35/O
                         net (fo=1, routed)           0.000     8.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_45_0[1]
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_18_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.623 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.623    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_11_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_10/CO[3]
                         net (fo=32, routed)          0.988     9.712    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[26]
    SLICE_X48Y104        LUT4 (Prop_lut4_I0_O)        0.105     9.817 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_88/O
                         net (fo=1, routed)           0.000     9.817    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_88_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.274 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.274    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_71_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.372 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.372    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_60_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.470 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.470    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_49_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.568 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.568    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_39_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.666 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_24_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.764    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_17_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.862 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.862    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_16_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    11.078 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_13/CO[0]
                         net (fo=32, routed)          1.011    12.089    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[25]
    SLICE_X49Y100        LUT5 (Prop_lut5_I0_O)        0.309    12.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_84/O
                         net (fo=1, routed)           0.000    12.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_84_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.855 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_70/CO[3]
                         net (fo=1, routed)           0.000    12.855    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_70_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.953 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.953    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_59_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.051 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.051    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_48_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.149 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.149    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_38_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.247 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.247    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_23_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.345 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.345    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_15_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.443 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.443    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_12_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.659 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_6/CO[0]
                         net (fo=33, routed)          1.050    14.709    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[24]
    SLICE_X48Y96         LUT5 (Prop_lut5_I0_O)        0.309    15.018 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[24]_i_43/O
                         net (fo=1, routed)           0.000    15.018    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[24]_i_43_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.475 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.475    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_35_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.573 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.573    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_30_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_25_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.001    15.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_20_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_15_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_10_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_8_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    16.280 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_3/CO[0]
                         net (fo=33, routed)          0.853    17.133    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[23]
    SLICE_X50Y100        LUT5 (Prop_lut5_I0_O)        0.309    17.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[23]_i_38/O
                         net (fo=1, routed)           0.000    17.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[23]_i_38_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    17.886 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.886    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_30_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.986 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.986    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_25_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.086 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.086    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_20_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.186 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.186    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_15_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.286    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_10_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.386 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.386    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_5_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.486 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.486    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_3_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    18.693 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_2/CO[0]
                         net (fo=33, routed)          0.744    19.437    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[22]
    SLICE_X51Y99         LUT5 (Prop_lut5_I0_O)        0.297    19.734 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[22]_i_38/O
                         net (fo=1, routed)           0.000    19.734    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[22]_i_38_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.191 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.001    20.191    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_30_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.289 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.289    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_25_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.387 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.387    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_20_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.485 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.485    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_15_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_10_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.681 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.681    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_5_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_3_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    20.995 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_2/CO[0]
                         net (fo=33, routed)          1.069    22.064    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[21]
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.309    22.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[21]_i_38/O
                         net (fo=1, routed)           0.000    22.373    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[21]_i_38_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.830 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.830    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_30_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.928 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.928    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_25_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.026 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.026    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_20_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.124 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.124    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_15_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.222 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.222    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_10_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.320 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.320    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_5_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.418 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.418    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_3_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    23.634 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_2/CO[0]
                         net (fo=33, routed)          0.916    24.551    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[20]
    SLICE_X40Y100        LUT5 (Prop_lut5_I0_O)        0.309    24.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[20]_i_43/O
                         net (fo=1, routed)           0.000    24.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[20]_i_43_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.317 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.317    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_35_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.415 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.415    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_30_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.513 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.513    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_25_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.611 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.611    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_20_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.709 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.709    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_15_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.807 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.807    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_10_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.905 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.905    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_8_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    26.121 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_3/CO[0]
                         net (fo=33, routed)          1.069    27.190    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[19]
    SLICE_X36Y100        LUT5 (Prop_lut5_I0_O)        0.309    27.499 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[19]_i_38/O
                         net (fo=1, routed)           0.000    27.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[19]_i_38_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.956 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.956    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_30_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.054 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.054    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_25_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_20_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.250 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.250    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_15_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.348 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.348    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_10_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.446 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.446    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_5_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    28.760 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_2/CO[0]
                         net (fo=33, routed)          0.734    29.494    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[18]
    SLICE_X37Y99         LUT5 (Prop_lut5_I0_O)        0.309    29.803 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[18]_i_38/O
                         net (fo=1, routed)           0.000    29.803    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[18]_i_38_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.260 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.001    30.261    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_30_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.359 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.359    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_25_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.457 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.457    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_20_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.555 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.555    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_15_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.653 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.653    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_10_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.751 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.751    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_5_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.849 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.849    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_3_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    31.065 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_2/CO[0]
                         net (fo=33, routed)          1.023    32.087    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[17]
    SLICE_X33Y97         LUT5 (Prop_lut5_I0_O)        0.309    32.396 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[17]_i_38/O
                         net (fo=1, routed)           0.000    32.396    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[17]_i_38_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.853 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.853    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_30_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.951 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.951    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_25_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.001    33.050    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_20_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.148 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.148    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_15_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.246 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.246    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_10_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_5_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_3_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    33.658 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_2/CO[0]
                         net (fo=33, routed)          0.843    34.501    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[16]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.309    34.810 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[16]_i_44/O
                         net (fo=1, routed)           0.000    34.810    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[16]_i_44_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.267 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.267    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_36_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.365 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.365    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_31_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.463 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.463    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_26_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.561 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.001    35.562    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_21_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.660 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.660    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_15_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.758 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.758    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_10_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.856 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.856    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_8_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    36.072 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_3/CO[0]
                         net (fo=33, routed)          0.730    36.802    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[15]
    SLICE_X28Y95         LUT5 (Prop_lut5_I0_O)        0.309    37.111 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_69/O
                         net (fo=1, routed)           0.000    37.111    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_69_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.568 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.568    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_53_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.666 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_43_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.764    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_33_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.862 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.862    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_23_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.960 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.001    37.961    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_13_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.059 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.059    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.157 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.157    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    38.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[0]
                         net (fo=32, routed)          0.973    39.345    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[14]
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.309    39.654 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_65/O
                         net (fo=1, routed)           0.000    39.654    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_65_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    40.098 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    40.098    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_52_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.198 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    40.198    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_42_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.298 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    40.298    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_32_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_22_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.001    40.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_12_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.599 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.599    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_6_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.699 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.699    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    40.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_2/CO[0]
                         net (fo=33, routed)          0.741    41.647    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[13]
    SLICE_X35Y94         LUT5 (Prop_lut5_I0_O)        0.297    41.944 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_73/O
                         net (fo=1, routed)           0.000    41.944    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_73_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.401 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.401    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_57_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.499 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    42.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_47_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.597 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.597    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_37_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.695 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.695    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_27_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.793 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.793    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_17_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.891 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.001    42.892    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_11_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.990 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.990    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    43.206 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[0]
                         net (fo=32, routed)          0.871    44.077    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c10_in[12]
    SLICE_X36Y91         LUT5 (Prop_lut5_I3_O)        0.309    44.386 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[12]_i_67/O
                         net (fo=1, routed)           0.000    44.386    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_67[1]
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    44.718 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.718    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_56_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.816 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    44.816    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_46_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.914 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    44.914    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_36_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.012 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    45.012    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_26_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.110 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.110    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_16_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.208 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.208    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_10_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.306 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.306    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    45.522 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_2/CO[0]
                         net (fo=33, routed)          0.709    46.232    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[11]
    SLICE_X41Y91         LUT5 (Prop_lut5_I0_O)        0.309    46.541 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_68/O
                         net (fo=1, routed)           0.000    46.541    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_68_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.998 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.998    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_52_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.096 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.096    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_42_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.194 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.194    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_32_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.292 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_22_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.390 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.390    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_12_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.488 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.488    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_6_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.586 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.586    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    47.802 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[0]
                         net (fo=32, routed)          0.757    48.559    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[10]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.309    48.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_64/O
                         net (fo=1, routed)           0.000    48.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_64_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    49.312 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.312    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_51_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.612 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.612    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_21_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.712 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.712    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_11_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.812 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.812    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_5_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    50.119 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[0]
                         net (fo=33, routed)          0.798    50.917    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[9]
    SLICE_X40Y91         LUT5 (Prop_lut5_I0_O)        0.297    51.214 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_73/O
                         net (fo=1, routed)           0.000    51.214    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_73_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    51.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    51.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_57_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.769    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_47_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_37_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.965    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_27_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.063 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.063    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_17_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.161 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.161    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_11_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.259 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.259    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    52.475 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[0]
                         net (fo=32, routed)          0.879    53.354    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[8]
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.309    53.663 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_69/O
                         net (fo=1, routed)           0.000    53.663    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_69_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    54.107 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    54.107    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_56_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.207 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    54.207    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_46_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.307 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    54.307    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_36_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.407 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.407    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_26_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.507 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.507    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.607 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.607    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.707 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.707    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    54.914 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[0]
                         net (fo=33, routed)          0.894    55.808    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[7]
    SLICE_X46Y92         LUT5 (Prop_lut5_I0_O)        0.297    56.105 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_68/O
                         net (fo=1, routed)           0.000    56.105    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_68_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    56.549 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.549    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_52_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_42_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.749 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.749    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_32_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.849 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.849    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_22_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.949 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.949    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_12_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    57.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    57.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    57.149 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.149    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[0]
                         net (fo=32, routed)          0.850    58.206    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[6]
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.297    58.503 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_64/O
                         net (fo=1, routed)           0.000    58.503    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_64_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.960 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.960    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_51_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.058 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.058    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_41_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.156 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.156    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_31_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.254 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.254    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_21_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.352 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.352    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_11_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.450 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.450    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.548 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.548    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_3_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    59.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_2/CO[0]
                         net (fo=33, routed)          0.727    60.491    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[5]
    SLICE_X45Y91         LUT5 (Prop_lut5_I0_O)        0.309    60.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_74/O
                         net (fo=1, routed)           0.000    60.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_74_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    61.257 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.257    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_58_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.355 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.355    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_48_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.453 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.453    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_38_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.551 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    61.551    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_28_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    61.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_18_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.747 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.747    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_12_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.845 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.845    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    62.061 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[0]
                         net (fo=32, routed)          1.086    63.146    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[4]
    SLICE_X49Y91         LUT5 (Prop_lut5_I0_O)        0.309    63.455 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_70/O
                         net (fo=1, routed)           0.000    63.455    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_70_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    63.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_57_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.010 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.010    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_47_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.108 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.108    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_37_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.206 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.206    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_27_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.304 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.304    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_17_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.402 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    64.402    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_11_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.500 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.500    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    64.716 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_2/CO[0]
                         net (fo=33, routed)          0.875    65.592    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[3]
    SLICE_X53Y91         LUT5 (Prop_lut5_I0_O)        0.309    65.901 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_68/O
                         net (fo=1, routed)           0.000    65.901    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_68_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    66.358 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    66.358    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_52_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    66.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_42_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.554 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    66.554    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.652 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.652    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_22_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.750 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.750    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_12_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.848 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.848    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_6_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.946 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.946    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    67.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[0]
                         net (fo=32, routed)          0.879    68.041    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[2]
    SLICE_X50Y91         LUT5 (Prop_lut5_I0_O)        0.309    68.350 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_64/O
                         net (fo=1, routed)           0.000    68.350    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_64_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    68.794 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.794    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_51_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    68.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_41_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    68.994 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    68.994    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_31_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.094 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.094    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_21_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.194 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.194    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_11_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.294 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.294    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_5_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.394 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.394    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    69.601 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_2/CO[0]
                         net (fo=33, routed)          0.763    70.364    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[1]
    SLICE_X51Y90         LUT5 (Prop_lut5_I0_O)        0.297    70.661 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_100/O
                         net (fo=1, routed)           0.000    70.661    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_100_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    71.118 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    71.118    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_83_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.216 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    71.216    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_69_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.314 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.314    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_54_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    71.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_39_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.510 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    71.510    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_22_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.608 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.608    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_10_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.706 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.706    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    71.922 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[0]
                         net (fo=32, routed)          0.998    72.920    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[0]
    SLICE_X52Y88         LUT3 (Prop_lut3_I0_O)        0.309    73.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_87/O
                         net (fo=1, routed)           0.000    73.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_87_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    73.652 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    73.652    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_68_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.752 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    73.752    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_53_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.852 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.852    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_38_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.952 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.952    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_21_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.052 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.052    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    74.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.252 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_2/CO[3]
                         net (fo=2, routed)           0.955    75.206    PhaseHydrophones/u_SNR_Check/u_Division/c10_in_1[0]
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.105    75.311 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_6/O
                         net (fo=1, routed)           0.499    75.811    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_6_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    76.291 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.291    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.389 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.389    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.487 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.487    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.585 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    76.585    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_2__0_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.683 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.683    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_2_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.781 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.781    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_2_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    77.046 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_5/O[1]
                         net (fo=1, routed)           0.653    77.698    PhaseHydrophones/u_SNR_Check/u_Division/c1[26]
    SLICE_X47Y96         LUT3 (Prop_lut3_I0_O)        0.260    77.958 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_4/O
                         net (fo=29, routed)          0.797    78.755    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_4_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.275    79.030 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_2/O
                         net (fo=17, routed)          0.726    79.756    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_2_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.105    79.861 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_1/O
                         net (fo=1, routed)           0.000    79.861    PhaseHydrophones/u_SNR_Check/u_Division/Divide_out1[14]
    SLICE_X54Y91         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.249    98.957    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X54Y91         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]/C
                         clock pessimism              0.401    99.358    
                         clock uncertainty           -0.354    99.004    
    SLICE_X54Y91         FDRE (Setup_fdre_C_D)        0.072    99.076    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]
  -------------------------------------------------------------------
                         required time                         99.076    
                         arrival time                         -79.861    
  -------------------------------------------------------------------
                         slack                                 19.214    

Slack (MET) :             19.215ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        80.473ns  (logic 47.414ns (58.919%)  route 33.059ns (41.081%))
  Logic Levels:           271  (CARRY4=234 LUT1=2 LUT3=3 LUT4=2 LUT5=26 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.042ns = ( 98.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.345    -0.612    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X38Y83         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.433    -0.179 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/Q
                         net (fo=5, routed)           1.107     0.928    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[1]
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.105     1.033 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_62/O
                         net (fo=1, routed)           0.000     1.033    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_62_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.473 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.473    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_37_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.571 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.571    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.669 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.669    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     1.801 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.859     2.660    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X41Y85         LUT5 (Prop_lut5_I2_O)        0.275     2.935 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3__0/O
                         net (fo=2, routed)           0.463     3.397    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3__0_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.105     3.502 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         1.135     4.638    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[26]_207
    SLICE_X54Y100        LUT6 (Prop_lut6_I4_O)        0.105     4.743 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=31, routed)          0.848     5.591    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_10_0[0]
    SLICE_X52Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.696 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_101/O
                         net (fo=1, routed)           0.286     5.982    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_70_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.462 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.001     6.463    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.561 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.561    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.659 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.659    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.757    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.937 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31/O[0]
                         net (fo=29, routed)          0.894     7.830    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31_n_7
    SLICE_X52Y108        LUT3 (Prop_lut3_I0_O)        0.249     8.079 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_35/O
                         net (fo=1, routed)           0.000     8.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_45_0[1]
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_18_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.623 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.623    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_11_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_10/CO[3]
                         net (fo=32, routed)          0.988     9.712    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[26]
    SLICE_X48Y104        LUT4 (Prop_lut4_I0_O)        0.105     9.817 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_88/O
                         net (fo=1, routed)           0.000     9.817    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_88_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.274 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.274    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_71_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.372 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.372    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_60_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.470 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.470    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_49_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.568 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.568    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_39_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.666 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_24_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.764    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_17_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.862 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.862    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_16_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    11.078 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_13/CO[0]
                         net (fo=32, routed)          1.011    12.089    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[25]
    SLICE_X49Y100        LUT5 (Prop_lut5_I0_O)        0.309    12.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_84/O
                         net (fo=1, routed)           0.000    12.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_84_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.855 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_70/CO[3]
                         net (fo=1, routed)           0.000    12.855    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_70_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.953 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.953    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_59_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.051 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.051    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_48_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.149 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.149    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_38_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.247 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.247    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_23_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.345 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.345    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_15_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.443 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.443    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_12_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.659 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_6/CO[0]
                         net (fo=33, routed)          1.050    14.709    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[24]
    SLICE_X48Y96         LUT5 (Prop_lut5_I0_O)        0.309    15.018 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[24]_i_43/O
                         net (fo=1, routed)           0.000    15.018    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[24]_i_43_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.475 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.475    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_35_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.573 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.573    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_30_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_25_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.001    15.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_20_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_15_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_10_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_8_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    16.280 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_3/CO[0]
                         net (fo=33, routed)          0.853    17.133    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[23]
    SLICE_X50Y100        LUT5 (Prop_lut5_I0_O)        0.309    17.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[23]_i_38/O
                         net (fo=1, routed)           0.000    17.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[23]_i_38_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    17.886 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.886    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_30_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.986 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.986    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_25_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.086 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.086    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_20_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.186 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.186    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_15_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.286    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_10_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.386 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.386    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_5_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.486 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.486    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_3_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    18.693 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_2/CO[0]
                         net (fo=33, routed)          0.744    19.437    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[22]
    SLICE_X51Y99         LUT5 (Prop_lut5_I0_O)        0.297    19.734 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[22]_i_38/O
                         net (fo=1, routed)           0.000    19.734    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[22]_i_38_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.191 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.001    20.191    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_30_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.289 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.289    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_25_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.387 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.387    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_20_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.485 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.485    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_15_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_10_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.681 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.681    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_5_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_3_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    20.995 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_2/CO[0]
                         net (fo=33, routed)          1.069    22.064    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[21]
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.309    22.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[21]_i_38/O
                         net (fo=1, routed)           0.000    22.373    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[21]_i_38_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.830 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.830    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_30_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.928 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.928    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_25_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.026 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.026    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_20_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.124 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.124    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_15_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.222 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.222    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_10_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.320 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.320    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_5_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.418 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.418    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_3_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    23.634 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_2/CO[0]
                         net (fo=33, routed)          0.916    24.551    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[20]
    SLICE_X40Y100        LUT5 (Prop_lut5_I0_O)        0.309    24.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[20]_i_43/O
                         net (fo=1, routed)           0.000    24.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[20]_i_43_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.317 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.317    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_35_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.415 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.415    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_30_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.513 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.513    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_25_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.611 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.611    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_20_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.709 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.709    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_15_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.807 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.807    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_10_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.905 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.905    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_8_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    26.121 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_3/CO[0]
                         net (fo=33, routed)          1.069    27.190    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[19]
    SLICE_X36Y100        LUT5 (Prop_lut5_I0_O)        0.309    27.499 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[19]_i_38/O
                         net (fo=1, routed)           0.000    27.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[19]_i_38_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.956 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.956    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_30_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.054 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.054    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_25_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_20_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.250 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.250    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_15_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.348 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.348    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_10_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.446 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.446    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_5_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    28.760 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_2/CO[0]
                         net (fo=33, routed)          0.734    29.494    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[18]
    SLICE_X37Y99         LUT5 (Prop_lut5_I0_O)        0.309    29.803 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[18]_i_38/O
                         net (fo=1, routed)           0.000    29.803    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[18]_i_38_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.260 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.001    30.261    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_30_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.359 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.359    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_25_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.457 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.457    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_20_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.555 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.555    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_15_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.653 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.653    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_10_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.751 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.751    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_5_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.849 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.849    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_3_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    31.065 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_2/CO[0]
                         net (fo=33, routed)          1.023    32.087    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[17]
    SLICE_X33Y97         LUT5 (Prop_lut5_I0_O)        0.309    32.396 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[17]_i_38/O
                         net (fo=1, routed)           0.000    32.396    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[17]_i_38_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.853 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.853    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_30_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.951 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.951    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_25_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.001    33.050    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_20_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.148 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.148    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_15_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.246 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.246    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_10_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_5_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_3_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    33.658 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_2/CO[0]
                         net (fo=33, routed)          0.843    34.501    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[16]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.309    34.810 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[16]_i_44/O
                         net (fo=1, routed)           0.000    34.810    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[16]_i_44_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.267 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.267    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_36_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.365 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.365    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_31_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.463 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.463    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_26_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.561 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.001    35.562    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_21_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.660 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.660    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_15_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.758 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.758    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_10_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.856 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.856    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_8_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    36.072 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_3/CO[0]
                         net (fo=33, routed)          0.730    36.802    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[15]
    SLICE_X28Y95         LUT5 (Prop_lut5_I0_O)        0.309    37.111 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_69/O
                         net (fo=1, routed)           0.000    37.111    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_69_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.568 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.568    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_53_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.666 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_43_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.764    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_33_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.862 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.862    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_23_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.960 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.001    37.961    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_13_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.059 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.059    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.157 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.157    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    38.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[0]
                         net (fo=32, routed)          0.973    39.345    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[14]
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.309    39.654 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_65/O
                         net (fo=1, routed)           0.000    39.654    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_65_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    40.098 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    40.098    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_52_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.198 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    40.198    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_42_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.298 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    40.298    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_32_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_22_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.001    40.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_12_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.599 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.599    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_6_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.699 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.699    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    40.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_2/CO[0]
                         net (fo=33, routed)          0.741    41.647    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[13]
    SLICE_X35Y94         LUT5 (Prop_lut5_I0_O)        0.297    41.944 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_73/O
                         net (fo=1, routed)           0.000    41.944    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_73_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.401 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.401    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_57_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.499 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    42.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_47_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.597 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.597    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_37_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.695 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.695    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_27_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.793 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.793    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_17_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.891 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.001    42.892    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_11_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.990 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.990    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    43.206 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[0]
                         net (fo=32, routed)          0.871    44.077    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c10_in[12]
    SLICE_X36Y91         LUT5 (Prop_lut5_I3_O)        0.309    44.386 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[12]_i_67/O
                         net (fo=1, routed)           0.000    44.386    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_67[1]
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    44.718 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.718    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_56_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.816 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    44.816    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_46_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.914 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    44.914    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_36_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.012 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    45.012    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_26_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.110 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.110    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_16_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.208 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.208    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_10_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.306 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.306    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    45.522 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_2/CO[0]
                         net (fo=33, routed)          0.709    46.232    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[11]
    SLICE_X41Y91         LUT5 (Prop_lut5_I0_O)        0.309    46.541 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_68/O
                         net (fo=1, routed)           0.000    46.541    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_68_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.998 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.998    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_52_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.096 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.096    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_42_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.194 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.194    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_32_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.292 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_22_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.390 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.390    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_12_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.488 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.488    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_6_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.586 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.586    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    47.802 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[0]
                         net (fo=32, routed)          0.757    48.559    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[10]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.309    48.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_64/O
                         net (fo=1, routed)           0.000    48.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_64_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    49.312 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.312    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_51_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.612 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.612    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_21_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.712 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.712    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_11_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.812 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.812    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_5_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    50.119 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[0]
                         net (fo=33, routed)          0.798    50.917    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[9]
    SLICE_X40Y91         LUT5 (Prop_lut5_I0_O)        0.297    51.214 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_73/O
                         net (fo=1, routed)           0.000    51.214    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_73_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    51.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    51.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_57_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.769    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_47_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_37_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.965    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_27_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.063 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.063    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_17_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.161 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.161    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_11_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.259 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.259    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    52.475 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[0]
                         net (fo=32, routed)          0.879    53.354    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[8]
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.309    53.663 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_69/O
                         net (fo=1, routed)           0.000    53.663    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_69_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    54.107 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    54.107    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_56_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.207 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    54.207    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_46_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.307 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    54.307    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_36_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.407 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.407    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_26_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.507 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.507    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.607 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.607    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.707 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.707    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    54.914 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[0]
                         net (fo=33, routed)          0.894    55.808    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[7]
    SLICE_X46Y92         LUT5 (Prop_lut5_I0_O)        0.297    56.105 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_68/O
                         net (fo=1, routed)           0.000    56.105    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_68_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    56.549 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.549    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_52_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_42_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.749 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.749    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_32_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.849 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.849    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_22_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.949 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.949    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_12_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    57.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    57.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    57.149 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.149    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[0]
                         net (fo=32, routed)          0.850    58.206    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[6]
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.297    58.503 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_64/O
                         net (fo=1, routed)           0.000    58.503    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_64_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.960 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.960    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_51_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.058 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.058    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_41_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.156 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.156    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_31_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.254 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.254    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_21_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.352 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.352    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_11_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.450 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.450    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.548 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.548    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_3_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    59.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_2/CO[0]
                         net (fo=33, routed)          0.727    60.491    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[5]
    SLICE_X45Y91         LUT5 (Prop_lut5_I0_O)        0.309    60.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_74/O
                         net (fo=1, routed)           0.000    60.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_74_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    61.257 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.257    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_58_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.355 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.355    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_48_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.453 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.453    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_38_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.551 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    61.551    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_28_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    61.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_18_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.747 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.747    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_12_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.845 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.845    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    62.061 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[0]
                         net (fo=32, routed)          1.086    63.146    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[4]
    SLICE_X49Y91         LUT5 (Prop_lut5_I0_O)        0.309    63.455 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_70/O
                         net (fo=1, routed)           0.000    63.455    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_70_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    63.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_57_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.010 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.010    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_47_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.108 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.108    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_37_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.206 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.206    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_27_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.304 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.304    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_17_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.402 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    64.402    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_11_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.500 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.500    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    64.716 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_2/CO[0]
                         net (fo=33, routed)          0.875    65.592    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[3]
    SLICE_X53Y91         LUT5 (Prop_lut5_I0_O)        0.309    65.901 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_68/O
                         net (fo=1, routed)           0.000    65.901    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_68_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    66.358 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    66.358    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_52_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    66.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_42_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.554 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    66.554    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.652 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.652    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_22_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.750 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.750    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_12_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.848 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.848    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_6_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.946 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.946    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    67.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[0]
                         net (fo=32, routed)          0.879    68.041    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[2]
    SLICE_X50Y91         LUT5 (Prop_lut5_I0_O)        0.309    68.350 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_64/O
                         net (fo=1, routed)           0.000    68.350    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_64_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    68.794 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.794    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_51_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    68.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_41_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    68.994 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    68.994    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_31_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.094 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.094    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_21_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.194 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.194    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_11_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.294 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.294    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_5_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.394 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.394    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    69.601 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_2/CO[0]
                         net (fo=33, routed)          0.763    70.364    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[1]
    SLICE_X51Y90         LUT5 (Prop_lut5_I0_O)        0.297    70.661 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_100/O
                         net (fo=1, routed)           0.000    70.661    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_100_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    71.118 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    71.118    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_83_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.216 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    71.216    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_69_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.314 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.314    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_54_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    71.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_39_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.510 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    71.510    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_22_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.608 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.608    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_10_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.706 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.706    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    71.922 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[0]
                         net (fo=32, routed)          0.998    72.920    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[0]
    SLICE_X52Y88         LUT3 (Prop_lut3_I0_O)        0.309    73.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_87/O
                         net (fo=1, routed)           0.000    73.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_87_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    73.652 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    73.652    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_68_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.752 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    73.752    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_53_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.852 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.852    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_38_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.952 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.952    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_21_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.052 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.052    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    74.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.252 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_2/CO[3]
                         net (fo=2, routed)           0.955    75.206    PhaseHydrophones/u_SNR_Check/u_Division/c10_in_1[0]
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.105    75.311 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_6/O
                         net (fo=1, routed)           0.499    75.811    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_6_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    76.291 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.291    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.389 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.389    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.487 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.487    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.585 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    76.585    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_2__0_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.683 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.683    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_2_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.781 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.781    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_2_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    77.046 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_5/O[1]
                         net (fo=1, routed)           0.653    77.698    PhaseHydrophones/u_SNR_Check/u_Division/c1[26]
    SLICE_X47Y96         LUT3 (Prop_lut3_I0_O)        0.260    77.958 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_4/O
                         net (fo=29, routed)          0.797    78.755    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_4_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.275    79.030 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_2/O
                         net (fo=17, routed)          0.726    79.756    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_2_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.105    79.861 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[22]_i_1/O
                         net (fo=1, routed)           0.000    79.861    PhaseHydrophones/u_SNR_Check/u_Division/Divide_out1[22]
    SLICE_X54Y95         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.250    98.958    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X54Y95         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]/C
                         clock pessimism              0.401    99.359    
                         clock uncertainty           -0.354    99.005    
    SLICE_X54Y95         FDRE (Setup_fdre_C_D)        0.072    99.077    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]
  -------------------------------------------------------------------
                         required time                         99.077    
                         arrival time                         -79.862    
  -------------------------------------------------------------------
                         slack                                 19.215    

Slack (MET) :             19.217ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        80.474ns  (logic 47.414ns (58.919%)  route 33.060ns (41.082%))
  Logic Levels:           271  (CARRY4=234 LUT1=2 LUT3=3 LUT4=2 LUT5=26 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 98.957 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.345    -0.612    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X38Y83         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.433    -0.179 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/Q
                         net (fo=5, routed)           1.107     0.928    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[1]
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.105     1.033 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_62/O
                         net (fo=1, routed)           0.000     1.033    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_62_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.473 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.473    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_37_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.571 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.571    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.669 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.669    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     1.801 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.859     2.660    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X41Y85         LUT5 (Prop_lut5_I2_O)        0.275     2.935 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3__0/O
                         net (fo=2, routed)           0.463     3.397    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3__0_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.105     3.502 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         1.135     4.638    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[26]_207
    SLICE_X54Y100        LUT6 (Prop_lut6_I4_O)        0.105     4.743 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=31, routed)          0.848     5.591    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_10_0[0]
    SLICE_X52Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.696 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_101/O
                         net (fo=1, routed)           0.286     5.982    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_70_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.462 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.001     6.463    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.561 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.561    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.659 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.659    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.757    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.937 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31/O[0]
                         net (fo=29, routed)          0.894     7.830    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31_n_7
    SLICE_X52Y108        LUT3 (Prop_lut3_I0_O)        0.249     8.079 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_35/O
                         net (fo=1, routed)           0.000     8.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_45_0[1]
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_18_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.623 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.623    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_11_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_10/CO[3]
                         net (fo=32, routed)          0.988     9.712    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[26]
    SLICE_X48Y104        LUT4 (Prop_lut4_I0_O)        0.105     9.817 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_88/O
                         net (fo=1, routed)           0.000     9.817    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_88_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.274 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.274    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_71_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.372 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.372    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_60_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.470 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.470    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_49_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.568 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.568    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_39_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.666 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_24_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.764    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_17_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.862 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.862    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_16_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    11.078 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_13/CO[0]
                         net (fo=32, routed)          1.011    12.089    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[25]
    SLICE_X49Y100        LUT5 (Prop_lut5_I0_O)        0.309    12.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_84/O
                         net (fo=1, routed)           0.000    12.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_84_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.855 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_70/CO[3]
                         net (fo=1, routed)           0.000    12.855    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_70_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.953 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.953    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_59_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.051 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.051    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_48_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.149 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.149    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_38_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.247 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.247    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_23_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.345 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.345    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_15_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.443 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.443    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_12_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.659 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_6/CO[0]
                         net (fo=33, routed)          1.050    14.709    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[24]
    SLICE_X48Y96         LUT5 (Prop_lut5_I0_O)        0.309    15.018 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[24]_i_43/O
                         net (fo=1, routed)           0.000    15.018    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[24]_i_43_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.475 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.475    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_35_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.573 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.573    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_30_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_25_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.001    15.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_20_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_15_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_10_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_8_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    16.280 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_3/CO[0]
                         net (fo=33, routed)          0.853    17.133    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[23]
    SLICE_X50Y100        LUT5 (Prop_lut5_I0_O)        0.309    17.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[23]_i_38/O
                         net (fo=1, routed)           0.000    17.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[23]_i_38_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    17.886 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.886    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_30_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.986 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.986    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_25_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.086 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.086    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_20_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.186 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.186    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_15_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.286    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_10_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.386 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.386    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_5_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.486 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.486    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_3_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    18.693 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_2/CO[0]
                         net (fo=33, routed)          0.744    19.437    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[22]
    SLICE_X51Y99         LUT5 (Prop_lut5_I0_O)        0.297    19.734 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[22]_i_38/O
                         net (fo=1, routed)           0.000    19.734    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[22]_i_38_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.191 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.001    20.191    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_30_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.289 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.289    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_25_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.387 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.387    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_20_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.485 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.485    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_15_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_10_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.681 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.681    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_5_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_3_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    20.995 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_2/CO[0]
                         net (fo=33, routed)          1.069    22.064    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[21]
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.309    22.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[21]_i_38/O
                         net (fo=1, routed)           0.000    22.373    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[21]_i_38_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.830 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.830    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_30_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.928 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.928    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_25_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.026 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.026    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_20_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.124 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.124    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_15_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.222 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.222    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_10_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.320 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.320    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_5_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.418 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.418    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_3_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    23.634 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_2/CO[0]
                         net (fo=33, routed)          0.916    24.551    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[20]
    SLICE_X40Y100        LUT5 (Prop_lut5_I0_O)        0.309    24.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[20]_i_43/O
                         net (fo=1, routed)           0.000    24.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[20]_i_43_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.317 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.317    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_35_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.415 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.415    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_30_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.513 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.513    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_25_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.611 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.611    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_20_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.709 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.709    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_15_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.807 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.807    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_10_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.905 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.905    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_8_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    26.121 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_3/CO[0]
                         net (fo=33, routed)          1.069    27.190    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[19]
    SLICE_X36Y100        LUT5 (Prop_lut5_I0_O)        0.309    27.499 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[19]_i_38/O
                         net (fo=1, routed)           0.000    27.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[19]_i_38_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.956 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.956    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_30_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.054 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.054    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_25_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_20_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.250 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.250    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_15_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.348 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.348    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_10_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.446 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.446    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_5_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    28.760 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_2/CO[0]
                         net (fo=33, routed)          0.734    29.494    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[18]
    SLICE_X37Y99         LUT5 (Prop_lut5_I0_O)        0.309    29.803 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[18]_i_38/O
                         net (fo=1, routed)           0.000    29.803    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[18]_i_38_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.260 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.001    30.261    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_30_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.359 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.359    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_25_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.457 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.457    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_20_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.555 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.555    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_15_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.653 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.653    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_10_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.751 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.751    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_5_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.849 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.849    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_3_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    31.065 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_2/CO[0]
                         net (fo=33, routed)          1.023    32.087    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[17]
    SLICE_X33Y97         LUT5 (Prop_lut5_I0_O)        0.309    32.396 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[17]_i_38/O
                         net (fo=1, routed)           0.000    32.396    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[17]_i_38_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.853 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.853    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_30_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.951 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.951    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_25_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.001    33.050    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_20_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.148 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.148    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_15_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.246 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.246    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_10_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_5_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_3_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    33.658 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_2/CO[0]
                         net (fo=33, routed)          0.843    34.501    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[16]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.309    34.810 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[16]_i_44/O
                         net (fo=1, routed)           0.000    34.810    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[16]_i_44_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.267 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.267    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_36_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.365 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.365    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_31_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.463 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.463    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_26_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.561 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.001    35.562    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_21_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.660 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.660    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_15_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.758 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.758    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_10_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.856 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.856    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_8_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    36.072 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_3/CO[0]
                         net (fo=33, routed)          0.730    36.802    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[15]
    SLICE_X28Y95         LUT5 (Prop_lut5_I0_O)        0.309    37.111 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_69/O
                         net (fo=1, routed)           0.000    37.111    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_69_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.568 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.568    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_53_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.666 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_43_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.764    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_33_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.862 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.862    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_23_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.960 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.001    37.961    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_13_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.059 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.059    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.157 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.157    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    38.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[0]
                         net (fo=32, routed)          0.973    39.345    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[14]
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.309    39.654 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_65/O
                         net (fo=1, routed)           0.000    39.654    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_65_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    40.098 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    40.098    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_52_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.198 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    40.198    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_42_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.298 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    40.298    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_32_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_22_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.001    40.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_12_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.599 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.599    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_6_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.699 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.699    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    40.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_2/CO[0]
                         net (fo=33, routed)          0.741    41.647    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[13]
    SLICE_X35Y94         LUT5 (Prop_lut5_I0_O)        0.297    41.944 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_73/O
                         net (fo=1, routed)           0.000    41.944    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_73_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.401 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.401    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_57_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.499 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    42.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_47_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.597 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.597    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_37_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.695 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.695    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_27_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.793 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.793    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_17_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.891 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.001    42.892    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_11_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.990 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.990    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    43.206 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[0]
                         net (fo=32, routed)          0.871    44.077    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c10_in[12]
    SLICE_X36Y91         LUT5 (Prop_lut5_I3_O)        0.309    44.386 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[12]_i_67/O
                         net (fo=1, routed)           0.000    44.386    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_67[1]
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    44.718 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.718    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_56_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.816 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    44.816    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_46_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.914 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    44.914    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_36_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.012 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    45.012    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_26_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.110 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.110    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_16_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.208 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.208    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_10_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.306 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.306    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    45.522 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_2/CO[0]
                         net (fo=33, routed)          0.709    46.232    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[11]
    SLICE_X41Y91         LUT5 (Prop_lut5_I0_O)        0.309    46.541 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_68/O
                         net (fo=1, routed)           0.000    46.541    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_68_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.998 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.998    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_52_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.096 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.096    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_42_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.194 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.194    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_32_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.292 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_22_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.390 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.390    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_12_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.488 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.488    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_6_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.586 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.586    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    47.802 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[0]
                         net (fo=32, routed)          0.757    48.559    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[10]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.309    48.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_64/O
                         net (fo=1, routed)           0.000    48.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_64_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    49.312 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.312    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_51_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.612 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.612    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_21_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.712 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.712    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_11_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.812 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.812    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_5_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    50.119 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[0]
                         net (fo=33, routed)          0.798    50.917    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[9]
    SLICE_X40Y91         LUT5 (Prop_lut5_I0_O)        0.297    51.214 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_73/O
                         net (fo=1, routed)           0.000    51.214    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_73_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    51.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    51.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_57_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.769    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_47_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_37_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.965    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_27_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.063 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.063    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_17_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.161 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.161    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_11_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.259 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.259    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    52.475 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[0]
                         net (fo=32, routed)          0.879    53.354    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[8]
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.309    53.663 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_69/O
                         net (fo=1, routed)           0.000    53.663    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_69_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    54.107 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    54.107    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_56_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.207 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    54.207    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_46_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.307 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    54.307    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_36_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.407 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.407    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_26_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.507 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.507    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.607 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.607    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.707 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.707    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    54.914 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[0]
                         net (fo=33, routed)          0.894    55.808    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[7]
    SLICE_X46Y92         LUT5 (Prop_lut5_I0_O)        0.297    56.105 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_68/O
                         net (fo=1, routed)           0.000    56.105    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_68_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    56.549 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.549    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_52_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_42_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.749 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.749    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_32_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.849 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.849    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_22_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.949 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.949    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_12_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    57.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    57.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    57.149 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.149    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[0]
                         net (fo=32, routed)          0.850    58.206    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[6]
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.297    58.503 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_64/O
                         net (fo=1, routed)           0.000    58.503    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_64_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.960 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.960    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_51_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.058 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.058    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_41_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.156 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.156    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_31_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.254 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.254    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_21_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.352 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.352    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_11_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.450 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.450    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.548 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.548    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_3_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    59.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_2/CO[0]
                         net (fo=33, routed)          0.727    60.491    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[5]
    SLICE_X45Y91         LUT5 (Prop_lut5_I0_O)        0.309    60.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_74/O
                         net (fo=1, routed)           0.000    60.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_74_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    61.257 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.257    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_58_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.355 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.355    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_48_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.453 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.453    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_38_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.551 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    61.551    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_28_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    61.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_18_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.747 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.747    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_12_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.845 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.845    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    62.061 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[0]
                         net (fo=32, routed)          1.086    63.146    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[4]
    SLICE_X49Y91         LUT5 (Prop_lut5_I0_O)        0.309    63.455 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_70/O
                         net (fo=1, routed)           0.000    63.455    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_70_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    63.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_57_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.010 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.010    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_47_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.108 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.108    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_37_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.206 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.206    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_27_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.304 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.304    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_17_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.402 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    64.402    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_11_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.500 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.500    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    64.716 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_2/CO[0]
                         net (fo=33, routed)          0.875    65.592    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[3]
    SLICE_X53Y91         LUT5 (Prop_lut5_I0_O)        0.309    65.901 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_68/O
                         net (fo=1, routed)           0.000    65.901    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_68_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    66.358 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    66.358    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_52_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    66.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_42_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.554 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    66.554    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.652 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.652    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_22_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.750 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.750    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_12_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.848 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.848    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_6_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.946 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.946    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    67.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[0]
                         net (fo=32, routed)          0.879    68.041    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[2]
    SLICE_X50Y91         LUT5 (Prop_lut5_I0_O)        0.309    68.350 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_64/O
                         net (fo=1, routed)           0.000    68.350    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_64_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    68.794 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.794    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_51_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    68.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_41_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    68.994 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    68.994    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_31_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.094 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.094    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_21_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.194 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.194    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_11_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.294 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.294    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_5_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.394 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.394    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    69.601 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_2/CO[0]
                         net (fo=33, routed)          0.763    70.364    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[1]
    SLICE_X51Y90         LUT5 (Prop_lut5_I0_O)        0.297    70.661 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_100/O
                         net (fo=1, routed)           0.000    70.661    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_100_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    71.118 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    71.118    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_83_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.216 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    71.216    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_69_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.314 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.314    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_54_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    71.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_39_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.510 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    71.510    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_22_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.608 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.608    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_10_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.706 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.706    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    71.922 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[0]
                         net (fo=32, routed)          0.998    72.920    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[0]
    SLICE_X52Y88         LUT3 (Prop_lut3_I0_O)        0.309    73.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_87/O
                         net (fo=1, routed)           0.000    73.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_87_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    73.652 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    73.652    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_68_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.752 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    73.752    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_53_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.852 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.852    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_38_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.952 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.952    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_21_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.052 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.052    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    74.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.252 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_2/CO[3]
                         net (fo=2, routed)           0.955    75.206    PhaseHydrophones/u_SNR_Check/u_Division/c10_in_1[0]
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.105    75.311 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_6/O
                         net (fo=1, routed)           0.499    75.811    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_6_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    76.291 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.291    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.389 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.389    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.487 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.487    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.585 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    76.585    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_2__0_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.683 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.683    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_2_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.781 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.781    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_2_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    77.046 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_5/O[1]
                         net (fo=1, routed)           0.653    77.698    PhaseHydrophones/u_SNR_Check/u_Division/c1[26]
    SLICE_X47Y96         LUT3 (Prop_lut3_I0_O)        0.260    77.958 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_4/O
                         net (fo=29, routed)          0.797    78.755    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_4_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.275    79.030 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_2/O
                         net (fo=17, routed)          0.727    79.757    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_2_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.105    79.862 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_1/O
                         net (fo=1, routed)           0.000    79.862    PhaseHydrophones/u_SNR_Check/u_Division/Divide_out1[6]
    SLICE_X54Y91         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.249    98.957    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X54Y91         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]/C
                         clock pessimism              0.401    99.358    
                         clock uncertainty           -0.354    99.004    
    SLICE_X54Y91         FDRE (Setup_fdre_C_D)        0.076    99.080    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         99.080    
                         arrival time                         -79.862    
  -------------------------------------------------------------------
                         slack                                 19.217    

Slack (MET) :             19.218ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        80.474ns  (logic 47.414ns (58.918%)  route 33.060ns (41.082%))
  Logic Levels:           271  (CARRY4=234 LUT1=2 LUT3=3 LUT4=2 LUT5=26 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.042ns = ( 98.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.345    -0.612    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X38Y83         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.433    -0.179 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/Q
                         net (fo=5, routed)           1.107     0.928    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[1]
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.105     1.033 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_62/O
                         net (fo=1, routed)           0.000     1.033    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_62_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.473 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.473    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_37_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.571 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.571    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.669 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.669    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     1.801 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.859     2.660    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X41Y85         LUT5 (Prop_lut5_I2_O)        0.275     2.935 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3__0/O
                         net (fo=2, routed)           0.463     3.397    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3__0_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.105     3.502 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         1.135     4.638    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[26]_207
    SLICE_X54Y100        LUT6 (Prop_lut6_I4_O)        0.105     4.743 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=31, routed)          0.848     5.591    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_10_0[0]
    SLICE_X52Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.696 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_101/O
                         net (fo=1, routed)           0.286     5.982    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_70_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.462 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.001     6.463    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.561 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.561    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.659 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.659    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.757    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.937 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31/O[0]
                         net (fo=29, routed)          0.894     7.830    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31_n_7
    SLICE_X52Y108        LUT3 (Prop_lut3_I0_O)        0.249     8.079 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_35/O
                         net (fo=1, routed)           0.000     8.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_45_0[1]
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_18_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.623 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.623    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_11_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_10/CO[3]
                         net (fo=32, routed)          0.988     9.712    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[26]
    SLICE_X48Y104        LUT4 (Prop_lut4_I0_O)        0.105     9.817 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_88/O
                         net (fo=1, routed)           0.000     9.817    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_88_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.274 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.274    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_71_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.372 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.372    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_60_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.470 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.470    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_49_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.568 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.568    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_39_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.666 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_24_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.764    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_17_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.862 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.862    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_16_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    11.078 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_13/CO[0]
                         net (fo=32, routed)          1.011    12.089    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[25]
    SLICE_X49Y100        LUT5 (Prop_lut5_I0_O)        0.309    12.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_84/O
                         net (fo=1, routed)           0.000    12.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_84_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.855 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_70/CO[3]
                         net (fo=1, routed)           0.000    12.855    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_70_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.953 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.953    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_59_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.051 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.051    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_48_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.149 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.149    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_38_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.247 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.247    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_23_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.345 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.345    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_15_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.443 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.443    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_12_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.659 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_6/CO[0]
                         net (fo=33, routed)          1.050    14.709    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[24]
    SLICE_X48Y96         LUT5 (Prop_lut5_I0_O)        0.309    15.018 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[24]_i_43/O
                         net (fo=1, routed)           0.000    15.018    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[24]_i_43_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.475 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.475    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_35_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.573 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.573    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_30_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_25_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.001    15.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_20_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_15_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_10_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_8_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    16.280 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_3/CO[0]
                         net (fo=33, routed)          0.853    17.133    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[23]
    SLICE_X50Y100        LUT5 (Prop_lut5_I0_O)        0.309    17.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[23]_i_38/O
                         net (fo=1, routed)           0.000    17.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[23]_i_38_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    17.886 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.886    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_30_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.986 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.986    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_25_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.086 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.086    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_20_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.186 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.186    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_15_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.286    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_10_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.386 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.386    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_5_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.486 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.486    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_3_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    18.693 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_2/CO[0]
                         net (fo=33, routed)          0.744    19.437    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[22]
    SLICE_X51Y99         LUT5 (Prop_lut5_I0_O)        0.297    19.734 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[22]_i_38/O
                         net (fo=1, routed)           0.000    19.734    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[22]_i_38_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.191 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.001    20.191    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_30_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.289 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.289    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_25_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.387 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.387    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_20_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.485 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.485    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_15_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_10_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.681 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.681    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_5_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_3_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    20.995 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_2/CO[0]
                         net (fo=33, routed)          1.069    22.064    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[21]
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.309    22.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[21]_i_38/O
                         net (fo=1, routed)           0.000    22.373    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[21]_i_38_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.830 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.830    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_30_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.928 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.928    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_25_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.026 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.026    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_20_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.124 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.124    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_15_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.222 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.222    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_10_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.320 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.320    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_5_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.418 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.418    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_3_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    23.634 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_2/CO[0]
                         net (fo=33, routed)          0.916    24.551    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[20]
    SLICE_X40Y100        LUT5 (Prop_lut5_I0_O)        0.309    24.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[20]_i_43/O
                         net (fo=1, routed)           0.000    24.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[20]_i_43_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.317 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.317    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_35_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.415 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.415    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_30_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.513 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.513    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_25_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.611 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.611    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_20_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.709 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.709    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_15_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.807 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.807    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_10_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.905 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.905    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_8_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    26.121 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_3/CO[0]
                         net (fo=33, routed)          1.069    27.190    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[19]
    SLICE_X36Y100        LUT5 (Prop_lut5_I0_O)        0.309    27.499 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[19]_i_38/O
                         net (fo=1, routed)           0.000    27.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[19]_i_38_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.956 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.956    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_30_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.054 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.054    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_25_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_20_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.250 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.250    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_15_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.348 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.348    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_10_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.446 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.446    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_5_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    28.760 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_2/CO[0]
                         net (fo=33, routed)          0.734    29.494    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[18]
    SLICE_X37Y99         LUT5 (Prop_lut5_I0_O)        0.309    29.803 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[18]_i_38/O
                         net (fo=1, routed)           0.000    29.803    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[18]_i_38_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.260 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.001    30.261    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_30_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.359 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.359    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_25_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.457 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.457    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_20_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.555 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.555    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_15_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.653 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.653    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_10_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.751 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.751    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_5_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.849 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.849    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_3_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    31.065 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_2/CO[0]
                         net (fo=33, routed)          1.023    32.087    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[17]
    SLICE_X33Y97         LUT5 (Prop_lut5_I0_O)        0.309    32.396 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[17]_i_38/O
                         net (fo=1, routed)           0.000    32.396    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[17]_i_38_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.853 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.853    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_30_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.951 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.951    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_25_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.001    33.050    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_20_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.148 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.148    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_15_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.246 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.246    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_10_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_5_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_3_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    33.658 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_2/CO[0]
                         net (fo=33, routed)          0.843    34.501    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[16]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.309    34.810 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[16]_i_44/O
                         net (fo=1, routed)           0.000    34.810    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[16]_i_44_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.267 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.267    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_36_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.365 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.365    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_31_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.463 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.463    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_26_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.561 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.001    35.562    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_21_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.660 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.660    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_15_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.758 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.758    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_10_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.856 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.856    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_8_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    36.072 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_3/CO[0]
                         net (fo=33, routed)          0.730    36.802    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[15]
    SLICE_X28Y95         LUT5 (Prop_lut5_I0_O)        0.309    37.111 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_69/O
                         net (fo=1, routed)           0.000    37.111    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_69_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.568 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.568    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_53_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.666 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_43_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.764    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_33_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.862 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.862    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_23_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.960 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.001    37.961    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_13_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.059 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.059    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.157 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.157    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    38.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[0]
                         net (fo=32, routed)          0.973    39.345    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[14]
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.309    39.654 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_65/O
                         net (fo=1, routed)           0.000    39.654    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_65_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    40.098 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    40.098    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_52_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.198 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    40.198    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_42_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.298 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    40.298    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_32_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_22_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.001    40.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_12_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.599 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.599    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_6_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.699 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.699    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    40.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_2/CO[0]
                         net (fo=33, routed)          0.741    41.647    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[13]
    SLICE_X35Y94         LUT5 (Prop_lut5_I0_O)        0.297    41.944 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_73/O
                         net (fo=1, routed)           0.000    41.944    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_73_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.401 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.401    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_57_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.499 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    42.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_47_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.597 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.597    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_37_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.695 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.695    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_27_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.793 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.793    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_17_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.891 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.001    42.892    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_11_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.990 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.990    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    43.206 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[0]
                         net (fo=32, routed)          0.871    44.077    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c10_in[12]
    SLICE_X36Y91         LUT5 (Prop_lut5_I3_O)        0.309    44.386 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[12]_i_67/O
                         net (fo=1, routed)           0.000    44.386    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_67[1]
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    44.718 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.718    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_56_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.816 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    44.816    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_46_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.914 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    44.914    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_36_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.012 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    45.012    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_26_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.110 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.110    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_16_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.208 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.208    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_10_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.306 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.306    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    45.522 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_2/CO[0]
                         net (fo=33, routed)          0.709    46.232    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[11]
    SLICE_X41Y91         LUT5 (Prop_lut5_I0_O)        0.309    46.541 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_68/O
                         net (fo=1, routed)           0.000    46.541    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_68_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.998 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.998    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_52_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.096 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.096    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_42_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.194 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.194    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_32_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.292 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_22_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.390 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.390    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_12_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.488 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.488    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_6_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.586 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.586    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    47.802 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[0]
                         net (fo=32, routed)          0.757    48.559    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[10]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.309    48.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_64/O
                         net (fo=1, routed)           0.000    48.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_64_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    49.312 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.312    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_51_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.612 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.612    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_21_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.712 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.712    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_11_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.812 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.812    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_5_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    50.119 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[0]
                         net (fo=33, routed)          0.798    50.917    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[9]
    SLICE_X40Y91         LUT5 (Prop_lut5_I0_O)        0.297    51.214 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_73/O
                         net (fo=1, routed)           0.000    51.214    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_73_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    51.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    51.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_57_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.769    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_47_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_37_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.965    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_27_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.063 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.063    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_17_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.161 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.161    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_11_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.259 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.259    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    52.475 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[0]
                         net (fo=32, routed)          0.879    53.354    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[8]
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.309    53.663 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_69/O
                         net (fo=1, routed)           0.000    53.663    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_69_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    54.107 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    54.107    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_56_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.207 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    54.207    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_46_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.307 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    54.307    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_36_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.407 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.407    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_26_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.507 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.507    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.607 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.607    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.707 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.707    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    54.914 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[0]
                         net (fo=33, routed)          0.894    55.808    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[7]
    SLICE_X46Y92         LUT5 (Prop_lut5_I0_O)        0.297    56.105 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_68/O
                         net (fo=1, routed)           0.000    56.105    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_68_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    56.549 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.549    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_52_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_42_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.749 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.749    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_32_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.849 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.849    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_22_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.949 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.949    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_12_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    57.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    57.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    57.149 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.149    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[0]
                         net (fo=32, routed)          0.850    58.206    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[6]
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.297    58.503 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_64/O
                         net (fo=1, routed)           0.000    58.503    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_64_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.960 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.960    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_51_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.058 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.058    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_41_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.156 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.156    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_31_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.254 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.254    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_21_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.352 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.352    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_11_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.450 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.450    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.548 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.548    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_3_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    59.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_2/CO[0]
                         net (fo=33, routed)          0.727    60.491    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[5]
    SLICE_X45Y91         LUT5 (Prop_lut5_I0_O)        0.309    60.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_74/O
                         net (fo=1, routed)           0.000    60.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_74_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    61.257 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.257    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_58_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.355 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.355    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_48_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.453 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.453    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_38_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.551 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    61.551    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_28_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    61.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_18_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.747 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.747    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_12_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.845 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.845    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    62.061 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[0]
                         net (fo=32, routed)          1.086    63.146    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[4]
    SLICE_X49Y91         LUT5 (Prop_lut5_I0_O)        0.309    63.455 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_70/O
                         net (fo=1, routed)           0.000    63.455    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_70_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    63.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_57_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.010 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.010    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_47_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.108 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.108    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_37_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.206 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.206    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_27_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.304 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.304    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_17_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.402 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    64.402    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_11_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.500 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.500    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    64.716 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_2/CO[0]
                         net (fo=33, routed)          0.875    65.592    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[3]
    SLICE_X53Y91         LUT5 (Prop_lut5_I0_O)        0.309    65.901 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_68/O
                         net (fo=1, routed)           0.000    65.901    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_68_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    66.358 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    66.358    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_52_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    66.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_42_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.554 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    66.554    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.652 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.652    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_22_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.750 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.750    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_12_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.848 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.848    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_6_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.946 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.946    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    67.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[0]
                         net (fo=32, routed)          0.879    68.041    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[2]
    SLICE_X50Y91         LUT5 (Prop_lut5_I0_O)        0.309    68.350 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_64/O
                         net (fo=1, routed)           0.000    68.350    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_64_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    68.794 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.794    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_51_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    68.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_41_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    68.994 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    68.994    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_31_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.094 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.094    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_21_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.194 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.194    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_11_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.294 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.294    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_5_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.394 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.394    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    69.601 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_2/CO[0]
                         net (fo=33, routed)          0.763    70.364    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[1]
    SLICE_X51Y90         LUT5 (Prop_lut5_I0_O)        0.297    70.661 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_100/O
                         net (fo=1, routed)           0.000    70.661    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_100_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    71.118 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    71.118    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_83_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.216 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    71.216    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_69_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.314 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.314    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_54_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    71.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_39_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.510 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    71.510    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_22_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.608 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.608    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_10_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.706 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.706    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    71.922 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[0]
                         net (fo=32, routed)          0.998    72.920    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[0]
    SLICE_X52Y88         LUT3 (Prop_lut3_I0_O)        0.309    73.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_87/O
                         net (fo=1, routed)           0.000    73.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_87_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    73.652 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    73.652    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_68_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.752 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    73.752    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_53_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.852 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.852    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_38_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.952 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.952    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_21_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.052 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.052    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    74.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.252 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_2/CO[3]
                         net (fo=2, routed)           0.955    75.206    PhaseHydrophones/u_SNR_Check/u_Division/c10_in_1[0]
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.105    75.311 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_6/O
                         net (fo=1, routed)           0.499    75.811    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_6_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    76.291 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.291    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.389 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.389    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.487 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.487    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.585 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    76.585    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_2__0_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.683 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.683    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_2_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.781 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.781    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_2_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    77.046 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_5/O[1]
                         net (fo=1, routed)           0.653    77.698    PhaseHydrophones/u_SNR_Check/u_Division/c1[26]
    SLICE_X47Y96         LUT3 (Prop_lut3_I0_O)        0.260    77.958 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_4/O
                         net (fo=29, routed)          0.797    78.755    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_4_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.275    79.030 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_2/O
                         net (fo=17, routed)          0.727    79.757    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_2_n_0
    SLICE_X54Y95         LUT6 (Prop_lut6_I0_O)        0.105    79.862 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[23]_i_1/O
                         net (fo=1, routed)           0.000    79.862    PhaseHydrophones/u_SNR_Check/u_Division/Divide_out1[23]
    SLICE_X54Y95         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.250    98.958    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X54Y95         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]/C
                         clock pessimism              0.401    99.359    
                         clock uncertainty           -0.354    99.005    
    SLICE_X54Y95         FDRE (Setup_fdre_C_D)        0.076    99.081    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]
  -------------------------------------------------------------------
                         required time                         99.081    
                         arrival time                         -79.863    
  -------------------------------------------------------------------
                         slack                                 19.218    

Slack (MET) :             19.245ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        80.401ns  (logic 47.414ns (58.972%)  route 32.987ns (41.028%))
  Logic Levels:           271  (CARRY4=234 LUT1=2 LUT3=3 LUT4=2 LUT5=26 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.042ns = ( 98.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.345    -0.612    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X38Y83         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.433    -0.179 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay5_out1_reg[1]/Q
                         net (fo=5, routed)           1.107     0.928    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7_0[1]
    SLICE_X37Y94         LUT4 (Prop_lut4_I1_O)        0.105     1.033 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_62/O
                         net (fo=1, routed)           0.000     1.033    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_62_n_0
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.473 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.473    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_37_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.571 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.571    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_19_n_0
    SLICE_X37Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.669 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.669    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_9_n_0
    SLICE_X37Y97         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     1.801 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg_i_7/CO[1]
                         net (fo=1, routed)           0.859     2.660    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X41Y85         LUT5 (Prop_lut5_I2_O)        0.275     2.935 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3__0/O
                         net (fo=2, routed)           0.463     3.397    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3__0_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.105     3.502 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Delay3_out1_reg_i_21/O
                         net (fo=139, routed)         1.135     4.638    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[26]_207
    SLICE_X54Y100        LUT6 (Prop_lut6_I4_O)        0.105     4.743 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=31, routed)          0.848     5.591    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_10_0[0]
    SLICE_X52Y99         LUT1 (Prop_lut1_I0_O)        0.105     5.696 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_101/O
                         net (fo=1, routed)           0.286     5.982    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_70_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.462 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92/CO[3]
                         net (fo=1, routed)           0.001     6.463    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_92_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.561 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.561    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_78_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.659 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.659    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_63_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.757 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     6.757    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_48_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.937 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31/O[0]
                         net (fo=29, routed)          0.894     7.830    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[0]_i_31_n_7
    SLICE_X52Y108        LUT3 (Prop_lut3_I0_O)        0.249     8.079 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[26]_i_35/O
                         net (fo=1, routed)           0.000     8.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_45_0[1]
    SLICE_X52Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     8.523 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.523    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_18_n_0
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.623 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.623    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_11_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.723 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[26]_i_10/CO[3]
                         net (fo=32, routed)          0.988     9.712    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[26]
    SLICE_X48Y104        LUT4 (Prop_lut4_I0_O)        0.105     9.817 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_88/O
                         net (fo=1, routed)           0.000     9.817    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_88_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.274 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.274    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_71_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.372 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.372    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_60_n_0
    SLICE_X48Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.470 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    10.470    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_49_n_0
    SLICE_X48Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.568 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.568    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_39_n_0
    SLICE_X48Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.666 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_24_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.764    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_17_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.862 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.862    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_16_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    11.078 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_13/CO[0]
                         net (fo=32, routed)          1.011    12.089    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[25]
    SLICE_X49Y100        LUT5 (Prop_lut5_I0_O)        0.309    12.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_84/O
                         net (fo=1, routed)           0.000    12.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_84_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.855 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_70/CO[3]
                         net (fo=1, routed)           0.000    12.855    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_70_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.953 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_59/CO[3]
                         net (fo=1, routed)           0.000    12.953    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_59_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.051 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.051    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_48_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.149 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    13.149    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_38_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.247 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    13.247    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_23_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.345 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.345    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_15_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.443 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.443    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_12_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    13.659 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_6/CO[0]
                         net (fo=33, routed)          1.050    14.709    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[24]
    SLICE_X48Y96         LUT5 (Prop_lut5_I0_O)        0.309    15.018 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[24]_i_43/O
                         net (fo=1, routed)           0.000    15.018    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[24]_i_43_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.475 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.475    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_35_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.573 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.573    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_30_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_25_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.001    15.770    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_20_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_15_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.966 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.966    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_10_n_0
    SLICE_X48Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.064 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.064    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_8_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    16.280 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_3/CO[0]
                         net (fo=33, routed)          0.853    17.133    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[23]
    SLICE_X50Y100        LUT5 (Prop_lut5_I0_O)        0.309    17.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[23]_i_38/O
                         net (fo=1, routed)           0.000    17.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[23]_i_38_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    17.886 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.886    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_30_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    17.986 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.986    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_25_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.086 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.086    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_20_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.186 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.186    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_15_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.286 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.286    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_10_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.386 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.386    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_5_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.486 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.486    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_3_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    18.693 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[23]_i_2/CO[0]
                         net (fo=33, routed)          0.744    19.437    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[22]
    SLICE_X51Y99         LUT5 (Prop_lut5_I0_O)        0.297    19.734 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[22]_i_38/O
                         net (fo=1, routed)           0.000    19.734    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[22]_i_38_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.191 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.001    20.191    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_30_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.289 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.289    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_25_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.387 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.387    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_20_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.485 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.485    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_15_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.583 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.583    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_10_n_0
    SLICE_X51Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.681 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.681    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_5_n_0
    SLICE_X51Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.779 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.779    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_3_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    20.995 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[22]_i_2/CO[0]
                         net (fo=33, routed)          1.069    22.064    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[21]
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.309    22.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[21]_i_38/O
                         net (fo=1, routed)           0.000    22.373    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[21]_i_38_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.830 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.830    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_30_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.928 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.928    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_25_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.026 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.026    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_20_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.124 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.124    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_15_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.222 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.222    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_10_n_0
    SLICE_X39Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.320 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.320    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_5_n_0
    SLICE_X39Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.418 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.418    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_3_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    23.634 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[21]_i_2/CO[0]
                         net (fo=33, routed)          0.916    24.551    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[20]
    SLICE_X40Y100        LUT5 (Prop_lut5_I0_O)        0.309    24.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[20]_i_43/O
                         net (fo=1, routed)           0.000    24.860    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[20]_i_43_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.317 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.317    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_35_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.415 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.415    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_30_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.513 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.513    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_25_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.611 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.611    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_20_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.709 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.709    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_15_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.807 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.807    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_10_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.905 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_8/CO[3]
                         net (fo=1, routed)           0.000    25.905    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_8_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    26.121 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_3/CO[0]
                         net (fo=33, routed)          1.069    27.190    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[19]
    SLICE_X36Y100        LUT5 (Prop_lut5_I0_O)        0.309    27.499 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[19]_i_38/O
                         net (fo=1, routed)           0.000    27.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[19]_i_38_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.956 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.956    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_30_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.054 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.054    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_25_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_20_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.250 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.250    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_15_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.348 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.348    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_10_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.446 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.446    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_5_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_3_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    28.760 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]_i_2/CO[0]
                         net (fo=33, routed)          0.734    29.494    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[18]
    SLICE_X37Y99         LUT5 (Prop_lut5_I0_O)        0.309    29.803 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[18]_i_38/O
                         net (fo=1, routed)           0.000    29.803    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[18]_i_38_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.260 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.001    30.261    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_30_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.359 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.359    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_25_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.457 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.457    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_20_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.555 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.555    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_15_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.653 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.653    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_10_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.751 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.751    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_5_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.849 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.849    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_3_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    31.065 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[18]_i_2/CO[0]
                         net (fo=33, routed)          1.023    32.087    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[17]
    SLICE_X33Y97         LUT5 (Prop_lut5_I0_O)        0.309    32.396 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[17]_i_38/O
                         net (fo=1, routed)           0.000    32.396    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[17]_i_38_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.853 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.853    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_30_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.951 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.951    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_25_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.001    33.050    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_20_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.148 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.148    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_15_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.246 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.246    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_10_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_5_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    33.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_3_n_0
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    33.658 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[17]_i_2/CO[0]
                         net (fo=33, routed)          0.843    34.501    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[16]
    SLICE_X29Y96         LUT5 (Prop_lut5_I0_O)        0.309    34.810 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[16]_i_44/O
                         net (fo=1, routed)           0.000    34.810    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[16]_i_44_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.267 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.267    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_36_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.365 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.365    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_31_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.463 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.463    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_26_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.561 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.001    35.562    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_21_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.660 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.660    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_15_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.758 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.758    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_10_n_0
    SLICE_X29Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    35.856 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.856    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_8_n_0
    SLICE_X29Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    36.072 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_3/CO[0]
                         net (fo=33, routed)          0.730    36.802    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[15]
    SLICE_X28Y95         LUT5 (Prop_lut5_I0_O)        0.309    37.111 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_69/O
                         net (fo=1, routed)           0.000    37.111    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_69_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    37.568 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_53/CO[3]
                         net (fo=1, routed)           0.000    37.568    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_53_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.666 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.666    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_43_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.764    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_33_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.862 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.862    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_23_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    37.960 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.001    37.961    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_13_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.059 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    38.059    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_7_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.157 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    38.157    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    38.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_7/CO[0]
                         net (fo=32, routed)          0.973    39.345    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[14]
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.309    39.654 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_65/O
                         net (fo=1, routed)           0.000    39.654    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[14]_i_65_n_0
    SLICE_X34Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    40.098 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    40.098    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_52_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.198 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    40.198    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_42_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.298 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    40.298    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_32_n_0
    SLICE_X34Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.398 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.398    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_22_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.498 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.001    40.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_12_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.599 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.599    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_6_n_0
    SLICE_X34Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    40.699 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    40.699    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_4_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    40.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_2/CO[0]
                         net (fo=33, routed)          0.741    41.647    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[13]
    SLICE_X35Y94         LUT5 (Prop_lut5_I0_O)        0.297    41.944 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_73/O
                         net (fo=1, routed)           0.000    41.944    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[12]_i_73_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    42.401 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.401    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_57_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.499 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    42.499    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_47_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.597 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    42.597    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_37_n_0
    SLICE_X35Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.695 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.695    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_27_n_0
    SLICE_X35Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.793 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.793    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_17_n_0
    SLICE_X35Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.891 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.001    42.892    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_11_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    42.990 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.990    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    43.206 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[0]
                         net (fo=32, routed)          0.871    44.077    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c10_in[12]
    SLICE_X36Y91         LUT5 (Prop_lut5_I3_O)        0.309    44.386 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[12]_i_67/O
                         net (fo=1, routed)           0.000    44.386    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_67[1]
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    44.718 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.718    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_56_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.816 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_46/CO[3]
                         net (fo=1, routed)           0.000    44.816    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_46_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.914 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    44.914    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_36_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.012 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_26/CO[3]
                         net (fo=1, routed)           0.000    45.012    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_26_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.110 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.110    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_16_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.208 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.208    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_10_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.306 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.306    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    45.522 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_2/CO[0]
                         net (fo=33, routed)          0.709    46.232    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[11]
    SLICE_X41Y91         LUT5 (Prop_lut5_I0_O)        0.309    46.541 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_68/O
                         net (fo=1, routed)           0.000    46.541    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_68_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.998 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_52/CO[3]
                         net (fo=1, routed)           0.000    46.998    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_52_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.096 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.096    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_42_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.194 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.194    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_32_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.292 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.292    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_22_n_0
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.390 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    47.390    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_12_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.488 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    47.488    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_6_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.586 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.586    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_4_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    47.802 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[0]
                         net (fo=32, routed)          0.757    48.559    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[10]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.309    48.868 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_64/O
                         net (fo=1, routed)           0.000    48.868    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_64_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    49.312 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.312    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_51_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.612 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.612    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_21_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.712 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.712    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_11_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.812 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.812    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_5_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    49.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    50.119 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[0]
                         net (fo=33, routed)          0.798    50.917    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[9]
    SLICE_X40Y91         LUT5 (Prop_lut5_I0_O)        0.297    51.214 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_73/O
                         net (fo=1, routed)           0.000    51.214    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_73_n_0
    SLICE_X40Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    51.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    51.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_57_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.769    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_47_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_37_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    51.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.965    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_27_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.063 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    52.063    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_17_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.161 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.161    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_11_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    52.259 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000    52.259    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_4_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    52.475 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[0]
                         net (fo=32, routed)          0.879    53.354    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[8]
    SLICE_X42Y91         LUT5 (Prop_lut5_I0_O)        0.309    53.663 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_69/O
                         net (fo=1, routed)           0.000    53.663    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_69_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    54.107 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    54.107    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_56_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.207 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    54.207    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_46_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.307 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    54.307    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_36_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.407 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    54.407    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_26_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.507 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.507    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.607 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    54.607    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    54.707 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    54.707    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    54.914 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[0]
                         net (fo=33, routed)          0.894    55.808    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[7]
    SLICE_X46Y92         LUT5 (Prop_lut5_I0_O)        0.297    56.105 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_68/O
                         net (fo=1, routed)           0.000    56.105    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_68_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    56.549 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_52/CO[3]
                         net (fo=1, routed)           0.000    56.549    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_52_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    56.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_42_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.749 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    56.749    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_32_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.849 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.849    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_22_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    56.949 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.949    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_12_n_0
    SLICE_X46Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    57.049 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    57.049    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_6_n_0
    SLICE_X46Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    57.149 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    57.149    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_4_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    57.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_3/CO[0]
                         net (fo=32, routed)          0.850    58.206    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[6]
    SLICE_X44Y91         LUT5 (Prop_lut5_I0_O)        0.297    58.503 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_64/O
                         net (fo=1, routed)           0.000    58.503    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_64_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    58.960 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.960    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_51_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.058 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.058    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_41_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.156 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.156    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_31_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.254 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.254    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_21_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.352 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    59.352    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_11_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.450 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.450    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    59.548 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.548    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_3_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    59.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_2/CO[0]
                         net (fo=33, routed)          0.727    60.491    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[5]
    SLICE_X45Y91         LUT5 (Prop_lut5_I0_O)        0.309    60.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_74/O
                         net (fo=1, routed)           0.000    60.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_74_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    61.257 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_58/CO[3]
                         net (fo=1, routed)           0.000    61.257    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_58_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.355 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_48/CO[3]
                         net (fo=1, routed)           0.000    61.355    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_48_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.453 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    61.453    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_38_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.551 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    61.551    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_28_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.649 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    61.649    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_18_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.747 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    61.747    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_12_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.845 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    61.845    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    62.061 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[0]
                         net (fo=32, routed)          1.086    63.146    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[4]
    SLICE_X49Y91         LUT5 (Prop_lut5_I0_O)        0.309    63.455 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_70/O
                         net (fo=1, routed)           0.000    63.455    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_70_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    63.912 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.912    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_57_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.010 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.010    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_47_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.108 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.108    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_37_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.206 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.206    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_27_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.304 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_17/CO[3]
                         net (fo=1, routed)           0.000    64.304    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_17_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.402 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    64.402    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_11_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    64.500 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    64.500    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    64.716 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_2/CO[0]
                         net (fo=33, routed)          0.875    65.592    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[3]
    SLICE_X53Y91         LUT5 (Prop_lut5_I0_O)        0.309    65.901 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_68/O
                         net (fo=1, routed)           0.000    65.901    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_68_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    66.358 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000    66.358    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_52_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    66.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_42_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.554 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    66.554    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_32_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.652 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.652    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_22_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.750 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.750    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_12_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.848 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.848    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_6_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    66.946 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    66.946    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    67.162 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[0]
                         net (fo=32, routed)          0.879    68.041    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[2]
    SLICE_X50Y91         LUT5 (Prop_lut5_I0_O)        0.309    68.350 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_64/O
                         net (fo=1, routed)           0.000    68.350    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_64_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    68.794 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_51/CO[3]
                         net (fo=1, routed)           0.000    68.794    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_51_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    68.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_41_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    68.994 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    68.994    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_31_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.094 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    69.094    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_21_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.194 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.194    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_11_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.294 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.294    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_5_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    69.394 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.394    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_3_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    69.601 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_2/CO[0]
                         net (fo=33, routed)          0.763    70.364    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[1]
    SLICE_X51Y90         LUT5 (Prop_lut5_I0_O)        0.297    70.661 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_100/O
                         net (fo=1, routed)           0.000    70.661    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_100_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    71.118 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    71.118    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_83_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.216 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    71.216    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_69_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.314 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    71.314    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_54_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.412 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    71.412    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_39_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.510 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    71.510    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_22_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.608 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.608    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_10_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    71.706 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    71.706    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    71.922 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[0]
                         net (fo=32, routed)          0.998    72.920    PhaseHydrophones/u_SNR_Check/u_Division/c10_in[0]
    SLICE_X52Y88         LUT3 (Prop_lut3_I0_O)        0.309    73.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_87/O
                         net (fo=1, routed)           0.000    73.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_87_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    73.652 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000    73.652    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_68_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.752 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    73.752    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_53_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.852 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.852    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_38_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    73.952 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    73.952    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_21_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.052 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    74.052    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_9_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.152 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    74.152    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    74.252 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_2/CO[3]
                         net (fo=2, routed)           0.955    75.206    PhaseHydrophones/u_SNR_Check/u_Division/c10_in_1[0]
    SLICE_X43Y91         LUT1 (Prop_lut1_I0_O)        0.105    75.311 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_6/O
                         net (fo=1, routed)           0.499    75.811    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[4]_i_6_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    76.291 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.291    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_3_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.389 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.389    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.487 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    76.487    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3_n_0
    SLICE_X47Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.585 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    76.585    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[16]_i_2__0_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.683 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.683    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[20]_i_2_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    76.781 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.781    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[24]_i_2_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    77.046 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[25]_i_5/O[1]
                         net (fo=1, routed)           0.653    77.698    PhaseHydrophones/u_SNR_Check/u_Division/c1[26]
    SLICE_X47Y96         LUT3 (Prop_lut3_I0_O)        0.260    77.958 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_4/O
                         net (fo=29, routed)          0.797    78.755    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_4_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.275    79.030 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_2/O
                         net (fo=17, routed)          0.654    79.684    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[25]_i_2_n_0
    SLICE_X55Y95         LUT6 (Prop_lut6_I0_O)        0.105    79.789 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[19]_i_1/O
                         net (fo=1, routed)           0.000    79.789    PhaseHydrophones/u_SNR_Check/u_Division/Divide_out1[19]
    SLICE_X55Y95         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.250    98.958    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X55Y95         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]/C
                         clock pessimism              0.401    99.359    
                         clock uncertainty           -0.354    99.005    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.030    99.035    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[19]
  -------------------------------------------------------------------
                         required time                         99.035    
                         arrival time                         -79.790    
  -------------------------------------------------------------------
                         slack                                 19.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.226ns (57.676%)  route 0.166ns (42.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.564    -0.610    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X43Y49         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.482 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[4]/Q
                         net (fo=1, routed)           0.166    -0.316    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg_n_0_[4]
    SLICE_X43Y50         LUT6 (Prop_lut6_I3_O)        0.098    -0.218 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.218    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg[4]_i_1__1_n_0
    SLICE_X43Y50         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.832    -0.849    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X43Y50         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[4]/C
                         clock pessimism              0.507    -0.342    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.092    -0.250    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin5_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.249ns (60.872%)  route 0.160ns (39.128%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.555    -0.619    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y31         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin5_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin5_reg[11]/Q
                         net (fo=3, routed)           0.160    -0.318    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin5_reg_n_0_[11]
    SLICE_X37Y31         LUT3 (Prop_lut3_I0_O)        0.045    -0.273 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6[11]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.273    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6[11]_i_2__0_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.210 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.210    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xout5[11]
    SLICE_X37Y31         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.823    -0.858    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X37Y31         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6_reg[11]/C
                         clock pessimism              0.502    -0.356    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.105    -0.251    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6_reg[11]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin5_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.249ns (60.872%)  route 0.160ns (39.128%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.554    -0.620    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y30         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin5_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin5_reg[7]/Q
                         net (fo=3, routed)           0.160    -0.319    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin5_reg_n_0_[7]
    SLICE_X37Y30         LUT3 (Prop_lut3_I0_O)        0.045    -0.274 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6[7]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.274    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6[7]_i_2__0_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.211 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6_reg[7]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.211    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xout5[7]
    SLICE_X37Y30         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.822    -0.859    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X37Y30         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6_reg[7]/C
                         clock pessimism              0.502    -0.357    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.105    -0.252    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6_reg[7]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin5_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.249ns (60.511%)  route 0.162ns (39.489%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.557    -0.617    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y33         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin5_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin5_reg[19]/Q
                         net (fo=3, routed)           0.162    -0.314    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin5_reg_n_0_[19]
    SLICE_X37Y33         LUT3 (Prop_lut3_I0_O)        0.045    -0.269 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6[19]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.269    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6[19]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.206 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6_reg[19]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.206    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xout5[19]
    SLICE_X37Y33         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.825    -0.856    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X37Y33         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6_reg[19]/C
                         clock pessimism              0.502    -0.354    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.105    -0.249    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin6_reg[19]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.275ns (64.210%)  route 0.153ns (35.790%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.560    -0.614    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X34Y39         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[6]/Q
                         net (fo=2, routed)           0.153    -0.297    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg_n_0_[6]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.045    -0.252 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11[7]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.252    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11[7]_i_3__0_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.186 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[7]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.186    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yout10[6]
    SLICE_X37Y38         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.830    -0.851    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X37Y38         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[6]/C
                         clock pessimism              0.502    -0.349    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.105    -0.244    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[6]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.275ns (64.210%)  route 0.153ns (35.790%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.561    -0.613    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X34Y40         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[10]/Q
                         net (fo=3, routed)           0.153    -0.296    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg_n_0_[10]
    SLICE_X37Y39         LUT3 (Prop_lut3_I0_O)        0.045    -0.251 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11[11]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.251    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11[11]_i_3__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.185 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[11]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.185    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yout10[10]
    SLICE_X37Y39         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.830    -0.851    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X37Y39         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[10]/C
                         clock pessimism              0.502    -0.349    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.105    -0.244    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[10]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.275ns (64.210%)  route 0.153ns (35.790%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.560    -0.614    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X34Y38         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg[2]/Q
                         net (fo=2, routed)           0.153    -0.297    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin10_reg_n_0_[2]
    SLICE_X37Y37         LUT3 (Prop_lut3_I0_O)        0.045    -0.252 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11[3]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.252    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11[3]_i_4__0_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.186 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[3]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.186    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yout10[2]
    SLICE_X37Y37         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.828    -0.853    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X37Y37         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[2]/C
                         clock pessimism              0.502    -0.351    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.105    -0.246    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[2]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin10_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.251ns (58.419%)  route 0.179ns (41.581%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.561    -0.613    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X33Y38         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin10_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin10_reg[15]/Q
                         net (fo=3, routed)           0.179    -0.293    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin10_reg_n_0_[15]
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.045    -0.248 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11[7]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.248    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11[7]_i_4__0_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.183 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[7]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.183    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yout10[5]
    SLICE_X37Y38         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.830    -0.851    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X37Y38         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[5]/C
                         clock pessimism              0.502    -0.349    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.105    -0.244    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[5]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin10_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.251ns (58.419%)  route 0.179ns (41.581%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.561    -0.613    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X33Y39         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin10_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin10_reg[19]/Q
                         net (fo=3, routed)           0.179    -0.293    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin10_reg_n_0_[19]
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.045    -0.248 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11[11]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.248    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11[11]_i_4__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.183 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[11]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.183    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yout10[9]
    SLICE_X37Y39         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.830    -0.851    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X37Y39         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[9]/C
                         clock pessimism              0.502    -0.349    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.105    -0.244    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[9]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin10_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.251ns (58.419%)  route 0.179ns (41.581%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.562    -0.612    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X33Y40         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin10_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin10_reg[23]/Q
                         net (fo=3, routed)           0.179    -0.292    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin10_reg_n_0_[23]
    SLICE_X37Y40         LUT3 (Prop_lut3_I1_O)        0.045    -0.247 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11[15]_i_4__0/O
                         net (fo=1, routed)           0.000    -0.247    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11[15]_i_4__0_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.182 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[15]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.182    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yout10[13]
    SLICE_X37Y40         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.831    -0.850    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X37Y40         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[13]/C
                         clock pessimism              0.502    -0.348    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.105    -0.243    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin11_reg[13]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mb_system_clk_wiz_1_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.272         100.000     96.728     DSP48_X0Y23      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.272         100.000     96.728     DSP48_X0Y11      PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.272         100.000     96.728     DSP48_X0Y19      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.272         100.000     96.728     DSP48_X0Y9       PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.272         100.000     96.728     DSP48_X1Y8       PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.272         100.000     96.728     DSP48_X1Y16      PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfRe_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.272         100.000     96.728     DSP48_X1Y14      PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.272         100.000     96.728     DSP48_X1Y5       PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_ProdOfIm_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.109         100.000     96.891     DSP48_X1Y3       PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.109         100.000     96.891     DSP48_X1Y20      PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/u_MUL3/Complex3Multiply_prodOfSum_pipe1_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X10Y44     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_1_reg[0][24]_srl2___u_FFTs_u_FFT_Hydro_2_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X10Y44     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_1_reg[0][25]_srl2___u_FFTs_u_FFT_Hydro_2_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X50Y27     FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X42Y30     FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X50Y27     FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X34Y57     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/Delay_ValidIn_reg_reg[12]_srl14___u_FFTs_u_FFT_Hydro_2_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X42Y45     PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][0]_srl12___u_FFTs_u_FFT_Hydro_2_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X30Y43     PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/Delay_ValidIn_reg_reg[12]_srl14___u_FFTs_u_FFT_Hydro_2_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X12Y65     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_1_reg[0][0]_srl2___u_FFTs_u_FFT_Hydro_2_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X10Y66     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_1_reg[0][10]_srl2___u_FFTs_u_FFT_Hydro_2_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X50Y27     FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X42Y30     FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X50Y27     FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X50Y33     FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X30Y63     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][0]_srl12___u_FFTs_u_FFT_Hydro_2_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X52Y63     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][1]_srl12___u_FFTs_u_FFT_Hydro_2_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X30Y63     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][2]_srl11___u_FFTs_u_FFT_Hydro_2_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X60Y58     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][0]_srl12___u_FFTs_u_FFT_Hydro_2_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X50Y56     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][1]_srl12___u_FFTs_u_FFT_Hydro_2_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X34Y57     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/Delay_ValidIn_reg_reg[12]_srl14___u_FFTs_u_FFT_Hydro_2_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_11/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_system_clk_wiz_1_1
  To Clock:  clkfbout_mb_system_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_system_clk_wiz_1_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         83.333      81.741     BUFGCTRL_X0Y7    FPGA_system/mb_system_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mb_system_clk_wiz_1_1
  To Clock:  clk_out1_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        7.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 x_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.379ns (16.867%)  route 1.868ns (83.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.058ns = ( 8.942 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.342    -0.615    u_clk_50mhz
    SLICE_X39Y69         FDRE                                         r  x_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.379    -0.236 r  x_reg[26]/Q
                         net (fo=1, routed)           1.868     1.632    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/GPI3[26]
    SLICE_X30Y70         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.234     8.942    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X30Y70         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[26]/C
                         clock pessimism              0.264     9.206    
                         clock uncertainty           -0.384     8.822    
    SLICE_X30Y70         FDRE (Setup_fdre_C_D)       -0.037     8.785    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[26]
  -------------------------------------------------------------------
                         required time                          8.785    
                         arrival time                          -1.632    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.156ns  (required time - arrival time)
  Source:                 y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.348ns (16.503%)  route 1.761ns (83.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.060ns = ( 8.940 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.337    -0.620    u_clk_50mhz
    SLICE_X45Y75         FDRE                                         r  y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE (Prop_fdre_C_Q)         0.348    -0.272 r  y_reg[6]/Q
                         net (fo=1, routed)           1.761     1.489    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/GPI4[6]
    SLICE_X30Y72         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.232     8.940    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X30Y72         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[6]/C
                         clock pessimism              0.264     9.204    
                         clock uncertainty           -0.384     8.820    
    SLICE_X30Y72         FDRE (Setup_fdre_C_D)       -0.175     8.645    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[6]
  -------------------------------------------------------------------
                         required time                          8.645    
                         arrival time                          -1.489    
  -------------------------------------------------------------------
                         slack                                  7.156    

Slack (MET) :             7.171ns  (required time - arrival time)
  Source:                 frequency_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.379ns (16.888%)  route 1.865ns (83.112%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.056ns = ( 8.944 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.351    -0.606    u_clk_50mhz
    SLICE_X49Y66         FDRE                                         r  frequency_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.379    -0.227 r  frequency_reg[6]/Q
                         net (fo=1, routed)           1.865     1.639    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/GPI2[6]
    SLICE_X14Y71         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.236     8.944    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Clk
    SLICE_X14Y71         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[6]/C
                         clock pessimism              0.264     9.208    
                         clock uncertainty           -0.384     8.824    
    SLICE_X14Y71         FDRE (Setup_fdre_C_D)       -0.015     8.809    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[6]
  -------------------------------------------------------------------
                         required time                          8.809    
                         arrival time                          -1.639    
  -------------------------------------------------------------------
                         slack                                  7.171    

Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 x_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.379ns (17.038%)  route 1.845ns (82.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.055ns = ( 8.945 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.345    -0.612    u_clk_50mhz
    SLICE_X43Y67         FDRE                                         r  x_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.379    -0.233 r  x_reg[21]/Q
                         net (fo=1, routed)           1.845     1.613    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/GPI3[21]
    SLICE_X31Y67         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.237     8.945    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X31Y67         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[21]/C
                         clock pessimism              0.264     9.209    
                         clock uncertainty           -0.384     8.825    
    SLICE_X31Y67         FDRE (Setup_fdre_C_D)       -0.032     8.793    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[21]
  -------------------------------------------------------------------
                         required time                          8.793    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.183ns  (required time - arrival time)
  Source:                 x_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.379ns (17.128%)  route 1.834ns (82.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.051ns = ( 8.949 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.343    -0.614    u_clk_50mhz
    SLICE_X45Y79         FDRE                                         r  x_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.379    -0.235 r  x_reg[18]/Q
                         net (fo=1, routed)           1.834     1.599    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/GPI3[18]
    SLICE_X44Y85         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.241     8.949    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X44Y85         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[18]/C
                         clock pessimism              0.264     9.213    
                         clock uncertainty           -0.384     8.829    
    SLICE_X44Y85         FDRE (Setup_fdre_C_D)       -0.047     8.782    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[18]
  -------------------------------------------------------------------
                         required time                          8.782    
                         arrival time                          -1.599    
  -------------------------------------------------------------------
                         slack                                  7.183    

Slack (MET) :             7.187ns  (required time - arrival time)
  Source:                 debug_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.379ns (17.467%)  route 1.791ns (82.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.062ns = ( 8.938 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.344    -0.613    u_clk_50mhz
    SLICE_X33Y82         FDRE                                         r  debug_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.379    -0.234 r  debug_reg[11]/Q
                         net (fo=1, routed)           1.791     1.557    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/GPI1[11]
    SLICE_X32Y73         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.230     8.938    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Clk
    SLICE_X32Y73         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[11]/C
                         clock pessimism              0.264     9.202    
                         clock uncertainty           -0.384     8.818    
    SLICE_X32Y73         FDRE (Setup_fdre_C_D)       -0.074     8.744    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[11]
  -------------------------------------------------------------------
                         required time                          8.744    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                  7.187    

Slack (MET) :             7.196ns  (required time - arrival time)
  Source:                 x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.348ns (16.792%)  route 1.724ns (83.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.058ns = ( 8.942 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.345    -0.612    u_clk_50mhz
    SLICE_X48Y71         FDRE                                         r  x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.348    -0.264 r  x_reg[0]/Q
                         net (fo=1, routed)           1.724     1.461    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/GPI3[0]
    SLICE_X30Y70         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.234     8.942    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X30Y70         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]/C
                         clock pessimism              0.264     9.206    
                         clock uncertainty           -0.384     8.822    
    SLICE_X30Y70         FDRE (Setup_fdre_C_D)       -0.166     8.656    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -1.461    
  -------------------------------------------------------------------
                         slack                                  7.196    

Slack (MET) :             7.202ns  (required time - arrival time)
  Source:                 y_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.379ns (17.063%)  route 1.842ns (82.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.057ns = ( 8.943 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.345    -0.612    u_clk_50mhz
    SLICE_X31Y66         FDRE                                         r  y_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.379    -0.233 r  y_reg[14]/Q
                         net (fo=1, routed)           1.842     1.610    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/GPI4[14]
    SLICE_X30Y69         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.235     8.943    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X30Y69         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[14]/C
                         clock pessimism              0.264     9.207    
                         clock uncertainty           -0.384     8.823    
    SLICE_X30Y69         FDRE (Setup_fdre_C_D)       -0.012     8.811    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[14]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                  7.202    

Slack (MET) :             7.213ns  (required time - arrival time)
  Source:                 y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.348ns (17.051%)  route 1.693ns (82.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.055ns = ( 8.945 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.344    -0.613    u_clk_50mhz
    SLICE_X29Y68         FDRE                                         r  y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.348    -0.265 r  y_reg[0]/Q
                         net (fo=1, routed)           1.693     1.428    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/GPI4[0]
    SLICE_X28Y68         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.237     8.945    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X28Y68         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[0]/C
                         clock pessimism              0.264     9.209    
                         clock uncertainty           -0.384     8.825    
    SLICE_X28Y68         FDRE (Setup_fdre_C_D)       -0.184     8.641    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[0]
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -1.428    
  -------------------------------------------------------------------
                         slack                                  7.213    

Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 debug_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.379ns (17.493%)  route 1.788ns (82.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.059ns = ( 8.941 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.336    -0.621    u_clk_50mhz
    SLICE_X29Y74         FDRE                                         r  debug_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.379    -0.242 r  debug_reg[7]/Q
                         net (fo=1, routed)           1.788     1.546    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/GPI1[7]
    SLICE_X28Y71         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.233     8.941    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Clk
    SLICE_X28Y71         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[7]/C
                         clock pessimism              0.264     9.205    
                         clock uncertainty           -0.384     8.821    
    SLICE_X28Y71         FDRE (Setup_fdre_C_D)       -0.059     8.762    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[7]
  -------------------------------------------------------------------
                         required time                          8.762    
                         arrival time                          -1.546    
  -------------------------------------------------------------------
                         slack                                  7.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 debug_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.519%)  route 0.713ns (83.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.559    -0.615    u_clk_50mhz
    SLICE_X43Y88         FDRE                                         r  debug_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  debug_reg[21]/Q
                         net (fo=1, routed)           0.713     0.239    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/GPI1[21]
    SLICE_X32Y73         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.814    -0.866    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Clk
    SLICE_X32Y73         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[21]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.384     0.072    
    SLICE_X32Y73         FDRE (Hold_fdre_C_D)         0.059     0.131    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.128ns (15.204%)  route 0.714ns (84.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.556    -0.618    u_clk_50mhz
    SLICE_X33Y66         FDRE                                         r  y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  y_reg[10]/Q
                         net (fo=1, routed)           0.714     0.224    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/GPI4[10]
    SLICE_X30Y69         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.819    -0.861    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X30Y69         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[10]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.384     0.077    
    SLICE_X30Y69         FDRE (Hold_fdre_C_D)         0.036     0.113    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 y_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.128ns (14.999%)  route 0.725ns (85.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.552    -0.622    u_clk_50mhz
    SLICE_X44Y72         FDRE                                         r  y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  y_reg[11]/Q
                         net (fo=1, routed)           0.725     0.231    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/GPI4[11]
    SLICE_X30Y69         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.819    -0.861    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X30Y69         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[11]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.384     0.077    
    SLICE_X30Y69         FDRE (Hold_fdre_C_D)         0.035     0.112    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 y_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.128ns (14.995%)  route 0.726ns (85.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.556    -0.618    u_clk_50mhz
    SLICE_X31Y66         FDRE                                         r  y_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  y_reg[15]/Q
                         net (fo=1, routed)           0.726     0.236    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/GPI4[15]
    SLICE_X30Y72         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.816    -0.864    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X30Y72         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[15]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.384     0.074    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.035     0.109    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.128ns (15.222%)  route 0.713ns (84.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.558    -0.616    u_clk_50mhz
    SLICE_X53Y67         FDRE                                         r  x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  x_reg[10]/Q
                         net (fo=1, routed)           0.713     0.225    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/GPI3[10]
    SLICE_X31Y67         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.821    -0.859    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X31Y67         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[10]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.384     0.079    
    SLICE_X31Y67         FDRE (Hold_fdre_C_D)         0.008     0.087    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 frequency_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.128ns (15.322%)  route 0.707ns (84.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.557    -0.617    u_clk_50mhz
    SLICE_X53Y68         FDRE                                         r  frequency_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  frequency_reg[15]/Q
                         net (fo=1, routed)           0.707     0.218    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/GPI2[15]
    SLICE_X32Y74         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.813    -0.867    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Clk
    SLICE_X32Y74         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[15]/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.384     0.071    
    SLICE_X32Y74         FDRE (Hold_fdre_C_D)         0.008     0.079    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 y_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.128ns (14.556%)  route 0.751ns (85.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.547    -0.627    u_clk_50mhz
    SLICE_X35Y74         FDRE                                         r  y_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  y_reg[30]/Q
                         net (fo=1, routed)           0.751     0.252    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/GPI4[30]
    SLICE_X30Y72         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.816    -0.864    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X30Y72         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[30]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.384     0.074    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.033     0.107    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.128ns (14.584%)  route 0.750ns (85.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.549    -0.625    u_clk_50mhz
    SLICE_X45Y75         FDRE                                         r  y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  y_reg[6]/Q
                         net (fo=1, routed)           0.750     0.253    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/GPI4[6]
    SLICE_X30Y72         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.816    -0.864    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X30Y72         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[6]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.384     0.074    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.031     0.105    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 frequency_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.164ns (18.137%)  route 0.740ns (81.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.558    -0.616    u_clk_50mhz
    SLICE_X50Y67         FDRE                                         r  frequency_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  frequency_reg[8]/Q
                         net (fo=1, routed)           0.740     0.288    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/GPI2[8]
    SLICE_X30Y68         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.820    -0.860    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Clk
    SLICE_X30Y68         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[8]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.384     0.078    
    SLICE_X30Y68         FDRE (Hold_fdre_C_D)         0.060     0.138    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 y_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.128ns (14.787%)  route 0.738ns (85.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.550    -0.624    u_clk_50mhz
    SLICE_X47Y76         FDRE                                         r  y_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDRE (Prop_fdre_C_Q)         0.128    -0.496 r  y_reg[24]/Q
                         net (fo=1, routed)           0.738     0.242    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/GPI4[24]
    SLICE_X45Y80         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.822    -0.859    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X45Y80         FDRE                                         r  FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[24]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.384     0.079    
    SLICE_X45Y80         FDRE (Hold_fdre_C_D)         0.012     0.091    FPGA_system/mb_system_i/iomodule_2/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mb_system_clk_wiz_1_1
  To Clock:  clk_out1_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        7.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 data_ready_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.484ns (20.618%)  route 1.863ns (79.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 8.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.336    -0.621    u_clk_10mhz
    SLICE_X31Y76         FDRE                                         r  data_ready_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.379    -0.242 r  data_ready_array_reg[0]/Q
                         net (fo=1, routed)           1.863     1.622    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/GPI3[0]
    SLICE_X32Y92         LUT2 (Prop_lut2_I1_O)        0.105     1.727 r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In[0]_i_1/O
                         net (fo=1, routed)           0.000     1.727    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In[0]_i_1_n_0
    SLICE_X32Y92         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.244     8.952    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X32Y92         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]/C
                         clock pessimism              0.264     9.216    
                         clock uncertainty           -0.474     8.742    
    SLICE_X32Y92         FDRE (Setup_fdre_C_D)        0.030     8.772    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]
  -------------------------------------------------------------------
                         required time                          8.772    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  7.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 data_ready_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.186ns (17.343%)  route 0.886ns (82.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.549    -0.625    u_clk_10mhz
    SLICE_X31Y76         FDRE                                         r  data_ready_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  data_ready_array_reg[0]/Q
                         net (fo=1, routed)           0.886     0.403    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/GPI3[0]
    SLICE_X32Y92         LUT2 (Prop_lut2_I1_O)        0.045     0.448 r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In[0]_i_1/O
                         net (fo=1, routed)           0.000     0.448    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In[0]_i_1_n_0
    SLICE_X32Y92         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.828    -0.852    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X32Y92         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.474     0.177    
    SLICE_X32Y92         FDRE (Hold_fdre_C_D)         0.091     0.268    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.268    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_system_clk_wiz_1_1
  To Clock:  clk_out2_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        3.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns)
  Data Path Delay:        5.431ns  (logic 0.484ns (8.911%)  route 4.947ns (91.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.051ns = ( 18.949 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.609ns = ( 9.391 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    11.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     8.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.348     9.391    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X35Y88         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.379     9.770 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/Q
                         net (fo=7, routed)           1.568    11.338    set_process[0]
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.105    11.443 r  frequency[26]_i_1/O
                         net (fo=116, routed)         3.379    14.823    y
    SLICE_X53Y68         FDRE                                         r  frequency_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.241    18.949    u_clk_50mhz
    SLICE_X53Y68         FDRE                                         r  frequency_reg[12]/C
                         clock pessimism              0.264    19.213    
                         clock uncertainty           -0.384    18.829    
    SLICE_X53Y68         FDRE (Setup_fdre_C_CE)      -0.168    18.661    frequency_reg[12]
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns)
  Data Path Delay:        5.431ns  (logic 0.484ns (8.911%)  route 4.947ns (91.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.051ns = ( 18.949 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.609ns = ( 9.391 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    11.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     8.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.348     9.391    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X35Y88         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.379     9.770 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/Q
                         net (fo=7, routed)           1.568    11.338    set_process[0]
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.105    11.443 r  frequency[26]_i_1/O
                         net (fo=116, routed)         3.379    14.823    y
    SLICE_X53Y68         FDRE                                         r  frequency_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.241    18.949    u_clk_50mhz
    SLICE_X53Y68         FDRE                                         r  frequency_reg[13]/C
                         clock pessimism              0.264    19.213    
                         clock uncertainty           -0.384    18.829    
    SLICE_X53Y68         FDRE (Setup_fdre_C_CE)      -0.168    18.661    frequency_reg[13]
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns)
  Data Path Delay:        5.431ns  (logic 0.484ns (8.911%)  route 4.947ns (91.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.051ns = ( 18.949 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.609ns = ( 9.391 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    11.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     8.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.348     9.391    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X35Y88         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.379     9.770 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/Q
                         net (fo=7, routed)           1.568    11.338    set_process[0]
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.105    11.443 r  frequency[26]_i_1/O
                         net (fo=116, routed)         3.379    14.823    y
    SLICE_X53Y68         FDRE                                         r  frequency_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.241    18.949    u_clk_50mhz
    SLICE_X53Y68         FDRE                                         r  frequency_reg[14]/C
                         clock pessimism              0.264    19.213    
                         clock uncertainty           -0.384    18.829    
    SLICE_X53Y68         FDRE (Setup_fdre_C_CE)      -0.168    18.661    frequency_reg[14]
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns)
  Data Path Delay:        5.431ns  (logic 0.484ns (8.911%)  route 4.947ns (91.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.051ns = ( 18.949 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.609ns = ( 9.391 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    11.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     8.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.348     9.391    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X35Y88         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.379     9.770 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/Q
                         net (fo=7, routed)           1.568    11.338    set_process[0]
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.105    11.443 r  frequency[26]_i_1/O
                         net (fo=116, routed)         3.379    14.823    y
    SLICE_X53Y68         FDRE                                         r  frequency_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.241    18.949    u_clk_50mhz
    SLICE_X53Y68         FDRE                                         r  frequency_reg[15]/C
                         clock pessimism              0.264    19.213    
                         clock uncertainty           -0.384    18.829    
    SLICE_X53Y68         FDRE (Setup_fdre_C_CE)      -0.168    18.661    frequency_reg[15]
  -------------------------------------------------------------------
                         required time                         18.661    
                         arrival time                         -14.823    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.847ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns)
  Data Path Delay:        5.630ns  (logic 0.590ns (10.479%)  route 5.040ns (89.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.045ns = ( 18.955 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.609ns = ( 9.391 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    11.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     8.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.348     9.391    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X35Y88         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.348     9.739 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         5.040    14.780    set_process[1]
    SLICE_X49Y89         LUT2 (Prop_lut2_I0_O)        0.242    15.022 r  debug[25]_i_1/O
                         net (fo=1, routed)           0.000    15.022    debug[25]_i_1_n_0
    SLICE_X49Y89         FDRE                                         r  debug_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.247    18.955    u_clk_50mhz
    SLICE_X49Y89         FDRE                                         r  debug_reg[25]/C
                         clock pessimism              0.264    19.219    
                         clock uncertainty           -0.384    18.835    
    SLICE_X49Y89         FDRE (Setup_fdre_C_D)        0.033    18.868    debug_reg[25]
  -------------------------------------------------------------------
                         required time                         18.868    
                         arrival time                         -15.022    
  -------------------------------------------------------------------
                         slack                                  3.847    

Slack (MET) :             3.850ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns)
  Data Path Delay:        5.626ns  (logic 0.590ns (10.486%)  route 5.036ns (89.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.045ns = ( 18.955 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.609ns = ( 9.391 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    11.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     8.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.348     9.391    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X35Y88         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.348     9.739 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         5.036    14.776    set_process[1]
    SLICE_X49Y89         LUT2 (Prop_lut2_I0_O)        0.242    15.018 r  debug[23]_i_1/O
                         net (fo=1, routed)           0.000    15.018    debug[23]_i_1_n_0
    SLICE_X49Y89         FDRE                                         r  debug_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.247    18.955    u_clk_50mhz
    SLICE_X49Y89         FDRE                                         r  debug_reg[23]/C
                         clock pessimism              0.264    19.219    
                         clock uncertainty           -0.384    18.835    
    SLICE_X49Y89         FDRE (Setup_fdre_C_D)        0.032    18.867    debug_reg[23]
  -------------------------------------------------------------------
                         required time                         18.867    
                         arrival time                         -15.018    
  -------------------------------------------------------------------
                         slack                                  3.850    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns)
  Data Path Delay:        5.420ns  (logic 0.484ns (8.930%)  route 4.936ns (91.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 18.951 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.609ns = ( 9.391 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    11.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     8.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.348     9.391    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X35Y88         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.379     9.770 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/Q
                         net (fo=7, routed)           1.568    11.338    set_process[0]
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.105    11.443 r  frequency[26]_i_1/O
                         net (fo=116, routed)         3.368    14.811    y
    SLICE_X53Y65         FDRE                                         r  frequency_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.243    18.951    u_clk_50mhz
    SLICE_X53Y65         FDRE                                         r  frequency_reg[0]/C
                         clock pessimism              0.264    19.215    
                         clock uncertainty           -0.384    18.831    
    SLICE_X53Y65         FDRE (Setup_fdre_C_CE)      -0.168    18.663    frequency_reg[0]
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -14.811    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns)
  Data Path Delay:        5.420ns  (logic 0.484ns (8.930%)  route 4.936ns (91.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 18.951 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.609ns = ( 9.391 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    11.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     8.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.348     9.391    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X35Y88         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.379     9.770 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/Q
                         net (fo=7, routed)           1.568    11.338    set_process[0]
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.105    11.443 r  frequency[26]_i_1/O
                         net (fo=116, routed)         3.368    14.811    y
    SLICE_X53Y65         FDRE                                         r  frequency_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.243    18.951    u_clk_50mhz
    SLICE_X53Y65         FDRE                                         r  frequency_reg[1]/C
                         clock pessimism              0.264    19.215    
                         clock uncertainty           -0.384    18.831    
    SLICE_X53Y65         FDRE (Setup_fdre_C_CE)      -0.168    18.663    frequency_reg[1]
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -14.811    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns)
  Data Path Delay:        5.420ns  (logic 0.484ns (8.930%)  route 4.936ns (91.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 18.951 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.609ns = ( 9.391 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    11.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     8.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.348     9.391    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X35Y88         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.379     9.770 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/Q
                         net (fo=7, routed)           1.568    11.338    set_process[0]
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.105    11.443 r  frequency[26]_i_1/O
                         net (fo=116, routed)         3.368    14.811    y
    SLICE_X53Y65         FDRE                                         r  frequency_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.243    18.951    u_clk_50mhz
    SLICE_X53Y65         FDRE                                         r  frequency_reg[2]/C
                         clock pessimism              0.264    19.215    
                         clock uncertainty           -0.384    18.831    
    SLICE_X53Y65         FDRE (Setup_fdre_C_CE)      -0.168    18.663    frequency_reg[2]
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -14.811    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns)
  Data Path Delay:        5.420ns  (logic 0.484ns (8.930%)  route 4.936ns (91.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 18.951 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.609ns = ( 9.391 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    11.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     8.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.348     9.391    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X35Y88         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.379     9.770 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/Q
                         net (fo=7, routed)           1.568    11.338    set_process[0]
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.105    11.443 r  frequency[26]_i_1/O
                         net (fo=116, routed)         3.368    14.811    y
    SLICE_X53Y65         FDRE                                         r  frequency_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.243    18.951    u_clk_50mhz
    SLICE_X53Y65         FDRE                                         r  frequency_reg[3]/C
                         clock pessimism              0.264    19.215    
                         clock uncertainty           -0.384    18.831    
    SLICE_X53Y65         FDRE (Setup_fdre_C_CE)      -0.168    18.663    frequency_reg[3]
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -14.811    
  -------------------------------------------------------------------
                         slack                                  3.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.164ns (17.683%)  route 0.763ns (82.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.556    -0.618    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X34Y84         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[2]/Q
                         net (fo=1, routed)           0.763     0.310    u_gain_entry[2]
    SLICE_X34Y82         FDRE                                         r  g2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.820    -0.860    u_clk_50mhz
    SLICE_X34Y82         FDRE                                         r  g2_reg/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.384     0.078    
    SLICE_X34Y82         FDRE (Hold_fdre_C_D)         0.063     0.141    g2_reg
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.164ns (17.741%)  route 0.760ns (82.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.556    -0.618    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X34Y84         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=1, routed)           0.760     0.306    u_gain_entry[1]
    SLICE_X34Y82         FDRE                                         r  g1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.820    -0.860    u_clk_50mhz
    SLICE_X34Y82         FDRE                                         r  g1_reg/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.384     0.078    
    SLICE_X34Y82         FDRE (Hold_fdre_C_D)         0.052     0.130    g1_reg
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.227ns (22.430%)  route 0.785ns (77.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.558    -0.616    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X35Y88         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.488 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         0.785     0.297    set_process[1]
    SLICE_X33Y82         LUT2 (Prop_lut2_I0_O)        0.099     0.396 r  y[27]_i_1/O
                         net (fo=1, routed)           0.000     0.396    y[27]_i_1_n_0
    SLICE_X33Y82         FDRE                                         r  y_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.821    -0.859    u_clk_50mhz
    SLICE_X33Y82         FDRE                                         r  y_reg[27]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.384     0.079    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.107     0.186    y_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.164ns (16.927%)  route 0.805ns (83.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.556    -0.618    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X34Y84         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[0]/Q
                         net (fo=1, routed)           0.805     0.351    u_gain_entry[0]
    SLICE_X34Y82         FDRE                                         r  g0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.820    -0.860    u_clk_50mhz
    SLICE_X34Y82         FDRE                                         r  g0_reg/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.384     0.078    
    SLICE_X34Y82         FDRE (Hold_fdre_C_D)         0.059     0.137    g0_reg
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.227ns (22.430%)  route 0.785ns (77.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.558    -0.616    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X35Y88         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         0.785     0.297    set_process[1]
    SLICE_X33Y82         LUT3 (Prop_lut3_I1_O)        0.099     0.396 r  debug[11]_i_1/O
                         net (fo=1, routed)           0.000     0.396    debug[11]_i_1_n_0
    SLICE_X33Y82         FDRE                                         r  debug_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.821    -0.859    u_clk_50mhz
    SLICE_X33Y82         FDRE                                         r  debug_reg[11]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.384     0.079    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.092     0.171    debug_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.171    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.226ns (20.966%)  route 0.852ns (79.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.558    -0.616    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X35Y88         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.488 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         0.852     0.364    set_process[1]
    SLICE_X39Y82         LUT2 (Prop_lut2_I0_O)        0.098     0.462 r  debug[16]_i_1/O
                         net (fo=1, routed)           0.000     0.462    debug[16]_i_1_n_0
    SLICE_X39Y82         FDRE                                         r  debug_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.821    -0.859    u_clk_50mhz
    SLICE_X39Y82         FDRE                                         r  debug_reg[16]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.384     0.079    
    SLICE_X39Y82         FDRE (Hold_fdre_C_D)         0.107     0.186    debug_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.227ns (21.040%)  route 0.852ns (78.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.558    -0.616    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X35Y88         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         0.852     0.364    set_process[1]
    SLICE_X39Y82         LUT3 (Prop_lut3_I1_O)        0.099     0.463 r  debug[15]_i_1/O
                         net (fo=1, routed)           0.000     0.463    debug[15]_i_1_n_0
    SLICE_X39Y82         FDRE                                         r  debug_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.821    -0.859    u_clk_50mhz
    SLICE_X39Y82         FDRE                                         r  debug_reg[15]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.384     0.079    
    SLICE_X39Y82         FDRE (Hold_fdre_C_D)         0.091     0.170    debug_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.224ns (19.643%)  route 0.916ns (80.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.558    -0.616    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X35Y88         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.488 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         0.916     0.428    set_process[1]
    SLICE_X35Y80         LUT2 (Prop_lut2_I0_O)        0.096     0.524 r  y[17]_i_1/O
                         net (fo=1, routed)           0.000     0.524    y[17]_i_1_n_0
    SLICE_X35Y80         FDRE                                         r  y_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.818    -0.862    u_clk_50mhz
    SLICE_X35Y80         FDRE                                         r  y_reg[17]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.384     0.076    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.107     0.183    y_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.227ns (19.854%)  route 0.916ns (80.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.558    -0.616    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X35Y88         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         0.916     0.428    set_process[1]
    SLICE_X35Y80         LUT3 (Prop_lut3_I1_O)        0.099     0.527 r  debug[1]_i_1/O
                         net (fo=1, routed)           0.000     0.527    debug[1]_i_1_n_0
    SLICE_X35Y80         FDRE                                         r  debug_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.818    -0.862    u_clk_50mhz
    SLICE_X35Y80         FDRE                                         r  debug_reg[1]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.384     0.076    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.091     0.167    debug_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.227ns (21.732%)  route 0.818ns (78.268%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.558    -0.616    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X35Y88         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.488 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=124, routed)         0.409    -0.079    set_process[1]
    SLICE_X35Y88         LUT2 (Prop_lut2_I0_O)        0.099     0.020 r  frequency[26]_i_1/O
                         net (fo=116, routed)         0.409     0.429    y
    SLICE_X43Y88         FDRE                                         r  debug_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.829    -0.852    u_clk_50mhz
    SLICE_X43Y88         FDRE                                         r  debug_reg[21]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.384     0.086    
    SLICE_X43Y88         FDRE (Hold_fdre_C_CE)       -0.039     0.047    debug_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.382    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mb_system_clk_wiz_1_1
  To Clock:  clk_out2_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       11.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.769ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frequency_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.606ns  (logic 2.862ns (37.627%)  route 4.744ns (62.373%))
  Logic Levels:           3  (DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.056ns = ( 18.944 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.345    -0.612    PhaseHydrophones/u_Calcul_Direction/clk
    SLICE_X46Y81         FDSE                                         r  PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDSE (Prop_fdse_C_Q)         0.398    -0.214 f  PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/Q
                         net (fo=65, routed)          2.949     2.736    PhaseHydrophones/u_SNR_Check/Trigger_delayed_0
    SLICE_X53Y68         LUT2 (Prop_lut2_I1_O)        0.248     2.984 r  PhaseHydrophones/u_SNR_Check/Delay3_out1_reg_i_20/O
                         net (fo=2, routed)           0.485     3.468    PhaseHydrophones/u_Calcul_Direction/DUMMY_MUX_Z
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[19])
                                                      2.111     5.579 r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/P[19]
                         net (fo=2, routed)           1.310     6.890    Frequency[19]
    SLICE_X40Y69         LUT2 (Prop_lut2_I1_O)        0.105     6.995 r  frequency[19]_i_1/O
                         net (fo=1, routed)           0.000     6.995    frequency[19]_i_1_n_0
    SLICE_X40Y69         FDRE                                         r  frequency_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.236    18.944    u_clk_50mhz
    SLICE_X40Y69         FDRE                                         r  frequency_reg[19]/C
                         clock pessimism              0.264    19.208    
                         clock uncertainty           -0.474    18.734    
    SLICE_X40Y69         FDRE (Setup_fdre_C_D)        0.030    18.764    frequency_reg[19]
  -------------------------------------------------------------------
                         required time                         18.764    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                 11.769    

Slack (MET) :             11.905ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frequency_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.475ns  (logic 2.862ns (38.286%)  route 4.613ns (61.714%))
  Logic Levels:           3  (DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.053ns = ( 18.947 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.345    -0.612    PhaseHydrophones/u_Calcul_Direction/clk
    SLICE_X46Y81         FDSE                                         r  PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDSE (Prop_fdse_C_Q)         0.398    -0.214 f  PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/Q
                         net (fo=65, routed)          2.949     2.736    PhaseHydrophones/u_SNR_Check/Trigger_delayed_0
    SLICE_X53Y68         LUT2 (Prop_lut2_I1_O)        0.248     2.984 r  PhaseHydrophones/u_SNR_Check/Delay3_out1_reg_i_20/O
                         net (fo=2, routed)           0.485     3.468    PhaseHydrophones/u_Calcul_Direction/DUMMY_MUX_Z
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[25])
                                                      2.111     5.579 r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/P[25]
                         net (fo=2, routed)           1.179     6.759    Frequency[25]
    SLICE_X45Y67         LUT2 (Prop_lut2_I1_O)        0.105     6.864 r  frequency[25]_i_1/O
                         net (fo=1, routed)           0.000     6.864    frequency[25]_i_1_n_0
    SLICE_X45Y67         FDRE                                         r  frequency_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.239    18.947    u_clk_50mhz
    SLICE_X45Y67         FDRE                                         r  frequency_reg[25]/C
                         clock pessimism              0.264    19.211    
                         clock uncertainty           -0.474    18.737    
    SLICE_X45Y67         FDRE (Setup_fdre_C_D)        0.032    18.769    frequency_reg[25]
  -------------------------------------------------------------------
                         required time                         18.769    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                 11.905    

Slack (MET) :             11.916ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frequency_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.503ns  (logic 2.876ns (38.333%)  route 4.627ns (61.667%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.051ns = ( 18.949 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.345    -0.612    PhaseHydrophones/u_Calcul_Direction/clk
    SLICE_X46Y81         FDSE                                         r  PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDSE (Prop_fdse_C_Q)         0.398    -0.214 f  PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/Q
                         net (fo=65, routed)          2.949     2.736    PhaseHydrophones/u_SNR_Check/Trigger_delayed_0
    SLICE_X53Y68         LUT2 (Prop_lut2_I1_O)        0.248     2.984 r  PhaseHydrophones/u_SNR_Check/Delay3_out1_reg_i_20/O
                         net (fo=2, routed)           0.485     3.468    PhaseHydrophones/u_Calcul_Direction/DUMMY_MUX_Z
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[13])
                                                      2.111     5.579 r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/P[13]
                         net (fo=2, routed)           1.193     6.772    Frequency[13]
    SLICE_X53Y68         LUT3 (Prop_lut3_I0_O)        0.119     6.891 r  frequency[13]_i_1/O
                         net (fo=1, routed)           0.000     6.891    frequency[13]_i_1_n_0
    SLICE_X53Y68         FDRE                                         r  frequency_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.241    18.949    u_clk_50mhz
    SLICE_X53Y68         FDRE                                         r  frequency_reg[13]/C
                         clock pessimism              0.264    19.213    
                         clock uncertainty           -0.474    18.739    
    SLICE_X53Y68         FDRE (Setup_fdre_C_D)        0.069    18.808    frequency_reg[13]
  -------------------------------------------------------------------
                         required time                         18.808    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                 11.916    

Slack (MET) :             11.933ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frequency_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 2.862ns (38.425%)  route 4.586ns (61.575%))
  Logic Levels:           3  (DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns = ( 18.950 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.345    -0.612    PhaseHydrophones/u_Calcul_Direction/clk
    SLICE_X46Y81         FDSE                                         r  PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDSE (Prop_fdse_C_Q)         0.398    -0.214 f  PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/Q
                         net (fo=65, routed)          2.949     2.736    PhaseHydrophones/u_SNR_Check/Trigger_delayed_0
    SLICE_X53Y68         LUT2 (Prop_lut2_I1_O)        0.248     2.984 r  PhaseHydrophones/u_SNR_Check/Delay3_out1_reg_i_20/O
                         net (fo=2, routed)           0.485     3.468    PhaseHydrophones/u_Calcul_Direction/DUMMY_MUX_Z
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[18])
                                                      2.111     5.579 r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/P[18]
                         net (fo=2, routed)           1.152     6.732    Frequency[18]
    SLICE_X48Y82         LUT2 (Prop_lut2_I1_O)        0.105     6.837 r  frequency[18]_i_1/O
                         net (fo=1, routed)           0.000     6.837    frequency[18]_i_1_n_0
    SLICE_X48Y82         FDRE                                         r  frequency_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.242    18.950    u_clk_50mhz
    SLICE_X48Y82         FDRE                                         r  frequency_reg[18]/C
                         clock pessimism              0.264    19.214    
                         clock uncertainty           -0.474    18.740    
    SLICE_X48Y82         FDRE (Setup_fdre_C_D)        0.030    18.770    frequency_reg[18]
  -------------------------------------------------------------------
                         required time                         18.770    
                         arrival time                          -6.837    
  -------------------------------------------------------------------
                         slack                                 11.933    

Slack (MET) :             11.990ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frequency_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.386ns  (logic 2.862ns (38.749%)  route 4.524ns (61.251%))
  Logic Levels:           3  (DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.055ns = ( 18.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.345    -0.612    PhaseHydrophones/u_Calcul_Direction/clk
    SLICE_X46Y81         FDSE                                         r  PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDSE (Prop_fdse_C_Q)         0.398    -0.214 f  PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/Q
                         net (fo=65, routed)          2.949     2.736    PhaseHydrophones/u_SNR_Check/Trigger_delayed_0
    SLICE_X53Y68         LUT2 (Prop_lut2_I1_O)        0.248     2.984 r  PhaseHydrophones/u_SNR_Check/Delay3_out1_reg_i_20/O
                         net (fo=2, routed)           0.485     3.468    PhaseHydrophones/u_Calcul_Direction/DUMMY_MUX_Z
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[16])
                                                      2.111     5.579 r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/P[16]
                         net (fo=2, routed)           1.090     6.669    Frequency[16]
    SLICE_X48Y71         LUT2 (Prop_lut2_I1_O)        0.105     6.774 r  frequency[16]_i_1/O
                         net (fo=1, routed)           0.000     6.774    frequency[16]_i_1_n_0
    SLICE_X48Y71         FDRE                                         r  frequency_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.237    18.945    u_clk_50mhz
    SLICE_X48Y71         FDRE                                         r  frequency_reg[16]/C
                         clock pessimism              0.264    19.209    
                         clock uncertainty           -0.474    18.735    
    SLICE_X48Y71         FDRE (Setup_fdre_C_D)        0.030    18.765    frequency_reg[16]
  -------------------------------------------------------------------
                         required time                         18.765    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                 11.990    

Slack (MET) :             11.998ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frequency_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.386ns  (logic 2.862ns (38.747%)  route 4.524ns (61.253%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 18.951 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.345    -0.612    PhaseHydrophones/u_Calcul_Direction/clk
    SLICE_X46Y81         FDSE                                         r  PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDSE (Prop_fdse_C_Q)         0.398    -0.214 f  PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/Q
                         net (fo=65, routed)          2.949     2.736    PhaseHydrophones/u_SNR_Check/Trigger_delayed_0
    SLICE_X53Y68         LUT2 (Prop_lut2_I1_O)        0.248     2.984 r  PhaseHydrophones/u_SNR_Check/Delay3_out1_reg_i_20/O
                         net (fo=2, routed)           0.485     3.468    PhaseHydrophones/u_Calcul_Direction/DUMMY_MUX_Z
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[2])
                                                      2.111     5.579 r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/P[2]
                         net (fo=2, routed)           1.090     6.670    Frequency[2]
    SLICE_X53Y65         LUT3 (Prop_lut3_I0_O)        0.105     6.775 r  frequency[2]_i_1/O
                         net (fo=1, routed)           0.000     6.775    frequency[2]_i_1_n_0
    SLICE_X53Y65         FDRE                                         r  frequency_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.243    18.951    u_clk_50mhz
    SLICE_X53Y65         FDRE                                         r  frequency_reg[2]/C
                         clock pessimism              0.264    19.215    
                         clock uncertainty           -0.474    18.741    
    SLICE_X53Y65         FDRE (Setup_fdre_C_D)        0.032    18.773    frequency_reg[2]
  -------------------------------------------------------------------
                         required time                         18.773    
                         arrival time                          -6.775    
  -------------------------------------------------------------------
                         slack                                 11.998    

Slack (MET) :             12.002ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frequency_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 2.872ns (38.713%)  route 4.547ns (61.287%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 18.951 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.345    -0.612    PhaseHydrophones/u_Calcul_Direction/clk
    SLICE_X46Y81         FDSE                                         r  PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDSE (Prop_fdse_C_Q)         0.398    -0.214 f  PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/Q
                         net (fo=65, routed)          2.949     2.736    PhaseHydrophones/u_SNR_Check/Trigger_delayed_0
    SLICE_X53Y68         LUT2 (Prop_lut2_I1_O)        0.248     2.984 r  PhaseHydrophones/u_SNR_Check/Delay3_out1_reg_i_20/O
                         net (fo=2, routed)           0.485     3.468    PhaseHydrophones/u_Calcul_Direction/DUMMY_MUX_Z
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[5])
                                                      2.111     5.579 r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/P[5]
                         net (fo=2, routed)           1.113     6.692    Frequency[5]
    SLICE_X49Y66         LUT3 (Prop_lut3_I0_O)        0.115     6.807 r  frequency[5]_i_1/O
                         net (fo=1, routed)           0.000     6.807    frequency[5]_i_1_n_0
    SLICE_X49Y66         FDRE                                         r  frequency_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.243    18.951    u_clk_50mhz
    SLICE_X49Y66         FDRE                                         r  frequency_reg[5]/C
                         clock pessimism              0.264    19.215    
                         clock uncertainty           -0.474    18.741    
    SLICE_X49Y66         FDRE (Setup_fdre_C_D)        0.069    18.810    frequency_reg[5]
  -------------------------------------------------------------------
                         required time                         18.810    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                 12.002    

Slack (MET) :             12.023ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frequency_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 2.862ns (38.923%)  route 4.491ns (61.077%))
  Logic Levels:           3  (DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.055ns = ( 18.945 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.345    -0.612    PhaseHydrophones/u_Calcul_Direction/clk
    SLICE_X46Y81         FDSE                                         r  PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDSE (Prop_fdse_C_Q)         0.398    -0.214 f  PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/Q
                         net (fo=65, routed)          2.949     2.736    PhaseHydrophones/u_SNR_Check/Trigger_delayed_0
    SLICE_X53Y68         LUT2 (Prop_lut2_I1_O)        0.248     2.984 r  PhaseHydrophones/u_SNR_Check/Delay3_out1_reg_i_20/O
                         net (fo=2, routed)           0.485     3.468    PhaseHydrophones/u_Calcul_Direction/DUMMY_MUX_Z
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[17])
                                                      2.111     5.579 r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/P[17]
                         net (fo=2, routed)           1.057     6.636    Frequency[17]
    SLICE_X47Y80         LUT2 (Prop_lut2_I1_O)        0.105     6.741 r  frequency[17]_i_1/O
                         net (fo=1, routed)           0.000     6.741    frequency[17]_i_1_n_0
    SLICE_X47Y80         FDRE                                         r  frequency_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.237    18.945    u_clk_50mhz
    SLICE_X47Y80         FDRE                                         r  frequency_reg[17]/C
                         clock pessimism              0.264    19.209    
                         clock uncertainty           -0.474    18.735    
    SLICE_X47Y80         FDRE (Setup_fdre_C_D)        0.030    18.765    frequency_reg[17]
  -------------------------------------------------------------------
                         required time                         18.765    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 12.023    

Slack (MET) :             12.028ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frequency_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.393ns  (logic 2.872ns (38.846%)  route 4.521ns (61.154%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 18.951 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.345    -0.612    PhaseHydrophones/u_Calcul_Direction/clk
    SLICE_X46Y81         FDSE                                         r  PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDSE (Prop_fdse_C_Q)         0.398    -0.214 f  PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/Q
                         net (fo=65, routed)          2.949     2.736    PhaseHydrophones/u_SNR_Check/Trigger_delayed_0
    SLICE_X53Y68         LUT2 (Prop_lut2_I1_O)        0.248     2.984 r  PhaseHydrophones/u_SNR_Check/Delay3_out1_reg_i_20/O
                         net (fo=2, routed)           0.485     3.468    PhaseHydrophones/u_Calcul_Direction/DUMMY_MUX_Z
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[1])
                                                      2.111     5.579 r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/P[1]
                         net (fo=2, routed)           1.087     6.667    Frequency[1]
    SLICE_X53Y65         LUT3 (Prop_lut3_I0_O)        0.115     6.782 r  frequency[1]_i_1/O
                         net (fo=1, routed)           0.000     6.782    frequency[1]_i_1_n_0
    SLICE_X53Y65         FDRE                                         r  frequency_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.243    18.951    u_clk_50mhz
    SLICE_X53Y65         FDRE                                         r  frequency_reg[1]/C
                         clock pessimism              0.264    19.215    
                         clock uncertainty           -0.474    18.741    
    SLICE_X53Y65         FDRE (Setup_fdre_C_D)        0.069    18.810    frequency_reg[1]
  -------------------------------------------------------------------
                         required time                         18.810    
                         arrival time                          -6.782    
  -------------------------------------------------------------------
                         slack                                 12.028    

Slack (MET) :             12.042ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frequency_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 2.862ns (39.004%)  route 4.476ns (60.996%))
  Logic Levels:           3  (DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.053ns = ( 18.947 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.345    -0.612    PhaseHydrophones/u_Calcul_Direction/clk
    SLICE_X46Y81         FDSE                                         r  PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDSE (Prop_fdse_C_Q)         0.398    -0.214 f  PhaseHydrophones/u_Calcul_Direction/Trigger_delayed_reg/Q
                         net (fo=65, routed)          2.949     2.736    PhaseHydrophones/u_SNR_Check/Trigger_delayed_0
    SLICE_X53Y68         LUT2 (Prop_lut2_I1_O)        0.248     2.984 r  PhaseHydrophones/u_SNR_Check/Delay3_out1_reg_i_20/O
                         net (fo=2, routed)           0.485     3.468    PhaseHydrophones/u_Calcul_Direction/DUMMY_MUX_Z
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[23])
                                                      2.111     5.579 r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/P[23]
                         net (fo=2, routed)           1.042     6.621    Frequency[23]
    SLICE_X45Y67         LUT2 (Prop_lut2_I1_O)        0.105     6.726 r  frequency[23]_i_1/O
                         net (fo=1, routed)           0.000     6.726    frequency[23]_i_1_n_0
    SLICE_X45Y67         FDRE                                         r  frequency_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.239    18.947    u_clk_50mhz
    SLICE_X45Y67         FDRE                                         r  frequency_reg[23]/C
                         clock pessimism              0.264    19.211    
                         clock uncertainty           -0.474    18.737    
    SLICE_X45Y67         FDRE (Setup_fdre_C_D)        0.032    18.769    frequency_reg[23]
  -------------------------------------------------------------------
                         required time                         18.769    
                         arrival time                          -6.726    
  -------------------------------------------------------------------
                         slack                                 12.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 PhaseHydrophones/Delay1_out1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debug_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.186ns (19.436%)  route 0.771ns (80.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.592    -0.582    PhaseHydrophones/clk
    SLICE_X58Y93         FDRE                                         r  PhaseHydrophones/Delay1_out1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  PhaseHydrophones/Delay1_out1_reg[23]/Q
                         net (fo=1, routed)           0.771     0.330    Debug[23]
    SLICE_X49Y89         LUT2 (Prop_lut2_I1_O)        0.045     0.375 r  debug[23]_i_1/O
                         net (fo=1, routed)           0.000     0.375    debug[23]_i_1_n_0
    SLICE_X49Y89         FDRE                                         r  debug_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.831    -0.849    u_clk_50mhz
    SLICE_X49Y89         FDRE                                         r  debug_reg[23]/C
                         clock pessimism              0.555    -0.294    
                         clock uncertainty            0.474     0.180    
    SLICE_X49Y89         FDRE (Hold_fdre_C_D)         0.092     0.272    debug_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.272    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 PhaseHydrophones/Delay1_out1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debug_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.209ns (21.194%)  route 0.777ns (78.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.556    -0.618    PhaseHydrophones/clk
    SLICE_X34Y85         FDRE                                         r  PhaseHydrophones/Delay1_out1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  PhaseHydrophones/Delay1_out1_reg[11]/Q
                         net (fo=1, routed)           0.777     0.323    Debug[11]
    SLICE_X33Y82         LUT3 (Prop_lut3_I0_O)        0.045     0.368 r  debug[11]_i_1/O
                         net (fo=1, routed)           0.000     0.368    debug[11]_i_1_n_0
    SLICE_X33Y82         FDRE                                         r  debug_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.821    -0.859    u_clk_50mhz
    SLICE_X33Y82         FDRE                                         r  debug_reg[11]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.474     0.170    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.092     0.262    debug_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.262    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 PhaseHydrophones/Delay1_out1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debug_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.186ns (18.847%)  route 0.801ns (81.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.560    -0.614    PhaseHydrophones/clk
    SLICE_X53Y84         FDRE                                         r  PhaseHydrophones/Delay1_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  PhaseHydrophones/Delay1_out1_reg[15]/Q
                         net (fo=1, routed)           0.801     0.328    Debug[15]
    SLICE_X39Y82         LUT3 (Prop_lut3_I0_O)        0.045     0.373 r  debug[15]_i_1/O
                         net (fo=1, routed)           0.000     0.373    debug[15]_i_1_n_0
    SLICE_X39Y82         FDRE                                         r  debug_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.821    -0.859    u_clk_50mhz
    SLICE_X39Y82         FDRE                                         r  debug_reg[15]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.474     0.170    
    SLICE_X39Y82         FDRE (Hold_fdre_C_D)         0.091     0.261    debug_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.261    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 PhaseHydrophones/Delay1_out1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debug_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.206ns (20.410%)  route 0.803ns (79.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.566    -0.608    PhaseHydrophones/clk
    SLICE_X56Y94         FDRE                                         r  PhaseHydrophones/Delay1_out1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  PhaseHydrophones/Delay1_out1_reg[24]/Q
                         net (fo=1, routed)           0.803     0.359    Debug[24]
    SLICE_X49Y89         LUT2 (Prop_lut2_I1_O)        0.042     0.401 r  debug[24]_i_1/O
                         net (fo=1, routed)           0.000     0.401    debug[24]_i_1_n_0
    SLICE_X49Y89         FDRE                                         r  debug_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.831    -0.849    u_clk_50mhz
    SLICE_X49Y89         FDRE                                         r  debug_reg[24]/C
                         clock pessimism              0.555    -0.294    
                         clock uncertainty            0.474     0.180    
    SLICE_X49Y89         FDRE (Hold_fdre_C_D)         0.107     0.287    debug_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.287    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frequency_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.521ns (55.511%)  route 0.418ns (44.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.638    -0.535    PhaseHydrophones/u_Calcul_Direction/clk
    DSP48_X1Y27          DSP48E1                                      r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.478    -0.057 r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/P[3]
                         net (fo=2, routed)           0.418     0.360    Frequency[3]
    SLICE_X53Y65         LUT3 (Prop_lut3_I0_O)        0.043     0.403 r  frequency[3]_i_1/O
                         net (fo=1, routed)           0.000     0.403    frequency[3]_i_1_n_0
    SLICE_X53Y65         FDRE                                         r  frequency_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.828    -0.852    u_clk_50mhz
    SLICE_X53Y65         FDRE                                         r  frequency_reg[3]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.474     0.177    
    SLICE_X53Y65         FDRE (Hold_fdre_C_D)         0.107     0.284    frequency_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.284    
                         arrival time                           0.403    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frequency_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.523ns (55.888%)  route 0.413ns (44.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.638    -0.535    PhaseHydrophones/u_Calcul_Direction/clk
    DSP48_X1Y27          DSP48E1                                      r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.478    -0.057 r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/P[15]
                         net (fo=2, routed)           0.413     0.356    Frequency[15]
    SLICE_X53Y68         LUT3 (Prop_lut3_I0_O)        0.045     0.401 r  frequency[15]_i_1/O
                         net (fo=1, routed)           0.000     0.401    frequency[15]_i_1_n_0
    SLICE_X53Y68         FDRE                                         r  frequency_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.825    -0.855    u_clk_50mhz
    SLICE_X53Y68         FDRE                                         r  frequency_reg[15]/C
                         clock pessimism              0.555    -0.300    
                         clock uncertainty            0.474     0.174    
    SLICE_X53Y68         FDRE (Hold_fdre_C_D)         0.107     0.281    frequency_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.281    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frequency_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.522ns (55.558%)  route 0.418ns (44.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.638    -0.535    PhaseHydrophones/u_Calcul_Direction/clk
    DSP48_X1Y27          DSP48E1                                      r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.478    -0.057 r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/P[11]
                         net (fo=2, routed)           0.418     0.360    Frequency[11]
    SLICE_X53Y67         LUT3 (Prop_lut3_I0_O)        0.044     0.404 r  frequency[11]_i_1/O
                         net (fo=1, routed)           0.000     0.404    frequency[11]_i_1_n_0
    SLICE_X53Y67         FDRE                                         r  frequency_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.826    -0.854    u_clk_50mhz
    SLICE_X53Y67         FDRE                                         r  frequency_reg[11]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.474     0.175    
    SLICE_X53Y67         FDRE (Hold_fdre_C_D)         0.107     0.282    frequency_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.282    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            frequency_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.523ns (56.506%)  route 0.403ns (43.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.638    -0.535    PhaseHydrophones/u_Calcul_Direction/clk
    DSP48_X1Y27          DSP48E1                                      r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.478    -0.057 r  PhaseHydrophones/u_Calcul_Direction/Delay3_out1_reg/P[10]
                         net (fo=2, routed)           0.403     0.345    Frequency[10]
    SLICE_X53Y67         LUT3 (Prop_lut3_I0_O)        0.045     0.390 r  frequency[10]_i_1/O
                         net (fo=1, routed)           0.000     0.390    frequency[10]_i_1_n_0
    SLICE_X53Y67         FDRE                                         r  frequency_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.826    -0.854    u_clk_50mhz
    SLICE_X53Y67         FDRE                                         r  frequency_reg[10]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.474     0.175    
    SLICE_X53Y67         FDRE (Hold_fdre_C_D)         0.091     0.266    frequency_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.266    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 PhaseHydrophones/Delay1_out1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debug_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.246ns (23.834%)  route 0.786ns (76.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.555    -0.619    PhaseHydrophones/clk
    SLICE_X46Y81         FDRE                                         r  PhaseHydrophones/Delay1_out1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y81         FDRE (Prop_fdre_C_Q)         0.148    -0.471 r  PhaseHydrophones/Delay1_out1_reg[12]/Q
                         net (fo=1, routed)           0.786     0.315    Debug[12]
    SLICE_X46Y77         LUT3 (Prop_lut3_I0_O)        0.098     0.413 r  debug[12]_i_1/O
                         net (fo=1, routed)           0.000     0.413    debug[12]_i_1_n_0
    SLICE_X46Y77         FDRE                                         r  debug_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.818    -0.862    u_clk_50mhz
    SLICE_X46Y77         FDRE                                         r  debug_reg[12]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.474     0.167    
    SLICE_X46Y77         FDRE (Hold_fdre_C_D)         0.120     0.287    debug_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.287    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 PhaseHydrophones/Delay1_out1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debug_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.186ns (18.649%)  route 0.811ns (81.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.592    -0.582    PhaseHydrophones/clk
    SLICE_X58Y93         FDRE                                         r  PhaseHydrophones/Delay1_out1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  PhaseHydrophones/Delay1_out1_reg[20]/Q
                         net (fo=1, routed)           0.811     0.370    Debug[20]
    SLICE_X49Y89         LUT2 (Prop_lut2_I1_O)        0.045     0.415 r  debug[20]_i_1/O
                         net (fo=1, routed)           0.000     0.415    debug[20]_i_1_n_0
    SLICE_X49Y89         FDRE                                         r  debug_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.831    -0.849    u_clk_50mhz
    SLICE_X49Y89         FDRE                                         r  debug_reg[20]/C
                         clock pessimism              0.555    -0.294    
                         clock uncertainty            0.474     0.180    
    SLICE_X49Y89         FDRE (Hold_fdre_C_D)         0.107     0.287    debug_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.287    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_system_clk_wiz_1_1
  To Clock:  clk_out3_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        7.625ns  (logic 1.785ns (23.411%)  route 5.840ns (76.589%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.962ns = ( 99.037 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 89.381 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.338    89.381    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X30Y77         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.433    89.814 r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=2, routed)           0.669    90.483    PhaseHydrophones/u_FFTs/u_Fenetrage/Signal_Threshold[1]
    SLICE_X29Y75         LUT4 (Prop_lut4_I0_O)        0.105    90.588 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_8/O
                         net (fo=1, routed)           0.000    90.588    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_8_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    91.028 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    91.028    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.126 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=9, routed)           1.269    92.395    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X31Y58         LUT5 (Prop_lut5_I2_O)        0.105    92.500 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/FSM_onehot_minResRX2FFTCtrl_state[3]_i_2/O
                         net (fo=78, routed)          2.547    95.047    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_rdyReg_reg
    SLICE_X56Y1          LUT2 (Prop_lut2_I0_O)        0.106    95.153 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_stageReg[2]_i_4/O
                         net (fo=1, routed)           0.223    95.376    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I0_O)        0.283    95.659 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_3/O
                         net (fo=1, routed)           0.346    96.005    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_3_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.105    96.110 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2/O
                         net (fo=3, routed)           0.407    96.517    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg
    SLICE_X59Y1          LUT5 (Prop_lut5_I3_O)        0.110    96.627 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_1/O
                         net (fo=1, routed)           0.379    97.006    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_1_n_0
    SLICE_X59Y1          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.330    99.037    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X59Y1          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]/C
                         clock pessimism              0.264    99.301    
                         clock uncertainty           -0.474    98.827    
    SLICE_X59Y1          FDRE (Setup_fdre_C_D)       -0.202    98.625    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]
  -------------------------------------------------------------------
                         required time                         98.625    
                         arrival time                         -97.006    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        7.335ns  (logic 1.774ns (24.185%)  route 5.561ns (75.815%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 98.963 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 89.381 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.338    89.381    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X30Y77         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.433    89.814 r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=2, routed)           0.669    90.483    PhaseHydrophones/u_FFTs/u_Fenetrage/Signal_Threshold[1]
    SLICE_X29Y75         LUT4 (Prop_lut4_I0_O)        0.105    90.588 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_8/O
                         net (fo=1, routed)           0.000    90.588    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_8_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    91.028 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    91.028    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.126 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=9, routed)           1.269    92.395    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X31Y58         LUT5 (Prop_lut5_I2_O)        0.105    92.500 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/FSM_onehot_minResRX2FFTCtrl_state[3]_i_2/O
                         net (fo=78, routed)          1.620    94.120    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_rdyReg_reg
    SLICE_X31Y12         LUT2 (Prop_lut2_I0_O)        0.110    94.230 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_stageReg[2]_i_4__0/O
                         net (fo=1, routed)           0.630    94.860    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2__0_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I0_O)        0.268    95.128 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_3__0/O
                         net (fo=1, routed)           0.360    95.488    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_3__0_n_0
    SLICE_X29Y19         LUT6 (Prop_lut6_I1_O)        0.105    95.593 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2__0/O
                         net (fo=3, routed)           0.612    96.205    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg
    SLICE_X29Y11         LUT5 (Prop_lut5_I3_O)        0.110    96.315 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_1__0/O
                         net (fo=1, routed)           0.401    96.716    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_1__0_n_0
    SLICE_X29Y11         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.256    98.963    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X29Y11         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]/C
                         clock pessimism              0.264    99.227    
                         clock uncertainty           -0.474    98.753    
    SLICE_X29Y11         FDRE (Setup_fdre_C_D)       -0.202    98.551    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]
  -------------------------------------------------------------------
                         required time                         98.551    
                         arrival time                         -96.716    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        7.371ns  (logic 1.783ns (24.190%)  route 5.588ns (75.810%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.962ns = ( 99.037 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 89.381 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.338    89.381    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X30Y77         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.433    89.814 r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=2, routed)           0.669    90.483    PhaseHydrophones/u_FFTs/u_Fenetrage/Signal_Threshold[1]
    SLICE_X29Y75         LUT4 (Prop_lut4_I0_O)        0.105    90.588 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_8/O
                         net (fo=1, routed)           0.000    90.588    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_8_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    91.028 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    91.028    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.126 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=9, routed)           1.269    92.395    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X31Y58         LUT5 (Prop_lut5_I2_O)        0.105    92.500 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/FSM_onehot_minResRX2FFTCtrl_state[3]_i_2/O
                         net (fo=78, routed)          2.547    95.047    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_rdyReg_reg
    SLICE_X56Y1          LUT2 (Prop_lut2_I0_O)        0.106    95.153 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_stageReg[2]_i_4/O
                         net (fo=1, routed)           0.223    95.376    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I0_O)        0.283    95.659 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_3/O
                         net (fo=1, routed)           0.346    96.005    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_3_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.105    96.110 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2/O
                         net (fo=3, routed)           0.534    96.644    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg
    SLICE_X59Y1          LUT3 (Prop_lut3_I1_O)        0.108    96.752 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[0]_i_1/O
                         net (fo=1, routed)           0.000    96.752    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[0]_i_1_n_0
    SLICE_X59Y1          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.330    99.037    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X59Y1          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]/C
                         clock pessimism              0.264    99.301    
                         clock uncertainty           -0.474    98.827    
    SLICE_X59Y1          FDRE (Setup_fdre_C_D)        0.045    98.872    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]
  -------------------------------------------------------------------
                         required time                         98.872    
                         arrival time                         -96.752    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.135ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb1_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        7.230ns  (logic 1.563ns (21.619%)  route 5.667ns (78.381%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.028ns = ( 98.971 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 89.381 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.338    89.381    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X30Y77         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.433    89.814 r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=2, routed)           0.669    90.483    PhaseHydrophones/u_FFTs/u_Fenetrage/Signal_Threshold[1]
    SLICE_X29Y75         LUT4 (Prop_lut4_I0_O)        0.105    90.588 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_8/O
                         net (fo=1, routed)           0.000    90.588    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_8_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    91.028 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    91.028    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.126 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=9, routed)           1.269    92.395    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X31Y58         LUT5 (Prop_lut5_I2_O)        0.105    92.500 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/FSM_onehot_minResRX2FFTCtrl_state[3]_i_2/O
                         net (fo=78, routed)          2.828    95.328    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Fenetrage_out2
    SLICE_X57Y2          LUT5 (Prop_lut5_I0_O)        0.115    95.443 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb1_Reg_i_2/O
                         net (fo=1, routed)           0.478    95.922    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb1_Reg_i_2_n_0
    SLICE_X56Y3          LUT5 (Prop_lut5_I1_O)        0.267    96.189 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb1_Reg_i_1/O
                         net (fo=1, routed)           0.422    96.611    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb1_Reg_i_1_n_0
    SLICE_X56Y3          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb1_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.264    98.971    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X56Y3          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb1_Reg_reg/C
                         clock pessimism              0.264    99.235    
                         clock uncertainty           -0.474    98.761    
    SLICE_X56Y3          FDRE (Setup_fdre_C_D)       -0.015    98.746    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb1_Reg_reg
  -------------------------------------------------------------------
                         required time                         98.746    
                         arrival time                         -96.611    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        7.241ns  (logic 1.780ns (24.582%)  route 5.461ns (75.418%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.962ns = ( 99.037 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 89.381 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.338    89.381    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X30Y77         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.433    89.814 r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=2, routed)           0.669    90.483    PhaseHydrophones/u_FFTs/u_Fenetrage/Signal_Threshold[1]
    SLICE_X29Y75         LUT4 (Prop_lut4_I0_O)        0.105    90.588 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_8/O
                         net (fo=1, routed)           0.000    90.588    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_8_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    91.028 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    91.028    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.126 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=9, routed)           1.269    92.395    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X31Y58         LUT5 (Prop_lut5_I2_O)        0.105    92.500 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/FSM_onehot_minResRX2FFTCtrl_state[3]_i_2/O
                         net (fo=78, routed)          2.547    95.047    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_rdyReg_reg
    SLICE_X56Y1          LUT2 (Prop_lut2_I0_O)        0.106    95.153 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_stageReg[2]_i_4/O
                         net (fo=1, routed)           0.223    95.376    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2_0
    SLICE_X56Y1          LUT6 (Prop_lut6_I0_O)        0.283    95.659 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_3/O
                         net (fo=1, routed)           0.346    96.005    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_3_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I1_O)        0.105    96.110 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2/O
                         net (fo=3, routed)           0.407    96.517    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg
    SLICE_X59Y1          LUT4 (Prop_lut4_I2_O)        0.105    96.622 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[1]_i_1/O
                         net (fo=1, routed)           0.000    96.622    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[1]_i_1_n_0
    SLICE_X59Y1          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.330    99.037    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X59Y1          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[1]/C
                         clock pessimism              0.264    99.301    
                         clock uncertainty           -0.474    98.827    
    SLICE_X59Y1          FDRE (Setup_fdre_C_D)        0.032    98.859    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[1]
  -------------------------------------------------------------------
                         required time                         98.859    
                         arrival time                         -96.622    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.272ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.934ns  (logic 1.286ns (18.546%)  route 5.648ns (81.454%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 98.965 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 89.381 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.338    89.381    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X30Y77         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.433    89.814 r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=2, routed)           0.669    90.483    PhaseHydrophones/u_FFTs/u_Fenetrage/Signal_Threshold[1]
    SLICE_X29Y75         LUT4 (Prop_lut4_I0_O)        0.105    90.588 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_8/O
                         net (fo=1, routed)           0.000    90.588    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_8_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    91.028 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    91.028    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.126 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=9, routed)           1.269    92.395    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X31Y58         LUT5 (Prop_lut5_I2_O)        0.105    92.500 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/FSM_onehot_minResRX2FFTCtrl_state[3]_i_2/O
                         net (fo=78, routed)          2.764    95.265    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Fenetrage_out2
    SLICE_X52Y1          LUT5 (Prop_lut5_I2_O)        0.105    95.370 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re[24]_i_1/O
                         net (fo=25, routed)          0.945    96.315    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re
    SLICE_X33Y3          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.258    98.965    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X33Y3          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[15]/C
                         clock pessimism              0.264    99.229    
                         clock uncertainty           -0.474    98.755    
    SLICE_X33Y3          FDRE (Setup_fdre_C_CE)      -0.168    98.587    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[15]
  -------------------------------------------------------------------
                         required time                         98.587    
                         arrival time                         -96.315    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.272ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.934ns  (logic 1.286ns (18.546%)  route 5.648ns (81.454%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 98.965 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 89.381 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.338    89.381    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X30Y77         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.433    89.814 r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=2, routed)           0.669    90.483    PhaseHydrophones/u_FFTs/u_Fenetrage/Signal_Threshold[1]
    SLICE_X29Y75         LUT4 (Prop_lut4_I0_O)        0.105    90.588 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_8/O
                         net (fo=1, routed)           0.000    90.588    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_8_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    91.028 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    91.028    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.126 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=9, routed)           1.269    92.395    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X31Y58         LUT5 (Prop_lut5_I2_O)        0.105    92.500 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/FSM_onehot_minResRX2FFTCtrl_state[3]_i_2/O
                         net (fo=78, routed)          2.764    95.265    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Fenetrage_out2
    SLICE_X52Y1          LUT5 (Prop_lut5_I2_O)        0.105    95.370 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re[24]_i_1/O
                         net (fo=25, routed)          0.945    96.315    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re
    SLICE_X33Y3          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.258    98.965    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X33Y3          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[16]/C
                         clock pessimism              0.264    99.229    
                         clock uncertainty           -0.474    98.755    
    SLICE_X33Y3          FDRE (Setup_fdre_C_CE)      -0.168    98.587    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[16]
  -------------------------------------------------------------------
                         required time                         98.587    
                         arrival time                         -96.315    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.272ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.934ns  (logic 1.286ns (18.546%)  route 5.648ns (81.454%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 98.965 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 89.381 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.338    89.381    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X30Y77         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.433    89.814 r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=2, routed)           0.669    90.483    PhaseHydrophones/u_FFTs/u_Fenetrage/Signal_Threshold[1]
    SLICE_X29Y75         LUT4 (Prop_lut4_I0_O)        0.105    90.588 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_8/O
                         net (fo=1, routed)           0.000    90.588    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_8_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    91.028 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    91.028    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.126 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=9, routed)           1.269    92.395    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X31Y58         LUT5 (Prop_lut5_I2_O)        0.105    92.500 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/FSM_onehot_minResRX2FFTCtrl_state[3]_i_2/O
                         net (fo=78, routed)          2.764    95.265    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Fenetrage_out2
    SLICE_X52Y1          LUT5 (Prop_lut5_I2_O)        0.105    95.370 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re[24]_i_1/O
                         net (fo=25, routed)          0.945    96.315    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re
    SLICE_X33Y3          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.258    98.965    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X33Y3          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[19]/C
                         clock pessimism              0.264    99.229    
                         clock uncertainty           -0.474    98.755    
    SLICE_X33Y3          FDRE (Setup_fdre_C_CE)      -0.168    98.587    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[19]
  -------------------------------------------------------------------
                         required time                         98.587    
                         arrival time                         -96.315    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.272ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.934ns  (logic 1.286ns (18.546%)  route 5.648ns (81.454%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 98.965 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 89.381 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.338    89.381    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X30Y77         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.433    89.814 r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=2, routed)           0.669    90.483    PhaseHydrophones/u_FFTs/u_Fenetrage/Signal_Threshold[1]
    SLICE_X29Y75         LUT4 (Prop_lut4_I0_O)        0.105    90.588 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_8/O
                         net (fo=1, routed)           0.000    90.588    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_8_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    91.028 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    91.028    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.126 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=9, routed)           1.269    92.395    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X31Y58         LUT5 (Prop_lut5_I2_O)        0.105    92.500 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/FSM_onehot_minResRX2FFTCtrl_state[3]_i_2/O
                         net (fo=78, routed)          2.764    95.265    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Fenetrage_out2
    SLICE_X52Y1          LUT5 (Prop_lut5_I2_O)        0.105    95.370 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re[24]_i_1/O
                         net (fo=25, routed)          0.945    96.315    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re
    SLICE_X33Y3          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.258    98.965    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X33Y3          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[20]/C
                         clock pessimism              0.264    99.229    
                         clock uncertainty           -0.474    98.755    
    SLICE_X33Y3          FDRE (Setup_fdre_C_CE)      -0.168    98.587    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[20]
  -------------------------------------------------------------------
                         required time                         98.587    
                         arrival time                         -96.315    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.272ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.934ns  (logic 1.286ns (18.546%)  route 5.648ns (81.454%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 98.965 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 89.381 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        1.338    89.381    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X30Y77         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.433    89.814 r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=2, routed)           0.669    90.483    PhaseHydrophones/u_FFTs/u_Fenetrage/Signal_Threshold[1]
    SLICE_X29Y75         LUT4 (Prop_lut4_I0_O)        0.105    90.588 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_8/O
                         net (fo=1, routed)           0.000    90.588    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_i_8_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    91.028 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry/CO[3]
                         net (fo=1, routed)           0.000    91.028    PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.126 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=9, routed)           1.269    92.395    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X31Y58         LUT5 (Prop_lut5_I2_O)        0.105    92.500 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/FSM_onehot_minResRX2FFTCtrl_state[3]_i_2/O
                         net (fo=78, routed)          2.764    95.265    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Fenetrage_out2
    SLICE_X52Y1          LUT5 (Prop_lut5_I2_O)        0.105    95.370 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re[24]_i_1/O
                         net (fo=25, routed)          0.945    96.315    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re
    SLICE_X33Y3          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.258    98.965    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X33Y3          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[21]/C
                         clock pessimism              0.264    99.229    
                         clock uncertainty           -0.474    98.755    
    SLICE_X33Y3          FDRE (Setup_fdre_C_CE)      -0.168    98.587    PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re_reg[21]
  -------------------------------------------------------------------
                         required time                         98.587    
                         arrival time                         -96.315    
  -------------------------------------------------------------------
                         slack                                  2.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I3/TMR_No.gpo_io_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.440ns (43.851%)  route 0.563ns (56.149%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.557    -0.617    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I3/Clk
    SLICE_X36Y86         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I3/TMR_No.gpo_io_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y86         FDRE (Prop_fdre_C_Q)         0.128    -0.489 f  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I3/TMR_No.gpo_io_i_reg[9]/Q
                         net (fo=2, routed)           0.563     0.074    PhaseHydrophones/u_SNR_Check/u_Division/SNR_Threshold[9]
    SLICE_X39Y87         LUT4 (Prop_lut4_I0_O)        0.097     0.171 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.171    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_i_4_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.303 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.303    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.342 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.342    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__1_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     0.386 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2/CO[1]
                         net (fo=1, routed)           0.000     0.386    PhaseHydrophones/u_SNR_Check/u_Division/Relational_Operator_relop1
    SLICE_X39Y89         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.827    -0.853    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X39Y89         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.474     0.176    
    SLICE_X39Y89         FDRE (Hold_fdre_C_D)         0.100     0.276    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg
  -------------------------------------------------------------------
                         required time                         -0.276    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_ready_array_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.186ns (17.660%)  route 0.867ns (82.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.558    -0.616    FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X35Y88         FDRE                                         r  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.475 f  FPGA_system/mb_system_i/iomodule_0/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[0]/Q
                         net (fo=7, routed)           0.867     0.392    set_process[0]
    SLICE_X31Y76         LUT4 (Prop_lut4_I2_O)        0.045     0.437 r  data_ready_array[0]_i_1/O
                         net (fo=1, routed)           0.000     0.437    data_ready_array[0]_i_1_n_0
    SLICE_X31Y76         FDRE                                         r  data_ready_array_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.814    -0.866    u_clk_10mhz
    SLICE_X31Y76         FDRE                                         r  data_ready_array_reg[0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.474     0.163    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.092     0.255    data_ready_array_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.255    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.327ns (28.147%)  route 0.835ns (71.853%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.551    -0.623    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X29Y77         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[14]/Q
                         net (fo=2, routed)           0.266    -0.216    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Signal_Threshold[6]
    SLICE_X29Y76         LUT4 (Prop_lut4_I3_O)        0.049    -0.167 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Logical_Operator_out10_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.167    PhaseHydrophones/u_FFTs/u_Fenetrage/DI[3]
    SLICE_X29Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.075 f  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=9, routed)           0.569     0.494    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X32Y58         LUT6 (Prop_lut6_I3_O)        0.045     0.539 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/FSM_onehot_minResRX2FFTCtrl_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.539    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state_reg[0]_0[0]
    SLICE_X32Y58         FDSE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.828    -0.852    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X32Y58         FDSE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state_reg[0]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.474     0.177    
    SLICE_X32Y58         FDSE (Hold_fdse_C_D)         0.091     0.268    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.268    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/In_last_value_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.327ns (26.917%)  route 0.888ns (73.083%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.551    -0.623    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X29Y77         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[14]/Q
                         net (fo=2, routed)           0.266    -0.216    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Signal_Threshold[6]
    SLICE_X29Y76         LUT4 (Prop_lut4_I3_O)        0.049    -0.167 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Logical_Operator_out10_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.167    PhaseHydrophones/u_FFTs/u_Fenetrage/DI[3]
    SLICE_X29Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.075 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=9, routed)           0.622     0.547    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X33Y58         LUT5 (Prop_lut5_I2_O)        0.045     0.592 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/In_last_value_i_1/O
                         net (fo=1, routed)           0.000     0.592    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/In_last_value_i_1_n_0
    SLICE_X33Y58         FDRE                                         r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/In_last_value_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.828    -0.852    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/clk
    SLICE_X33Y58         FDRE                                         r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/In_last_value_reg/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.474     0.177    
    SLICE_X33Y58         FDRE (Hold_fdre_C_D)         0.104     0.281    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/In_last_value_reg
  -------------------------------------------------------------------
                         required time                         -0.281    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdyReg_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.372ns (28.053%)  route 0.954ns (71.947%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.551    -0.623    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X29Y77         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[14]/Q
                         net (fo=2, routed)           0.266    -0.216    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Signal_Threshold[6]
    SLICE_X29Y76         LUT4 (Prop_lut4_I3_O)        0.049    -0.167 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Logical_Operator_out10_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.167    PhaseHydrophones/u_FFTs/u_Fenetrage/DI[3]
    SLICE_X29Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.075 f  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=9, routed)           0.536     0.461    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X33Y58         LUT6 (Prop_lut6_I3_O)        0.045     0.506 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_rdyReg_i_2/O
                         net (fo=1, routed)           0.152     0.658    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdyReg_reg_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I1_O)        0.045     0.703 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdyReg_i_1/O
                         net (fo=1, routed)           0.000     0.703    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdyReg_i_1_n_0
    SLICE_X33Y58         FDSE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdyReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.828    -0.852    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X33Y58         FDSE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdyReg_reg/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.474     0.177    
    SLICE_X33Y58         FDSE (Hold_fdse_C_D)         0.091     0.268    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdyReg_reg
  -------------------------------------------------------------------
                         required time                         -0.268    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.331ns (24.985%)  route 0.994ns (75.015%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.551    -0.623    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X29Y77         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[14]/Q
                         net (fo=2, routed)           0.266    -0.216    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Signal_Threshold[6]
    SLICE_X29Y76         LUT4 (Prop_lut4_I3_O)        0.049    -0.167 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Logical_Operator_out10_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.167    PhaseHydrophones/u_FFTs/u_Fenetrage/DI[3]
    SLICE_X29Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.075 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=9, routed)           0.612     0.537    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X31Y58         LUT2 (Prop_lut2_I0_O)        0.049     0.586 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_i_1/O
                         net (fo=1, routed)           0.116     0.702    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/Trigger
    SLICE_X31Y58         FDSE                                         r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.828    -0.852    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/clk
    SLICE_X31Y58         FDSE                                         r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.474     0.177    
    SLICE_X31Y58         FDSE (Hold_fdse_C_D)         0.003     0.180    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/Trigger_delayed_reg
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb1_Reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.372ns (26.006%)  route 1.058ns (73.994%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.551    -0.623    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X29Y77         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[14]/Q
                         net (fo=2, routed)           0.266    -0.216    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Signal_Threshold[6]
    SLICE_X29Y76         LUT4 (Prop_lut4_I3_O)        0.049    -0.167 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Logical_Operator_out10_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.167    PhaseHydrophones/u_FFTs/u_Fenetrage/DI[3]
    SLICE_X29Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.075 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=9, routed)           0.544     0.469    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X32Y58         LUT6 (Prop_lut6_I3_O)        0.045     0.514 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_rdEnb1_Reg_i_2__2/O
                         net (fo=1, routed)           0.249     0.763    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb1_Reg_reg_1
    SLICE_X44Y57         LUT6 (Prop_lut6_I3_O)        0.045     0.808 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb1_Reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.808    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb1_Reg_i_1__0_n_0
    SLICE_X44Y57         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb1_Reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.831    -0.850    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X44Y57         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb1_Reg_reg/C
                         clock pessimism              0.555    -0.295    
                         clock uncertainty            0.474     0.179    
    SLICE_X44Y57         FDRE (Hold_fdre_C_D)         0.092     0.271    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb1_Reg_reg
  -------------------------------------------------------------------
                         required time                         -0.271    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_inSampleCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.372ns (25.113%)  route 1.109ns (74.887%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.551    -0.623    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X29Y77         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[14]/Q
                         net (fo=2, routed)           0.266    -0.216    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Signal_Threshold[6]
    SLICE_X29Y76         LUT4 (Prop_lut4_I3_O)        0.049    -0.167 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Logical_Operator_out10_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.167    PhaseHydrophones/u_FFTs/u_Fenetrage/DI[3]
    SLICE_X29Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.075 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=9, routed)           0.612     0.537    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X31Y58         LUT5 (Prop_lut5_I2_O)        0.045     0.582 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/FSM_onehot_minResRX2FFTCtrl_state[3]_i_2/O
                         net (fo=78, routed)          0.231     0.813    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Fenetrage_out2
    SLICE_X34Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.858 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_inSampleCnt[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.858    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_inSampleCnt[0]_i_1__2_n_0
    SLICE_X34Y59         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_inSampleCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.827    -0.853    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X34Y59         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_inSampleCnt_reg[0]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.474     0.176    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.121     0.297    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_inSampleCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.297    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.372ns (25.575%)  route 1.083ns (74.425%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.551    -0.623    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X29Y77         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[14]/Q
                         net (fo=2, routed)           0.266    -0.216    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Signal_Threshold[6]
    SLICE_X29Y76         LUT4 (Prop_lut4_I3_O)        0.049    -0.167 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Logical_Operator_out10_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.167    PhaseHydrophones/u_FFTs/u_Fenetrage/DI[3]
    SLICE_X29Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.075 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=9, routed)           0.612     0.537    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X31Y58         LUT5 (Prop_lut5_I2_O)        0.045     0.582 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/FSM_onehot_minResRX2FFTCtrl_state[3]_i_2/O
                         net (fo=78, routed)          0.205     0.787    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Fenetrage_out2
    SLICE_X32Y56         LUT6 (Prop_lut6_I3_O)        0.045     0.832 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.832    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state[1]_i_1__1_n_0
    SLICE_X32Y56         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.829    -0.851    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X32Y56         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state_reg[1]/C
                         clock pessimism              0.555    -0.296    
                         clock uncertainty            0.474     0.178    
    SLICE_X32Y56         FDRE (Hold_fdre_C_D)         0.092     0.270    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.270    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.372ns (25.819%)  route 1.069ns (74.181%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2578, routed)        0.551    -0.623    FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X29Y77         FDRE                                         r  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  FPGA_system/mb_system_i/iomodule_1/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[14]/Q
                         net (fo=2, routed)           0.266    -0.216    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Signal_Threshold[6]
    SLICE_X29Y76         LUT4 (Prop_lut4_I3_O)        0.049    -0.167 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Logical_Operator_out10_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.167    PhaseHydrophones/u_FFTs/u_Fenetrage/DI[3]
    SLICE_X29Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.075 r  PhaseHydrophones/u_FFTs/u_Fenetrage/Logical_Operator_out10_carry__0/CO[3]
                         net (fo=9, routed)           0.539     0.464    PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X33Y58         LUT6 (Prop_lut6_I3_O)        0.045     0.509 r  PhaseHydrophones/u_FFTs/u_Fenetrage/u_SampleHold/u_Sample_and_Hold/minResRX2FFTCtrl_stageReg[2]_i_3__2/O
                         net (fo=3, routed)           0.151     0.660    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I2_O)        0.045     0.705 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_1__2/O
                         net (fo=1, routed)           0.113     0.818    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_1__2_n_0
    SLICE_X33Y59         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.828    -0.852    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X33Y59         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.474     0.177    
    SLICE_X33Y59         FDRE (Hold_fdre_C_D)         0.070     0.247    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.247    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.571    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mb_system_clk_wiz_1_1
  To Clock:  clk_out3_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       16.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.320ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@80.000ns)
  Data Path Delay:        3.017ns  (logic 1.078ns (35.726%)  route 1.939ns (64.274%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.037ns = ( 98.962 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.555ns = ( 79.444 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     80.000    80.000 r  
    H11                                               0.000    80.000 r  clk_in (IN)
                         net (fo=0)                   0.000    80.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    81.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    82.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    76.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    77.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    78.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         1.401    79.444    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y12         FIFO18E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y12         FIFO18E1 (Prop_fifo18e1_WRCLK_FULL)
                                                      0.868    80.312 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/FULL
                         net (fo=2, routed)           1.228    81.540    FIFO_BUFFERS/u_full_2
    SLICE_X50Y31         LUT6 (Prop_lut6_I3_O)        0.105    81.645 f  FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_2/O
                         net (fo=1, routed)           0.711    82.357    FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_2_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I0_O)        0.105    82.462 r  FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_1/O
                         net (fo=1, routed)           0.000    82.462    FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_1_n_0
    SLICE_X51Y31         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.255    98.962    FIFO_BUFFERS/clk_read
    SLICE_X51Y31         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/C
                         clock pessimism              0.264    99.226    
                         clock uncertainty           -0.474    98.752    
    SLICE_X51Y31         FDRE (Setup_fdre_C_D)        0.030    98.782    FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]
  -------------------------------------------------------------------
                         required time                         98.782    
                         arrival time                         -82.462    
  -------------------------------------------------------------------
                         slack                                 16.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.356ns (31.620%)  route 0.770ns (68.380%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=497, routed)         0.600    -0.573    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y14         FIFO18E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         FIFO18E1 (Prop_fifo18e1_WRCLK_FULL)
                                                      0.266    -0.307 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/FULL
                         net (fo=2, routed)           0.473     0.165    FIFO_BUFFERS/u_full_1
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.210 f  FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_2/O
                         net (fo=1, routed)           0.297     0.508    FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_2_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.553 r  FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_1/O
                         net (fo=1, routed)           0.000     0.553    FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_1_n_0
    SLICE_X51Y31         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.828    -0.853    FIFO_BUFFERS/clk_read
    SLICE_X51Y31         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.474     0.176    
    SLICE_X51Y31         FDRE (Hold_fdre_C_D)         0.091     0.267    FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.267    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                  0.285    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mb_system_clk_wiz_1_1
  To Clock:  clk_out3_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       98.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.442ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.351ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.348ns (41.368%)  route 0.493ns (58.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.041ns = ( 98.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.359    -0.598    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X51Y28         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDPE (Prop_fdpe_C_Q)         0.348    -0.250 f  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.493     0.243    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X50Y28         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.251    98.958    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X50Y28         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.419    99.378    
                         clock uncertainty           -0.354    99.023    
    SLICE_X50Y28         FDPE (Recov_fdpe_C_PRE)     -0.429    98.594    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         98.594    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                 98.351    

Slack (MET) :             98.368ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.398ns (47.696%)  route 0.436ns (52.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 98.956 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.356    -0.601    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X42Y29         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDPE (Prop_fdpe_C_Q)         0.398    -0.203 f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.436     0.233    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X43Y29         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.249    98.956    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X43Y29         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.418    99.375    
                         clock uncertainty           -0.354    99.020    
    SLICE_X43Y29         FDPE (Recov_fdpe_C_PRE)     -0.419    98.601    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         98.601    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                 98.368    

Slack (MET) :             98.407ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.348ns (44.345%)  route 0.437ns (55.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.035ns = ( 98.964 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.365    -0.592    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X48Y33         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDPE (Prop_fdpe_C_Q)         0.348    -0.244 f  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.437     0.193    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X49Y33         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.257    98.964    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X49Y33         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.419    99.384    
                         clock uncertainty           -0.354    99.029    
    SLICE_X49Y33         FDPE (Recov_fdpe_C_PRE)     -0.429    98.600    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         98.600    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                 98.407    

Slack (MET) :             98.413ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.398ns (50.442%)  route 0.391ns (49.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.041ns = ( 98.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.358    -0.599    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X52Y27         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDPE (Prop_fdpe_C_Q)         0.398    -0.201 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.391     0.190    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X51Y27         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       1.251    98.958    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X51Y27         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.418    99.377    
                         clock uncertainty           -0.354    99.022    
    SLICE_X51Y27         FDPE (Recov_fdpe_C_PRE)     -0.419    98.603    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         98.603    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                 98.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.863%)  route 0.178ns (58.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.561    -0.613    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X48Y33         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDPE (Prop_fdpe_C_Q)         0.128    -0.485 f  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.178    -0.307    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X49Y33         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.829    -0.852    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X49Y33         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.252    -0.600    
    SLICE_X49Y33         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.749    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.891%)  route 0.161ns (52.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.556    -0.618    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X52Y27         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDPE (Prop_fdpe_C_Q)         0.148    -0.470 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.161    -0.309    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X51Y27         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.824    -0.857    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X51Y27         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.252    -0.605    
    SLICE_X51Y27         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.753    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.753    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.475%)  route 0.177ns (54.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.554    -0.620    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X42Y29         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDPE (Prop_fdpe_C_Q)         0.148    -0.472 f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.177    -0.295    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X43Y29         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.822    -0.859    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X43Y29         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.252    -0.607    
    SLICE_X43Y29         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.755    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.755    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.831%)  route 0.229ns (64.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.556    -0.618    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X51Y28         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDPE (Prop_fdpe_C_Q)         0.128    -0.490 f  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.229    -0.261    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X50Y28         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=14435, routed)       0.825    -0.856    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X50Y28         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.251    -0.605    
    SLICE_X50Y28         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.730    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.730    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.469    





