ATH_READ_REG,FUNC_0
QCA953X_BOOTSTRAP_REF_CLK_40,VAR_0
QCA953X_PLL_CLK_CTRL_AHBCLK_FROM_DDRPLL,VAR_1
QCA953X_PLL_CLK_CTRL_AHB_PLL_BYPASS,VAR_2
QCA953X_PLL_CLK_CTRL_AHB_POST_DIV_MASK,VAR_3
QCA953X_PLL_CLK_CTRL_AHB_POST_DIV_SHIFT,VAR_4
QCA953X_PLL_CLK_CTRL_CPUCLK_FROM_CPUPLL,VAR_5
QCA953X_PLL_CLK_CTRL_CPU_PLL_BYPASS,VAR_6
QCA953X_PLL_CLK_CTRL_CPU_POST_DIV_MASK,VAR_7
QCA953X_PLL_CLK_CTRL_CPU_POST_DIV_SHIFT,VAR_8
QCA953X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL,VAR_9
QCA953X_PLL_CLK_CTRL_DDR_PLL_BYPASS,VAR_10
QCA953X_PLL_CLK_CTRL_DDR_POST_DIV_MASK,VAR_11
QCA953X_PLL_CLK_CTRL_DDR_POST_DIV_SHIFT,VAR_12
QCA953X_PLL_CLK_CTRL_REG,VAR_13
QCA953X_PLL_CPU_CONFIG_NFRAC_MASK,VAR_14
QCA953X_PLL_CPU_CONFIG_NFRAC_SHIFT,VAR_15
QCA953X_PLL_CPU_CONFIG_NINT_MASK,VAR_16
QCA953X_PLL_CPU_CONFIG_NINT_SHIFT,VAR_17
QCA953X_PLL_CPU_CONFIG_OUTDIV_MASK,VAR_18
QCA953X_PLL_CPU_CONFIG_OUTDIV_SHIFT,VAR_19
QCA953X_PLL_CPU_CONFIG_REFDIV_MASK,VAR_20
QCA953X_PLL_CPU_CONFIG_REFDIV_SHIFT,VAR_21
QCA953X_PLL_CPU_CONFIG_REG,VAR_22
QCA953X_PLL_DDR_CONFIG_NFRAC_MASK,VAR_23
QCA953X_PLL_DDR_CONFIG_NFRAC_SHIFT,VAR_24
QCA953X_PLL_DDR_CONFIG_NINT_MASK,VAR_25
QCA953X_PLL_DDR_CONFIG_NINT_SHIFT,VAR_26
QCA953X_PLL_DDR_CONFIG_OUTDIV_MASK,VAR_27
QCA953X_PLL_DDR_CONFIG_OUTDIV_SHIFT,VAR_28
QCA953X_PLL_DDR_CONFIG_REFDIV_MASK,VAR_29
QCA953X_PLL_DDR_CONFIG_REFDIV_SHIFT,VAR_30
QCA953X_PLL_DDR_CONFIG_REG,VAR_31
QCA953X_RESET_REG_BOOTSTRAP,VAR_32
u_ar71xx_ahb_freq,VAR_33
u_ar71xx_cpu_freq,VAR_34
u_ar71xx_ddr_freq,VAR_35
u_ar71xx_mdio_freq,VAR_36
u_ar71xx_refclk,VAR_37
u_ar71xx_uart_freq,VAR_38
u_ar71xx_wdt_freq,VAR_39
qca953x_chip_detect_sys_frequency,FUNC_1
ref_rate,VAR_40
cpu_rate,VAR_41
ddr_rate,VAR_42
ahb_rate,VAR_43
pll,VAR_44
out_div,VAR_45
ref_div,VAR_46
nint,VAR_47
frac,VAR_48
clk_ctrl,VAR_49
postdiv,VAR_50
cpu_pll,VAR_51
ddr_pll,VAR_52
bootstrap,VAR_53
