Running: d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/ex4/ALU and register/alu_alu_sch_tb_isim_beh.exe -prj E:/ex4/ALU and register/alu_alu_sch_tb_beh.prj work.alu_alu_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/ex4/ALU and register/xor32.v" into library work
Analyzing Verilog file "E:/ex4/ALU and register/srl32.v" into library work
Analyzing Verilog file "E:/ex4/ALU and register/or_bit_32.v" into library work
Analyzing Verilog file "E:/ex4/ALU and register/or32.v" into library work
Analyzing Verilog file "E:/ex4/ALU and register/nor32.v" into library work
Analyzing Verilog file "E:/ex4/ALU and register/MUX8T1_32.v" into library work
Analyzing Verilog file "E:/ex4/ALU and register/and32.v" into library work
Analyzing Verilog file "E:/ex4/ALU and register/ADC32.v" into library work
Analyzing Verilog file "E:/ex4/ALU and register/alu.vf" into library work
Analyzing Verilog file "E:/ex4/ALU and register/test.v" into library work
Analyzing Verilog file "d:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ADC32
Compiling module and32
Compiling module or32
Compiling module xor32
Compiling module nor32
Compiling module srl32
Compiling module or_bit_32
Compiling module MUX8T1_32
Compiling module GND
Compiling module alu
Compiling module alu_alu_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable E:/ex4/ALU and register/alu_alu_sch_tb_isim_beh.exe
Fuse Memory Usage: 28472 KB
Fuse CPU Usage: 984 ms
