inp
inp
 st 2
 st 3
 ld 3
 ld 2
cycle:
 st 0
 ld 0
mod
 st 1
 ld 0
 ld 1
 ld 1
 br cycle
 pop
 ld 3
 ld 2
 mul
 swp
 div
 hlt