Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 030A5B1F9AF
	for <lists+qemu-devel@lfdr.de>; Sun, 10 Aug 2025 12:47:46 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1ul3Yu-0006Ip-Dl; Sun, 10 Aug 2025 06:46:00 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <adityag@linux.ibm.com>)
 id 1ul3Yo-0006H7-Mm; Sun, 10 Aug 2025 06:45:57 -0400
Received: from mx0a-001b2d01.pphosted.com ([148.163.156.1])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <adityag@linux.ibm.com>)
 id 1ul3Ym-0004uy-5x; Sun, 10 Aug 2025 06:45:54 -0400
Received: from pps.filterd (m0353729.ppops.net [127.0.0.1])
 by mx0a-001b2d01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57A9NBF9007734;
 Sun, 10 Aug 2025 10:45:49 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ibm.com; h=cc
 :content-transfer-encoding:content-type:date:from:in-reply-to
 :message-id:mime-version:references:subject:to; s=pp1; bh=LfdCrH
 AayGRGNY8M30/lVzf6c9XeCfhbbOroQ+UK7bM=; b=aZOJRu8LxWAHE2Hm/ySELg
 aKWDqDztOA7z/j8vAILjB4UWh4XJnpqge5i1Soxrielh8zEK5lXi/cF4b2X2CMrR
 B4ugwXxRw13nwaX79Zm8NNs6GW6PrPIAKhL3F2o3zQM/K0tZPQJmZDqPWKD8eePj
 SXypJKRtwtV1FfKA0VIDD+Mud8kvfSmMJxpTPjoi60uUgN1qFv68o4cqKNxiHrVT
 u+aJgEtxvadUPUWSEymGbyfymfhDhv1uRfLkX+joPpAsELMiQlEG8vSFiKxWfyRP
 VkOxc4Dc1tmCAMgkaoW0YmmoHP3QHZNdZuMkg3ms1eqP0Ybeg5PtspePyRzn7jXA
 ==
Received: from pps.reinject (localhost [127.0.0.1])
 by mx0a-001b2d01.pphosted.com (PPS) with ESMTPS id 48dx144w4m-1
 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
 Sun, 10 Aug 2025 10:45:49 +0000 (GMT)
Received: from m0353729.ppops.net (m0353729.ppops.net [127.0.0.1])
 by pps.reinject (8.18.1.12/8.18.0.8) with ESMTP id 57AAjmfS018494;
 Sun, 10 Aug 2025 10:45:48 GMT
Received: from ppma11.dal12v.mail.ibm.com
 (db.9e.1632.ip4.static.sl-reverse.com [50.22.158.219])
 by mx0a-001b2d01.pphosted.com (PPS) with ESMTPS id 48dx144w4k-1
 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
 Sun, 10 Aug 2025 10:45:48 +0000 (GMT)
Received: from pps.filterd (ppma11.dal12v.mail.ibm.com [127.0.0.1])
 by ppma11.dal12v.mail.ibm.com (8.18.1.2/8.18.1.2) with ESMTP id 57A93Hva017637;
 Sun, 10 Aug 2025 10:45:47 GMT
Received: from smtprelay05.fra02v.mail.ibm.com ([9.218.2.225])
 by ppma11.dal12v.mail.ibm.com (PPS) with ESMTPS id 48ekc396kr-1
 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
 Sun, 10 Aug 2025 10:45:47 +0000
Received: from smtpav01.fra02v.mail.ibm.com (smtpav01.fra02v.mail.ibm.com
 [10.20.54.100])
 by smtprelay05.fra02v.mail.ibm.com (8.14.9/8.14.9/NCO v10.0) with ESMTP id
 57AAjh0g49414512
 (version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK);
 Sun, 10 Aug 2025 10:45:44 GMT
Received: from smtpav01.fra02v.mail.ibm.com (unknown [127.0.0.1])
 by IMSVA (Postfix) with ESMTP id D76A220043;
 Sun, 10 Aug 2025 10:45:43 +0000 (GMT)
Received: from smtpav01.fra02v.mail.ibm.com (unknown [127.0.0.1])
 by IMSVA (Postfix) with ESMTP id 798A020040;
 Sun, 10 Aug 2025 10:45:40 +0000 (GMT)
Received: from li-3c92a0cc-27cf-11b2-a85c-b804d9ca68fa.ibm.com (unknown
 [9.124.216.228])
 by smtpav01.fra02v.mail.ibm.com (Postfix) with ESMTPS;
 Sun, 10 Aug 2025 10:45:40 +0000 (GMT)
Date: Sun, 10 Aug 2025 16:15:35 +0530
From: Aditya Gupta <adityag@linux.ibm.com>
To: =?utf-8?Q?C=C3=A9dric?= Le Goater <clg@redhat.com>
Cc: Nicholas Piggin <npiggin@gmail.com>,
 Harsh Prateek Bora <harshpb@linux.ibm.com>,
 Mahesh J Salgaonkar <mahesh@linux.ibm.com>,
 Madhavan Srinivasan <maddy@linux.ibm.com>, qemu-devel@nongnu.org,
 qemu-ppc@nongnu.org
Subject: Re: [PATCH v9 0/7] Power11 support for QEMU [PowerNV]
Message-ID: <wdkarichs5jrmpz3k4gxosw42dt6qxwodnc6t6tcuecsmxgqcd@km4q644fiixb>
References: <20250808115929.1073910-1-adityag@linux.ibm.com>
 <baf6c854-832b-4a2e-922f-d34e6dadf821@redhat.com>
 <yo6uk5z6dlq4jlk5hsaoyhymozdpo6ijpq5bz4fipkf5ftws4b@um57vsttgf65>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable
In-Reply-To: <yo6uk5z6dlq4jlk5hsaoyhymozdpo6ijpq5bz4fipkf5ftws4b@um57vsttgf65>
X-TM-AS-GCONF: 00
X-Proofpoint-ORIG-GUID: QZNzBbA8JvBMzHAB8TiyZHNwAzfnZQSj
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODEwMDA3NCBTYWx0ZWRfX/Wph2/wYhux4
 U5KHky9qsRwRI+DdOQ8j9/v3Ph5MnGCE65oniVjW7d0Hj5MiJleWHfws4d341gV5/hx1Pwux9BI
 ip4hmix11XBMlLd1iRJgi41ym8QxqN3VvRQZNYFjimh2W38xLL+D58k6H4BHSrCE7nU+5WSfbSm
 KMJfPVEUHoOD9mQmV0Tz0l0bHsBKc/aFjJhQkv83wNBRLbrknqmCyVPKcVgAtSs7PoobRTWEY4a
 8o6TIcA+uUKwbkj3QHoSc3YeFJEhx/lVMVG9Y1ZU6m91WXYi3+YuAyPQnzlMjnoY/CXay7SYi22
 bNl4KwhxTixyWxvsab6r+AbbFgl+32xSIbw2nJiO5ebgHntSzUUAA9B8GRpRDLB6AIgPLaHr3s0
 dhAKJzUfap/M3b1DCSVDaoE3YerBsK7UQJ5agAJqu92sG9CGp/SW9yBTw1DDVyQbIYooOvoX
X-Proofpoint-GUID: OCv-AM519BluOsJPVztWkWbghoAJ3Zra
X-Authority-Analysis: v=2.4 cv=fLg53Yae c=1 sm=1 tr=0 ts=6898785d cx=c_pps
 a=aDMHemPKRhS1OARIsFnwRA==:117 a=aDMHemPKRhS1OARIsFnwRA==:17
 a=kj9zAlcOel0A:10 a=2OwXVqhp2XgA:10 a=FNThC1vpU2XXiDLLFDcA:9
 a=CjuIK1q_8ugA:10
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40
 definitions=2025-08-10_03,2025-08-06_01,2025-03-28_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 adultscore=0 lowpriorityscore=0 clxscore=1015 spamscore=0 priorityscore=1501
 impostorscore=0 phishscore=0 mlxlogscore=999 malwarescore=0 bulkscore=0
 mlxscore=0 suspectscore=0 classifier=spam authscore=0 authtc=n/a authcc=
 route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000
 definitions=main-2508100074
Received-SPF: pass client-ip=148.163.156.1; envelope-from=adityag@linux.ibm.com;
 helo=mx0a-001b2d01.pphosted.com
X-Spam_score_int: -26
X-Spam_score: -2.7
X-Spam_bar: --
X-Spam_report: (-2.7 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_LOW=-0.7,
 RCVD_IN_MSPIKE_H4=0.001, RCVD_IN_MSPIKE_WL=0.001,
 RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001, RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001,
 SPF_HELO_NONE=0.001, SPF_PASS=-0.001,
 WEIRD_PORT=0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On 25/08/10 12:26PM, Aditya Gupta wrote:
> > <...snip...>
>
> About the error, seems xive2 always expecting powernv10 chip, I will
> have to rethink how should I use the same xive2 for powernv11.
>=20

There's a type cast to Pnv10Chip in 'pnv_xive2_get_remote'.
The cast is only temporarily used to get the 'PnvXive2' object in the
Pnv10Chip.
It's the only place in hw/intc/pnv_xive2.c assuming Pnv10Chip object.

Thinking to have a helper function to just return the 'PnvXive2' object
inside the chip, given a 'PnvChip'.

Or the below change where we are adding another pointer in PnvChipClass:

    diff --git a/hw/intc/pnv_xive2.c b/hw/intc/pnv_xive2.c
    index e019cad5c14c..9832be5fd297 100644
    --- a/hw/intc/pnv_xive2.c
    +++ b/hw/intc/pnv_xive2.c
    @@ -110,8 +110,8 @@ static PnvXive2 *pnv_xive2_get_remote(uint32_t vsd_=
type, hwaddr fwd_addr)
         int i;
    =20
         for (i =3D 0; i < pnv->num_chips; i++) {
    -        Pnv10Chip *chip10 =3D PNV10_CHIP(pnv->chips[i]);
    -        PnvXive2 *xive =3D &chip10->xive;
    +        PnvChipClass *k =3D PNV_CHIP_GET_CLASS(pnv->chips[i]);
    +        PnvXive2 *xive =3D k->intc_get(pnv->chips[i]);
    =20
             /*
              * Is this the XIVE matching the forwarded VSD address is for =
this

Which one do you suggest ? Or should I look for another way ?

I am preferring the first way to have a helper, but both ways look hacky.

Attaching complete patch at end of the message.

Thanks,
- Aditya G

> >=20
> > Thanks,
> >=20
> > C.
> >=20
> >=20
> > [    6.806342] e1000e 0001:02:03.0 eth0: MAC: 3, PHY: 8, PBA No: 000000=
-000
> > [    6.844448] e1000e 0001:02:03.0 enP1p2s3: renamed from eth0
> > ../include/hw/ppc/pnv_chip.h:110:PNV10_CHIP: Object 0x555556ab0cf0 is n=
ot an instance of type pnv10-chip
> >=20
> > Thread 1 "qemu-system-ppc" received signal SIGABRT, Aborted.
> > 0x00007ffff6a8d02c in __pthread_kill_implementation () from /lib64/libc=
=2Eso.6
> > Missing rpms, try: dnf --enablerepo=3D'*debug*' install capstone-debugi=
nfo-4.0.2-10.el9.x86_64 gnutls-debuginfo-3.8.3-9.el9.x86_64 pixman-debuginf=
o-0.40.0-6.el9.x86_64 zlib-debuginfo-1.2.11-40.el9.x86_64 lzo-debuginfo-2.1=
0-7.el9.x86_64 SDL2-debuginfo-2.26.0-1.el9.x86_64 libpmem-debuginfo-1.12.1-=
1.el9.x86_64 libfdt-debuginfo-1.6.0-7.el9.x86_64 numactl-libs-debuginfo-2.0=
=2E19-1.el9.x86_64 glib2-debuginfo-2.68.4-16.el9_6.2.x86_64 libzstd-debugin=
fo-1.5.5-1.el9.x86_64 libslirp-debuginfo-4.4.0-8.el9.x86_64 elfutils-libs-d=
ebuginfo-0.193-1.el9.x86_64 ncurses-libs-debuginfo-6.2-12.20210508.el9.x86_=
64 usbredir-debuginfo-0.13.0-2.el9.x86_64 libusbx-debuginfo-1.0.26-1.el9.x8=
6_64 glibc-debuginfo-2.34-221.el9.x86_64 p11-kit-debuginfo-0.25.3-3.el9.x86=
_64 libidn2-debuginfo-2.3.0-7.el9.x86_64 libunistring-debuginfo-0.9.10-15.e=
l9.x86_64 libtasn1-debuginfo-4.16.0-9.el9.x86_64 nettle-debuginfo-3.10.1-1.=
el9.x86_64 ndctl-libs-debuginfo-78-2.el9.x86_64 daxctl-libs-debuginfo-78-2.=
el9.x86_64 libmount-debuginfo-2.37.4-21.el9.x86_64 libselinux-debuginfo-3.6=
-3.el9.x86_64 libffi-debuginfo-3.4.2-8.el9.x86_64 pcre-debuginfo-8.44-4.el9=
=2Ex86_64 elfutils-libelf-debuginfo-0.193-1.el9.x86_64 xz-libs-debuginfo-5.=
2.5-8.el9_0.x86_64 bzip2-libs-debuginfo-1.0.8-10.el9_5.x86_64 systemd-libs-=
debuginfo-252-53.el9.x86_64 libuuid-debuginfo-2.37.4-21.el9.x86_64 kmod-lib=
s-debuginfo-28-10.el9.x86_64 libblkid-debuginfo-2.37.4-21.el9.x86_64 pcre2-=
debuginfo-10.40-6.el9.x86_64 libgcc-debuginfo-11.5.0-9.el9.x86_64 openssl-l=
ibs-debuginfo-3.5.1-3.el9.x86_64
> > (gdb) bt
> > #0  0x00007ffff6a8d02c in __pthread_kill_implementation () at /lib64/li=
bc.so.6
> > #1  0x00007ffff6a3fb86 in raise () at /lib64/libc.so.6
> > #2  0x00007ffff6a29873 in abort () at /lib64/libc.so.6
> > #3  0x0000555555d62988 in object_dynamic_cast_assert
> >     (obj=3D0x555556ab0cf0, typename=3Dtypename@entry=3D0x5555560528a5 "=
pnv10-chip", file=3Dfile@entry=3D0x555556051628 "/home/legoater/work/qemu/q=
emu.git/include/hw/ppc/pnv_chip.h", line=3Dline@entry=3D110, func=3Dfunc@en=
try=3D0x55555606a2c8 <__func__.27> "PNV10_CHIP")
> >     at ../qom/object.c:925
> > #4  0x0000555555cfe852 in PNV10_CHIP (obj=3D<optimized out>) at /home/l=
egoater/work/qemu/qemu.git/include/hw/ppc/pnv_chip.h:110
> > #5  pnv_xive2_get_remote (fwd_addr=3D<optimized out>, vsd_type=3D2) at =
=2E./hw/intc/pnv_xive2.c:113
> > #6  pnv_xive2_vst_addr (idx=3D15, blk=3D<optimized out>, type=3D2, xive=
=3D<optimized out>) at ../hw/intc/pnv_xive2.c:265
> > #7  pnv_xive2_vst_addr (xive=3D<optimized out>, type=3D2, blk=3D<optimi=
zed out>, idx=3D15) at ../hw/intc/pnv_xive2.c:244
> > #8  0x0000555555cfec35 in pnv_xive2_vst_read (xive=3D0x555556ab1500, ty=
pe=3D2, blk=3D1 '\001', idx=3D15, data=3D0x7fffffffcf20)
> >     at ../hw/intc/pnv_xive2.c:286
> > #9  0x0000555555d06a69 in xive2_router_get_end (end=3D0x7fffffffcf20, e=
nd_idx=3D15, end_blk=3D1 '\001', xrtr=3D0x555556ab1500)
> >     at ../hw/intc/xive2.c:1437
> > #10 xive2_router_end_notify
> >     (xrtr=3Dxrtr@entry=3D0x555556ab1500, end_blk=3D1 '\001', end_idx=3D=
15, end_data=3D97, redistribute=3Dredistribute@entry=3Dfalse)
> >     at ../hw/intc/xive2.c:1669
> > #11 0x0000555555d06990 in xive2_notify (xrtr=3D0x555556ab1500, lisn=3D1=
040385, pq_checked=3D<optimized out>)
> >     at ../hw/intc/xive2.c:1955
> > #12 0x0000555555add8bb in memory_region_write_accessor
> >     (mr=3Dmr@entry=3D0x555556ab3e00, addr=3D136365408256, value=3Dvalue=
@entry=3D0x7fffffffd0e8, size=3Dsize@entry=3D8, shift=3D<optimized out>, ma=
sk=3Dmask@entry=3D18446744073709551615, attrs=3D...) at ../system/memory.c:=
490
> > #13 0x0000555555adf1a2 in access_with_adjusted_size
> >     (addr=3Daddr@entry=3D136365408256, value=3Dvalue@entry=3D0x7fffffff=
d0e8, size=3Dsize@entry=3D8, access_size_min=3D<optimized out>, access_size=
_max=3D<optimized out>, access_fn=3D0x555555add850 <memory_region_write_acc=
essor>, mr=3D0x555556ab3e00, attrs=3D...)
> >     at ../system/memory.c:561
> > #14 0x0000555555ae0164 in memory_region_dispatch_write (mr=3Dmr@entry=
=3D0x555556ab3e00, addr=3D136365408256, data=3D<optimized out>,
> >     data@entry=3D0, op=3D<optimized out>, attrs=3Dattrs@entry=3D...) at=
 ../system/memory.c:1553
> > #15 0x0000555555ae8357 in address_space_stq_internal
> >     (as=3D<optimized out>, addr=3Daddr@entry=3D1694483783811072, val=3D=
val@entry=3D0, attrs=3D..., result=3Dresult@entry=3D0x7fffffffd1f4, endian=
=3Dendian@entry=3DDEVICE_BIG_ENDIAN) at ../system/memory_ldst.c.inc:479
> > #16 0x0000555555aeef0b in address_space_stq_be
> >     (as=3D<optimized out>, addr=3Daddr@entry=3D1694483783811072, val=3D=
val@entry=3D0, attrs=3D...,
> >     attrs@entry=3D..., result=3Dresult@entry=3D0x7fffffffd1f4) at ../sy=
stem/memory_ldst.c.inc:524
> > #17 0x0000555555d2159c in pnv_phb4_xive_notify_abt (pq_checked=3Dfalse,=
 srcno=3D<optimized out>, phb=3D0x5555574bc500)
> >     at ../hw/pci-host/pnv_phb4.c:1650
> > #18 pnv_phb4_xive_notify (xf=3D<optimized out>, srcno=3D<optimized out>=
, pq_checked=3D<optimized out>)
> >     at ../hw/pci-host/pnv_phb4.c:1686
> > #19 0x0000555555d203f0 in qemu_irq_pulse (irq=3D0x5555574c8440) at /hom=
e/legoater/work/qemu/qemu.git/include/hw/irq.h:33
> > #20 pnv_phb4_msi_write (opaque=3D<optimized out>, addr=3D<optimized out=
>, data=3D<optimized out>, size=3D<optimized out>)
> >     at ../hw/pci-host/pnv_phb4.c:1423
> > #21 0x0000555555add8bb in memory_region_write_accessor
> >     (mr=3Dmr@entry=3D0x55555d8c76b0, addr=3D0, value=3Dvalue@entry=3D0x=
7fffffffd318, size=3Dsize@entry=3D4, shift=3D<optimized out>, mask=3Dmask@e=
ntry=3D4294967295, attrs=3D...) at ../system/memory.c:490
> > #22 0x0000555555adf23b in access_with_adjusted_size
> >     (addr=3Daddr@entry=3D0, value=3Dvalue@entry=3D0x7fffffffd318, size=
=3Dsize@entry=3D4, access_size_min=3D<optimized out>, access_size_max=3D<op=
timized out>, access_fn=3D0x555555add850 <memory_region_write_accessor>, mr=
=3D0x55555d8c76b0, attrs=3D...)
> >     at ../system/memory.c:566
> > #23 0x0000555555ae0164 in memory_region_dispatch_write (mr=3Dmr@entry=
=3D0x55555d8c76b0, addr=3D0, data=3D<optimized out>,
> >     data@entry=3D1, op=3Dop@entry=3DMO_32, attrs=3Dattrs@entry=3D...) a=
t ../system/memory.c:1553
> > #24 0x0000555555aee333 in address_space_stl_internal
> >     (endian=3DDEVICE_LITTLE_ENDIAN, result=3D0x0, attrs=3D..., val=3D1,=
 addr=3D<optimized out>, as=3D<optimized out>)
> >     at ../system/memory_ldst.c.inc:319
> > #25 address_space_stl_le (as=3D<optimized out>, addr=3D<optimized out>,=
 val=3D1, attrs=3D..., result=3D0x0)
> >     at ../system/memory_ldst.c.inc:357
> > #26 0x0000555555ef3c05 in aio_bh_call (bh=3Dbh@entry=3D0x55555d0d59e0) =
at ../util/async.c:172
> > #27 0x0000555555ef3d35 in aio_bh_poll (ctx=3Dctx@entry=3D0x55555667ad50=
) at ../util/async.c:219
> > #28 0x0000555555edcede in aio_dispatch (ctx=3D0x55555667ad50) at ../uti=
l/aio-posix.c:436
> > #29 0x0000555555ef3a7e in aio_ctx_dispatch (source=3D<optimized out>, c=
allback=3D<optimized out>, user_data=3D<optimized out>)
> >     at ../util/async.c:361
> > #30 0x00007ffff76c0f4f in g_main_context_dispatch () at /lib64/libglib-=
2.0.so.0
> > #31 0x0000555555ef5058 in glib_pollfds_poll () at ../util/main-loop.c:2=
87
> > #32 os_host_main_loop_wait (timeout=3D0) at ../util/main-loop.c:310
> > #33 main_loop_wait (nonblocking=3Dnonblocking@entry=3D0) at ../util/mai=
n-loop.c:589
> > #34 0x0000555555af89b3 in qemu_main_loop () at ../system/runstate.c:905
> > #35 0x0000555555e4273c in qemu_default_main (opaque=3Dopaque@entry=3D0x=
0) at ../system/main.c:50
> > #36 0x000055555589eddd in main (argc=3D<optimized out>, argv=3D<optimiz=
ed out>) at ../system/main.c:93
> >=20

The patch which fixes the issue, adding another pointer in PnvChipClass:

    diff --git a/hw/intc/pnv_xive2.c b/hw/intc/pnv_xive2.c
    index e019cad5c14c..9832be5fd297 100644
    --- a/hw/intc/pnv_xive2.c
    +++ b/hw/intc/pnv_xive2.c
    @@ -110,8 +110,8 @@ static PnvXive2 *pnv_xive2_get_remote(uint32_t vsd_=
type, hwaddr fwd_addr)
         int i;
    =20
         for (i =3D 0; i < pnv->num_chips; i++) {
    -        Pnv10Chip *chip10 =3D PNV10_CHIP(pnv->chips[i]);
    -        PnvXive2 *xive =3D &chip10->xive;
    +        PnvChipClass *k =3D PNV_CHIP_GET_CLASS(pnv->chips[i]);
    +        PnvXive2 *xive =3D k->intc_get(pnv->chips[i]);
    =20
             /*
              * Is this the XIVE matching the forwarded VSD address is for =
this
    diff --git a/hw/ppc/pnv.c b/hw/ppc/pnv.c
    index 673bb54c6789..81889ede2e0c 100644
    --- a/hw/ppc/pnv.c
    +++ b/hw/ppc/pnv.c
    @@ -1488,6 +1488,11 @@ static void pnv_chip_power10_intc_print_info(Pnv=
Chip *chip, PowerPCCPU *cpu,
         xive_tctx_pic_print_info(XIVE_TCTX(pnv_cpu_state(cpu)->intc), buf);
     }
    =20
    +static PnvXive2 *pnv_chip_power10_intc_get(PnvChip *chip)
    +{
    +    return &PNV10_CHIP(chip)->xive;
    +}
    +
     static void pnv_chip_power11_intc_create(PnvChip *chip, PowerPCCPU *cp=
u,
                                             Error **errp)
     {
    @@ -1532,6 +1537,11 @@ static void pnv_chip_power11_intc_print_info(Pnv=
Chip *chip, PowerPCCPU *cpu,
         xive_tctx_pic_print_info(XIVE_TCTX(pnv_cpu_state(cpu)->intc), buf);
     }
    =20
    +static PnvXive2 *pnv_chip_power11_intc_get(PnvChip *chip)
    +{
    +    return &PNV11_CHIP(chip)->xive;
    +}
    +
     /*
      * Allowed core identifiers on a POWER8 Processor Chip :
      *
    @@ -2716,6 +2726,7 @@ static void pnv_chip_power10_class_init(ObjectCla=
ss *klass, const void *data)
         k->intc_reset =3D pnv_chip_power10_intc_reset;
         k->intc_destroy =3D pnv_chip_power10_intc_destroy;
         k->intc_print_info =3D pnv_chip_power10_intc_print_info;
    +    k->intc_get =3D pnv_chip_power10_intc_get;
         k->isa_create =3D pnv_chip_power10_isa_create;
         k->dt_populate =3D pnv_chip_power10_dt_populate;
         k->pic_print_info =3D pnv_chip_power10_pic_print_info;
    @@ -2749,6 +2760,7 @@ static void pnv_chip_power11_class_init(ObjectCla=
ss *klass, const void *data)
         k->intc_reset =3D pnv_chip_power11_intc_reset;
         k->intc_destroy =3D pnv_chip_power11_intc_destroy;
         k->intc_print_info =3D pnv_chip_power11_intc_print_info;
    +    k->intc_get =3D pnv_chip_power11_intc_get;
         k->isa_create =3D pnv_chip_power11_isa_create;
         k->dt_populate =3D pnv_chip_power11_dt_populate;
         k->pic_print_info =3D pnv_chip_power11_pic_print_info;
    diff --git a/include/hw/ppc/pnv_chip.h b/include/hw/ppc/pnv_chip.h
    index 6bd930f8b439..dcdbf519f894 100644
    --- a/include/hw/ppc/pnv_chip.h
    +++ b/include/hw/ppc/pnv_chip.h
    @@ -170,6 +170,7 @@ struct PnvChipClass {
         void (*intc_reset)(PnvChip *chip, PowerPCCPU *cpu);
         void (*intc_destroy)(PnvChip *chip, PowerPCCPU *cpu);
         void (*intc_print_info)(PnvChip *chip, PowerPCCPU *cpu, GString *b=
uf);
    +    PnvXive2* (*intc_get)(PnvChip *chip);
         ISABus *(*isa_create)(PnvChip *chip, Error **errp);
         void (*dt_populate)(PnvChip *chip, void *fdt);
         void (*pic_print_info)(PnvChip *chip, GString *buf);

