<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIInstrInfo.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">15.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">SIInstrInfo.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPU_8h_source.html">AMDGPU.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GCNHazardRecognizer_8h_source.html">GCNHazardRecognizer.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GCNSubtarget_8h_source.html">GCNSubtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SIMachineFunctionInfo_8h_source.html">SIMachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ValueTracking_8h_source.html">llvm/Analysis/ValueTracking.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LiveIntervals_8h_source.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LiveVariables_8h_source.html">llvm/CodeGen/LiveVariables.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineDominators_8h_source.html">llvm/CodeGen/MachineDominators.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineScheduler_8h_source.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RegisterScavenging_8h_source.html">llvm/CodeGen/RegisterScavenging.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ScheduleDAG_8h_source.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DiagnosticInfo_8h_source.html">llvm/IR/DiagnosticInfo.h</a>&quot;</code><br />
<code>#include &quot;llvm/IR/IntrinsicsAMDGPU.h&quot;</code><br />
<code>#include &quot;<a class="el" href="MCContext_8h_source.html">llvm/MC/MCContext.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Target_2TargetMachine_8h_source.html">llvm/Target/TargetMachine.h</a>&quot;</code><br />
<code>#include &quot;AMDGPUGenInstrInfo.inc&quot;</code><br />
<code>#include &quot;AMDGPUGenSearchableTables.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for SIInstrInfo.cpp:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="SIInstrInfo_8cpp__incl.svg" width="4659" height="708"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="SIInstrInfo_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is an optimization pass for GlobalISel generic memory operations. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html">llvm::AMDGPU</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;si-<a class="el" href="HWAddressSanitizer_8cpp.html#aeaa43ab635ee98b9e2055d0f217558c2af12bc59169afda2918e9f23e3501c2b6">instr</a>-<a class="el" href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a>&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d99008fb7e5cdc4774786d0743a2c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a5d99008fb7e5cdc4774786d0743a2c4f">GET_INSTRINFO_CTOR_DTOR</a></td></tr>
<tr class="separator:a5d99008fb7e5cdc4774786d0743a2c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35fa4e84a0ceacbad18c9b940b0211c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a35fa4e84a0ceacbad18c9b940b0211c1">GET_D16ImageDimIntrinsics_IMPL</a></td></tr>
<tr class="separator:a35fa4e84a0ceacbad18c9b940b0211c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60851e0d8a34ad8607541b9d7c7b8455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a60851e0d8a34ad8607541b9d7c7b8455">GET_ImageDimIntrinsicTable_IMPL</a></td></tr>
<tr class="separator:a60851e0d8a34ad8607541b9d7c7b8455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a5902610578523cb497f1875fe6bcb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a6a5902610578523cb497f1875fe6bcb0">GET_RsrcIntrinsics_IMPL</a></td></tr>
<tr class="separator:a6a5902610578523cb497f1875fe6bcb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a0dfd55eaf0bcb495f09ecf8c55b256b2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2">SIEncodingFamily</a> { <br />
&#160;&#160;<a class="el" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> = 0, 
<a class="el" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a97bce951e4585a39601c04d86bb14ffd">VI</a> = 1, 
<a class="el" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a63f08305acefcdb3952e82d7052df751">SDWA</a> = 2, 
<a class="el" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a34ed94c87973e7ffc8c092d4c3bf8bba">SDWA9</a> = 3, 
<br />
&#160;&#160;<a class="el" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a4493d9f4cb31140c0c5493b260f144f3">GFX80</a> = 4, 
<a class="el" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2aff2703cd2f24986fdb450978797990a9">GFX9</a> = 5, 
<a class="el" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2aef6494cb9b08c90acb72b9a54936e26d">GFX10</a> = 6, 
<a class="el" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a694236b48c9eba2729c27e7b09ded5c3">SDWA10</a> = 7, 
<br />
&#160;&#160;<a class="el" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a3e136249f6574bb02cd19eaaecbb2e1a">GFX90A</a> = 8, 
<a class="el" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6d57393b665c91c7e1cfbb339758f2ca">GFX940</a> = 9, 
<a class="el" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a5538f6e3d210f317b488081e8b04c57d">GFX11</a> = 10
<br />
 }</td></tr>
<tr class="separator:a0dfd55eaf0bcb495f09ecf8c55b256b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ae6e6e83717666f42581170b4599cd238"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#ae6e6e83717666f42581170b4599cd238">getNumOperandsNoGlue</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>)</td></tr>
<tr class="separator:ae6e6e83717666f42581170b4599cd238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99ae43a8879de19170e80277b5c54b88"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a99ae43a8879de19170e80277b5c54b88">nodesHaveSameOperandValue</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *N0, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *N1, unsigned OpName)</td></tr>
<tr class="memdesc:a99ae43a8879de19170e80277b5c54b88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if both nodes have the same value for the given operand <code>Op</code>, or if both nodes do not have this operand.  <a href="SIInstrInfo_8cpp.html#a99ae43a8879de19170e80277b5c54b88">More...</a><br /></td></tr>
<tr class="separator:a99ae43a8879de19170e80277b5c54b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70e16ebf8bd9b6d4b89331190206e635"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a70e16ebf8bd9b6d4b89331190206e635">resultDependsOnExec</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a70e16ebf8bd9b6d4b89331190206e635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b20766e517418d6dbe92cd0d6aa42ae"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a1b20766e517418d6dbe92cd0d6aa42ae">isStride64</a> (unsigned Opc)</td></tr>
<tr class="separator:a1b20766e517418d6dbe92cd0d6aa42ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a951bbdda542205db9de80f6bf44f571c"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a951bbdda542205db9de80f6bf44f571c">memOpsHaveSameBasePtr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI1, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; BaseOps1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; BaseOps2)</td></tr>
<tr class="separator:a951bbdda542205db9de80f6bf44f571c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a029ae88221a63092305945fd7fc4da"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a9a029ae88221a63092305945fd7fc4da">reportIllegalCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#afa020075bd43a6e71bdfe7cc9b6737b4">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, bool KillSrc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *Msg=&quot;illegal SGPR <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> VGPR <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a79ea041233b5866026c3071dfc464ec0">copy</a>&quot;)</td></tr>
<tr class="separator:a9a029ae88221a63092305945fd7fc4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adac3387b951e78fab64b782fd748ce5c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#adac3387b951e78fab64b782fd748ce5c">indirectCopyToAGPR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#afa020075bd43a6e71bdfe7cc9b6737b4">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, bool KillSrc, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> &amp;RS, <a class="el" href="classllvm_1_1Register.html">Register</a> ImpDefSuperReg=<a class="el" href="classllvm_1_1Register.html">Register</a>(), <a class="el" href="classllvm_1_1Register.html">Register</a> ImpUseSuperReg=<a class="el" href="classllvm_1_1Register.html">Register</a>())</td></tr>
<tr class="memdesc:adac3387b951e78fab64b782fd748ce5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle copying from SGPR to AGPR, or from AGPR to AGPR on GFX908.  <a href="SIInstrInfo_8cpp.html#adac3387b951e78fab64b782fd748ce5c">More...</a><br /></td></tr>
<tr class="separator:adac3387b951e78fab64b782fd748ce5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cf3c7ba2564fa10526e70ecd607db74"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a0cf3c7ba2564fa10526e70ecd607db74">expandSGPRCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#afa020075bd43a6e71bdfe7cc9b6737b4">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, bool KillSrc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, bool Forward)</td></tr>
<tr class="separator:a0cf3c7ba2564fa10526e70ecd607db74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a750144640bbe8f2024eaf9296b3181dd"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a750144640bbe8f2024eaf9296b3181dd">getIndirectVGPRWriteMovRelPseudoOpc</a> (unsigned VecSize)</td></tr>
<tr class="separator:a750144640bbe8f2024eaf9296b3181dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18409f473f705c06f6eba730ece4e63e"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a18409f473f705c06f6eba730ece4e63e">getIndirectSGPRWriteMovRelPseudo32</a> (unsigned VecSize)</td></tr>
<tr class="separator:a18409f473f705c06f6eba730ece4e63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f03a1ac84f3a1c4e5612c9293ea6244"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a2f03a1ac84f3a1c4e5612c9293ea6244">getIndirectSGPRWriteMovRelPseudo64</a> (unsigned VecSize)</td></tr>
<tr class="separator:a2f03a1ac84f3a1c4e5612c9293ea6244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa92f8b057e8d007d8e3c03828035b1d1"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#aa92f8b057e8d007d8e3c03828035b1d1">getSGPRSpillSaveOpcode</a> (unsigned <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)</td></tr>
<tr class="separator:aa92f8b057e8d007d8e3c03828035b1d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab52fe3b5f1dd9eaebb4028cc94a96587"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#ab52fe3b5f1dd9eaebb4028cc94a96587">getVGPRSpillSaveOpcode</a> (unsigned <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)</td></tr>
<tr class="separator:ab52fe3b5f1dd9eaebb4028cc94a96587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70258bed1d4a09a7c8329869a7e934a1"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a70258bed1d4a09a7c8329869a7e934a1">getAGPRSpillSaveOpcode</a> (unsigned <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)</td></tr>
<tr class="separator:a70258bed1d4a09a7c8329869a7e934a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1f11cae46ac46cf14353d40a7511514"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#ae1f11cae46ac46cf14353d40a7511514">getAVSpillSaveOpcode</a> (unsigned <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)</td></tr>
<tr class="separator:ae1f11cae46ac46cf14353d40a7511514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99bfc979f4349f70e0dd24ea53445ff0"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a99bfc979f4349f70e0dd24ea53445ff0">getSGPRSpillRestoreOpcode</a> (unsigned <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)</td></tr>
<tr class="separator:a99bfc979f4349f70e0dd24ea53445ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe5db8c3cc834e5e22206e4a33aa09ac"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#afe5db8c3cc834e5e22206e4a33aa09ac">getVGPRSpillRestoreOpcode</a> (unsigned <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)</td></tr>
<tr class="separator:afe5db8c3cc834e5e22206e4a33aa09ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b14da54a3568ef712f4baaab1dd5dd8"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a3b14da54a3568ef712f4baaab1dd5dd8">getAGPRSpillRestoreOpcode</a> (unsigned <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)</td></tr>
<tr class="separator:a3b14da54a3568ef712f4baaab1dd5dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6c596a28179cfc956ba49cb5fe643f9"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#af6c596a28179cfc956ba49cb5fe643f9">getAVSpillRestoreOpcode</a> (unsigned <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)</td></tr>
<tr class="separator:af6c596a28179cfc956ba49cb5fe643f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40ce8e1ffed53a429df732d68faab2f6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a40ce8e1ffed53a429df732d68faab2f6">swapRegAndNonRegOperand</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegOp, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;NonRegOp)</td></tr>
<tr class="separator:a40ce8e1ffed53a429df732d68faab2f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fc0854a9d3fced0dedf2c7f61fe7a72"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a7fc0854a9d3fced0dedf2c7f61fe7a72">preserveCondRegFlags</a> (<a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;CondReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OrigCond)</td></tr>
<tr class="separator:a7fc0854a9d3fced0dedf2c7f61fe7a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51d820fe919d94f220e21e9d1f7361ad"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a51d820fe919d94f220e21e9d1f7361ad">memOpsHaveSameBaseOperands</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; BaseOps1, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; BaseOps2)</td></tr>
<tr class="separator:a51d820fe919d94f220e21e9d1f7361ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371a0e609706909389a3fe7359e16485"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a371a0e609706909389a3fe7359e16485">offsetsDoNotOverlap</a> (<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> WidthA, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> OffsetA, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> WidthB, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> OffsetB)</td></tr>
<tr class="separator:a371a0e609706909389a3fe7359e16485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7326d1a0ae53d6dece409404840c5e6f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a7326d1a0ae53d6dece409404840c5e6f">getFoldableImm</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, int64_t &amp;Imm, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> **<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>=nullptr)</td></tr>
<tr class="separator:a7326d1a0ae53d6dece409404840c5e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23c3c91648996442b88f0c53cf1415d8"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a23c3c91648996442b88f0c53cf1415d8">getFoldableImm</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO, int64_t &amp;Imm, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> **<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>=nullptr)</td></tr>
<tr class="separator:a23c3c91648996442b88f0c53cf1415d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8edb2219f51b89b23621bd1da1dfd6f8"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a8edb2219f51b89b23621bd1da1dfd6f8">updateLiveVariables</a> (<a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NewMI)</td></tr>
<tr class="separator:a8edb2219f51b89b23621bd1da1dfd6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6eb45e94bf447aa904024868317f94e"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#ad6eb45e94bf447aa904024868317f94e">changesVGPRIndexingMode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:ad6eb45e94bf447aa904024868317f94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19e16a0f3c37ba1524eb85c891bfa760"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a19e16a0f3c37ba1524eb85c891bfa760">compareMachineOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op1)</td></tr>
<tr class="separator:a19e16a0f3c37ba1524eb85c891bfa760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e1a0dd2de88c2c34c60cc5d4e127d94"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a3e1a0dd2de88c2c34c60cc5d4e127d94">copyFlagsToImplicitVCC</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Orig)</td></tr>
<tr class="separator:a3e1a0dd2de88c2c34c60cc5d4e127d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81a328aa5781f7c744daa43c44df83c6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a81a328aa5781f7c744daa43c44df83c6">findImplicitSGPRRead</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a81a328aa5781f7c744daa43c44df83c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcb710fb84bc86d961b6afbaa4f65d25"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#abcb710fb84bc86d961b6afbaa4f65d25">shouldReadExec</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:abcb710fb84bc86d961b6afbaa4f65d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbb4dcc227f28ef32563170ce820d498"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#adbb4dcc227f28ef32563170ce820d498">isSubRegOf</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;SuperVec, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</td></tr>
<tr class="separator:adbb4dcc227f28ef32563170ce820d498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a570cee6dbf51f5e1760c1e20a7b16b38"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a570cee6dbf51f5e1760c1e20a7b16b38">adjustAllocatableRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;RI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;TID, unsigned RCID, bool IsAllocatable)</td></tr>
<tr class="separator:a570cee6dbf51f5e1760c1e20a7b16b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38f4c0573a55639ee5de46f1d3a3ae99"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a38f4c0573a55639ee5de46f1d3a3ae99">emitLoadSRsrcFromVGPRLoop</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;OrigBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;LoopBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;BodyBB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Rsrc)</td></tr>
<tr class="separator:a38f4c0573a55639ee5de46f1d3a3ae99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac95ae99e125cfe2976f3f2c8e42fe7e6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#ac95ae99e125cfe2976f3f2c8e42fe7e6">loadSRsrcFromVGPR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Rsrc, <a class="el" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> Begin=nullptr, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> End=nullptr)</td></tr>
<tr class="separator:ac95ae99e125cfe2976f3f2c8e42fe7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf84e9107dc0773686274037d0a82ec3"><td class="memItemLeft" align="right" valign="top">static std::tuple&lt; unsigned, unsigned &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#acf84e9107dc0773686274037d0a82ec3">extractRsrcPtr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Rsrc)</td></tr>
<tr class="separator:acf84e9107dc0773686274037d0a82ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3470310cdf2c94f6291244435073ad78"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2">SIEncodingFamily</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a3470310cdf2c94f6291244435073ad78">subtargetEncodingFamily</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST)</td></tr>
<tr class="separator:a3470310cdf2c94f6291244435073ad78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbfeec0c25233691b4e70d7a527eebda"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#acbfeec0c25233691b4e70d7a527eebda">getRegOrUndef</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegOpnd)</td></tr>
<tr class="separator:acbfeec0c25233691b4e70d7a527eebda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e6a9e9fbac652264287bcc4542f8b54"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a2e6a9e9fbac652264287bcc4542f8b54">followSubRegDef</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> &amp;RSR)</td></tr>
<tr class="separator:a2e6a9e9fbac652264287bcc4542f8b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a1b973951954bbceebb9d37dfe591c22d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; unsigned &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#a1b973951954bbceebb9d37dfe591c22d">BranchOffsetBits</a> (&quot;amdgpu-<a class="el" href="lib_2Target_2ARM_2README_8txt.html#adb87d76c6b5364f1f5b4a3cf96107b18">s</a>-branch-<a class="el" href="DemandedBits_8cpp.html#a21225a9e40c621585e23a2fa855f4e83">bits</a>&quot;, cl::ReallyHidden, cl::init(16), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Restrict range <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> branch <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> (DEBUG)&quot;))</td></tr>
<tr class="separator:a1b973951954bbceebb9d37dfe591c22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa00f1c78a13c5a7a93b0dbc0e3031476"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#aa00f1c78a13c5a7a93b0dbc0e3031476">Fix16BitCopies</a> (&quot;amdgpu-<a class="el" href="X86TargetMachine_8cpp.html#aefaa2d340e705d4394e6219ad8b76c70">fix</a>-16-<a class="el" href="lib_2Target_2README_8txt.html#a1b328fe66e57623fdddeb15b24c7f33f">bit</a>-physreg-<a class="el" href="lib_2Target_2README_8txt.html#abc50017d721e84846818477f799196da">copies</a>&quot;, cl::desc(&quot;Fix <a class="el" href="lib_2Target_2README_8txt.html#abc50017d721e84846818477f799196da">copies</a> between 32 <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> 16 <a class="el" href="lib_2Target_2README_8txt.html#a1b328fe66e57623fdddeb15b24c7f33f">bit</a> <a class="el" href="README__ALTIVEC_8txt.html#ac2bca51fd633d11e41373896183538f6">registers</a> by extending <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> 32 <a class="el" href="lib_2Target_2README_8txt.html#a1b328fe66e57623fdddeb15b24c7f33f">bit</a>&quot;), cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>), cl::ReallyHidden)</td></tr>
<tr class="separator:aa00f1c78a13c5a7a93b0dbc0e3031476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad606e03c366b7e91da3b735a7126fe5a"><td class="memItemLeft" align="right" valign="top">static constexpr unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html#ad606e03c366b7e91da3b735a7126fe5a">ModifierOpNames</a> []</td></tr>
<tr class="separator:ad606e03c366b7e91da3b735a7126fe5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SI Implementation of TargetInstrInfo. </p>

<p class="definition">Definition in file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;si-<a class="el" href="HWAddressSanitizer_8cpp.html#aeaa43ab635ee98b9e2055d0f217558c2af12bc59169afda2918e9f23e3501c2b6">instr</a>-<a class="el" href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a>&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00036">36</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a35fa4e84a0ceacbad18c9b940b0211c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35fa4e84a0ceacbad18c9b940b0211c1">&#9670;&nbsp;</a></span>GET_D16ImageDimIntrinsics_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_D16ImageDimIntrinsics_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00046">46</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a60851e0d8a34ad8607541b9d7c7b8455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60851e0d8a34ad8607541b9d7c7b8455">&#9670;&nbsp;</a></span>GET_ImageDimIntrinsicTable_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_ImageDimIntrinsicTable_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00047">47</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a5d99008fb7e5cdc4774786d0743a2c4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d99008fb7e5cdc4774786d0743a2c4f">&#9670;&nbsp;</a></span>GET_INSTRINFO_CTOR_DTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_CTOR_DTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00038">38</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a6a5902610578523cb497f1875fe6bcb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a5902610578523cb497f1875fe6bcb0">&#9670;&nbsp;</a></span>GET_RsrcIntrinsics_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_RsrcIntrinsics_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00048">48</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a0dfd55eaf0bcb495f09ecf8c55b256b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dfd55eaf0bcb495f09ecf8c55b256b2">&#9670;&nbsp;</a></span>SIEncodingFamily</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2">SIEncodingFamily</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"></a>SI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0dfd55eaf0bcb495f09ecf8c55b256b2a97bce951e4585a39601c04d86bb14ffd"></a>VI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0dfd55eaf0bcb495f09ecf8c55b256b2a63f08305acefcdb3952e82d7052df751"></a>SDWA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0dfd55eaf0bcb495f09ecf8c55b256b2a34ed94c87973e7ffc8c092d4c3bf8bba"></a>SDWA9&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0dfd55eaf0bcb495f09ecf8c55b256b2a4493d9f4cb31140c0c5493b260f144f3"></a>GFX80&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0dfd55eaf0bcb495f09ecf8c55b256b2aff2703cd2f24986fdb450978797990a9"></a>GFX9&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0dfd55eaf0bcb495f09ecf8c55b256b2aef6494cb9b08c90acb72b9a54936e26d"></a>GFX10&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0dfd55eaf0bcb495f09ecf8c55b256b2a694236b48c9eba2729c27e7b09ded5c3"></a>SDWA10&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0dfd55eaf0bcb495f09ecf8c55b256b2a3e136249f6574bb02cd19eaaecbb2e1a"></a>GFX90A&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0dfd55eaf0bcb495f09ecf8c55b256b2a6d57393b665c91c7e1cfbb339758f2ca"></a>GFX940&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0dfd55eaf0bcb495f09ecf8c55b256b2a5538f6e3d210f317b488081e8b04c57d"></a>GFX11&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07859">7859</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a570cee6dbf51f5e1760c1e20a7b16b38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a570cee6dbf51f5e1760c1e20a7b16b38">&#9670;&nbsp;</a></span>adjustAllocatableRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* adjustAllocatableRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>RI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>TID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RCID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsAllocatable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l04767">4767</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00060">llvm::SIInstrFlags::DS</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03049">llvm::SIRegisterInfo::getProperlyAlignedRC()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02947">llvm::SIRegisterInfo::getRegClass()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00435">llvm::MCInstrDesc::mayLoad()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00441">llvm::MCInstrDesc::mayStore()</a>, <a class="el" href="SIDefines_8h_source.html#l00057">llvm::SIInstrFlags::MIMG</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00900">llvm::MachineRegisterInfo::reservedRegsFrozen()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00205">llvm::MCInstrDesc::TSFlags</a>, and <a class="el" href="SIDefines_8h_source.html#l00063">llvm::SIInstrFlags::VGPRSpill</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l04833">llvm::SIInstrInfo::getOpRegClass()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04802">llvm::SIInstrInfo::getRegClass()</a>.</p>

</div>
</div>
<a id="ad6eb45e94bf447aa904024868317f94e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6eb45e94bf447aa904024868317f94e">&#9670;&nbsp;</a></span>changesVGPRIndexingMode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool changesVGPRIndexingMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03454">3454</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03465">llvm::SIInstrInfo::isSchedulingBoundary()</a>.</p>

</div>
</div>
<a id="a19e16a0f3c37ba1524eb85c891bfa760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19e16a0f3c37ba1524eb85c891bfa760">&#9670;&nbsp;</a></span>compareMachineOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool compareMachineOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>Op1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03707">3707</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00546">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00359">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00218">llvm::MachineOperand::getType()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="MachineOperand_8h_source.html#l00052">llvm::MachineOperand::MO_Immediate</a>, and <a class="el" href="MachineOperand_8h_source.html#l00051">llvm::MachineOperand::MO_Register</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03983">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a3e1a0dd2de88c2c34c60cc5d4e127d94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e1a0dd2de88c2c34c60cc5d4e127d94">&#9670;&nbsp;</a></span>copyFlagsToImplicitVCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void copyFlagsToImplicitVCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>Orig</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03839">3839</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00389">llvm::MachineOperand::isKill()</a>, <a class="el" href="MachineOperand_8h_source.html#l00394">llvm::MachineOperand::isUndef()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03852">llvm::SIInstrInfo::buildShrunkInst()</a>.</p>

</div>
</div>
<a id="a38f4c0573a55639ee5de46f1d3a3ae99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38f4c0573a55639ee5de46f1d3a3ae99">&#9670;&nbsp;</a></span>emitLoadSRsrcFromVGPRLoop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void emitLoadSRsrcFromVGPRLoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>OrigBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>LoopBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>BodyBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>Rsrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l05474">5474</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00146">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00278">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00328">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00156">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00280">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00234">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00359">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00642">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00750">llvm::TargetRegisterInfo::getRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00277">llvm::TargetRegisterInfo::getRegSizeInBits()</a>, <a class="el" href="MachineFunction_8h_source.html#l00656">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00514">llvm::getUndefRegState()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineOperand_8h_source.html#l00394">llvm::MachineOperand::isUndef()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Kill</a>, <a class="el" href="R600ClauseMergePass_8cpp_source.html#l00070">Merge</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="AArch64MIPeepholeOpt_8cpp_source.html#l00121">RegSize</a>, <a class="el" href="MachineOperand_8h_source.html#l00509">llvm::MachineOperand::setIsKill()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00053">llvm::MachineOperand::setReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00789">llvm::MachineRegisterInfo::setSimpleHint()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="a0cf3c7ba2564fa10526e70ecd607db74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cf3c7ba2564fa10526e70ecd607db74">&#9670;&nbsp;</a></span>expandSGPRCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void expandSGPRCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>KillSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>Forward</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00666">666</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8cpp_source.html#l00184">llvm::MachineInstr::addOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00328">llvm::BuildMI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00800">llvm::MachineOperand::CreateReg()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00374">llvm::SIRegisterInfo::getChannelFromSubReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02796">llvm::SIRegisterInfo::getRegSplitParts()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00529">llvm::SIRegisterInfo::getSubRegFromChannel()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Implicit</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="ArrayRef_8h_source.html#l00164">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="BitVector_8h_source.html#l00853">std::swap()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00714">llvm::SIInstrInfo::copyPhysReg()</a>.</p>

</div>
</div>
<a id="acf84e9107dc0773686274037d0a82ec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf84e9107dc0773686274037d0a82ec3">&#9670;&nbsp;</a></span>extractRsrcPtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::tuple&lt;unsigned, unsigned&gt; extractRsrcPtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>Rsrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l05670">5670</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00328">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00156">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00234">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00666">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

</div>
</div>
<a id="a81a328aa5781f7c744daa43c44df83c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81a328aa5781f7c744daa43c44df83c6">&#9670;&nbsp;</a></span>findImplicitSGPRRead()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Register.html">Register</a> findImplicitSGPRRead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03931">3931</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="VE_8h_source.html#l00369">llvm::M0()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05070">llvm::SIInstrInfo::legalizeOperandsVOP2()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03983">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a2e6a9e9fbac652264287bcc4542f8b54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e6a9e9fbac652264287bcc4542f8b54">&#9670;&nbsp;</a></span>followSubRegDef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool followSubRegDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> &amp;&#160;</td>
          <td class="paramname"><em>RSR</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07993">7993</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8cpp_source.html#l07974">getRegOrUndef()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07981">llvm::getRegSequenceSubReg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00488">llvm::TargetInstrInfo::RegSubRegPair::Reg</a>, and <a class="el" href="TargetInstrInfo_8h_source.html#l00489">llvm::TargetInstrInfo::RegSubRegPair::SubReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l08018">llvm::getVRegSubRegDef()</a>.</p>

</div>
</div>
<a id="a3b14da54a3568ef712f4baaab1dd5dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b14da54a3568ef712f4baaab1dd5dd8">&#9670;&nbsp;</a></span>getAGPRSpillRestoreOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getAGPRSpillRestoreOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Size</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01630">1630</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01684">llvm::SIInstrInfo::loadRegFromStackSlot()</a>.</p>

</div>
</div>
<a id="a70258bed1d4a09a7c8329869a7e934a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70258bed1d4a09a7c8329869a7e934a1">&#9670;&nbsp;</a></span>getAGPRSpillSaveOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getAGPRSpillSaveOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Size</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01463">1463</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01517">llvm::SIInstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="af6c596a28179cfc956ba49cb5fe643f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6c596a28179cfc956ba49cb5fe643f9">&#9670;&nbsp;</a></span>getAVSpillRestoreOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getAVSpillRestoreOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Size</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01657">1657</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01684">llvm::SIInstrInfo::loadRegFromStackSlot()</a>.</p>

</div>
</div>
<a id="ae1f11cae46ac46cf14353d40a7511514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1f11cae46ac46cf14353d40a7511514">&#9670;&nbsp;</a></span>getAVSpillSaveOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getAVSpillSaveOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Size</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01490">1490</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01517">llvm::SIInstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="a23c3c91648996442b88f0c53cf1415d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23c3c91648996442b88f0c53cf1415d8">&#9670;&nbsp;</a></span>getFoldableImm() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool getFoldableImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>MO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> **&#160;</td>
          <td class="paramname"><em>DefMI</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03225">3225</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00104">DefMI</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03211">getFoldableImm()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00234">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00237">llvm::MachineOperand::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00288">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00359">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00666">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="MachineOperand_8h_source.html#l00320">llvm::MachineOperand::isReg()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a7326d1a0ae53d6dece409404840c5e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7326d1a0ae53d6dece409404840c5e6f">&#9670;&nbsp;</a></span>getFoldableImm() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool getFoldableImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> **&#160;</td>
          <td class="paramname"><em>DefMI</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03211">3211</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Def</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00104">DefMI</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00407">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02871">llvm::SIInstrInfo::isFoldableCopy()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03246">llvm::SIInstrInfo::convertToThreeAddress()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03225">getFoldableImm()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l08314">llvm::SIInstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a id="a18409f473f705c06f6eba730ece4e63e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18409f473f705c06f6eba730ece4e63e">&#9670;&nbsp;</a></span>getIndirectSGPRWriteMovRelPseudo32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getIndirectSGPRWriteMovRelPseudo32 </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>VecSize</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01355">1355</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00421">llvm::ARMII::VecSize</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01392">llvm::SIInstrInfo::getIndirectRegWriteMovRelPseudo()</a>.</p>

</div>
</div>
<a id="a2f03a1ac84f3a1c4e5612c9293ea6244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f03a1ac84f3a1c4e5612c9293ea6244">&#9670;&nbsp;</a></span>getIndirectSGPRWriteMovRelPseudo64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getIndirectSGPRWriteMovRelPseudo64 </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>VecSize</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01376">1376</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00421">llvm::ARMII::VecSize</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01392">llvm::SIInstrInfo::getIndirectRegWriteMovRelPseudo()</a>.</p>

</div>
</div>
<a id="a750144640bbe8f2024eaf9296b3181dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a750144640bbe8f2024eaf9296b3181dd">&#9670;&nbsp;</a></span>getIndirectVGPRWriteMovRelPseudoOpc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getIndirectVGPRWriteMovRelPseudoOpc </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>VecSize</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01334">1334</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00421">llvm::ARMII::VecSize</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01392">llvm::SIInstrInfo::getIndirectRegWriteMovRelPseudo()</a>.</p>

</div>
</div>
<a id="ae6e6e83717666f42581170b4599cd238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6e6e83717666f42581170b4599cd238">&#9670;&nbsp;</a></span>getNumOperandsNoGlue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getNumOperandsNoGlue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Node</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00077">77</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00175">llvm::SIInstrInfo::areLoadsFromSameBasePtr()</a>.</p>

</div>
</div>
<a id="acbfeec0c25233691b4e70d7a527eebda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbfeec0c25233691b4e70d7a527eebda">&#9670;&nbsp;</a></span>getRegOrUndef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> getRegOrUndef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>RegOpnd</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07974">7974</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01199">llvm::getRegSubRegPair()</a>, <a class="el" href="MachineOperand_8h_source.html#l00320">llvm::MachineOperand::isReg()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00394">llvm::MachineOperand::isUndef()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07993">followSubRegDef()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l07981">llvm::getRegSequenceSubReg()</a>.</p>

</div>
</div>
<a id="a99bfc979f4349f70e0dd24ea53445ff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99bfc979f4349f70e0dd24ea53445ff0">&#9670;&nbsp;</a></span>getSGPRSpillRestoreOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getSGPRSpillRestoreOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Size</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01576">1576</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01684">llvm::SIInstrInfo::loadRegFromStackSlot()</a>.</p>

</div>
</div>
<a id="aa92f8b057e8d007d8e3c03828035b1d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa92f8b057e8d007d8e3c03828035b1d1">&#9670;&nbsp;</a></span>getSGPRSpillSaveOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getSGPRSpillSaveOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Size</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01409">1409</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01517">llvm::SIInstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="afe5db8c3cc834e5e22206e4a33aa09ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe5db8c3cc834e5e22206e4a33aa09ac">&#9670;&nbsp;</a></span>getVGPRSpillRestoreOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getVGPRSpillRestoreOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Size</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01603">1603</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01684">llvm::SIInstrInfo::loadRegFromStackSlot()</a>.</p>

</div>
</div>
<a id="ab52fe3b5f1dd9eaebb4028cc94a96587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab52fe3b5f1dd9eaebb4028cc94a96587">&#9670;&nbsp;</a></span>getVGPRSpillSaveOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getVGPRSpillSaveOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Size</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01436">1436</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01517">llvm::SIInstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="adac3387b951e78fab64b782fd748ce5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adac3387b951e78fab64b782fd748ce5c">&#9670;&nbsp;</a></span>indirectCopyToAGPR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void indirectCopyToAGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>KillSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> &amp;&#160;</td>
          <td class="paramname"><em>RS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>ImpDefSuperReg</em> = <code><a class="el" href="classllvm_1_1Register.html">Register</a>()</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>ImpUseSuperReg</em> = <code><a class="el" href="classllvm_1_1Register.html">Register</a>()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle copying from SGPR to AGPR, or from AGPR to AGPR on GFX908. </p>
<p>It is not possible to have a direct copy in these cases on GFX908, so an intermediate VGPR copy is required. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00556">556</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00224">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00278">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="AssumeBundleBuilder_8cpp_source.html#l00651">Builder</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00328">llvm::BuildMI()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Def</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00082">llvm::RegScavenger::enterBasicBlock()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00266">llvm::RegScavenger::FindUnusedReg()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00155">llvm::RegScavenger::forward()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00165">llvm::SIRegisterInfo::getHWRegIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00754">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00508">llvm::getKillRegState()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00234">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00359">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00666">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02853">llvm::SIRegisterInfo::getRegPressureLimit()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Implicit</a>, <a class="el" href="MachineOperand_8h_source.html#l00322">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00320">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00925">llvm::MachineRegisterInfo::isReserved()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Kill</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00518">llvm::RegScavenger::scavengeRegister()</a>, <a class="el" href="MachineOperand_8h_source.html#l00509">llvm::MachineOperand::setIsKill()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00051">llvm::RegScavenger::setRegUsed()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00714">llvm::SIInstrInfo::copyPhysReg()</a>.</p>

</div>
</div>
<a id="a1b20766e517418d6dbe92cd0d6aa42ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b20766e517418d6dbe92cd0d6aa42ae">&#9670;&nbsp;</a></span>isStride64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isStride64 </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00285">285</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00297">llvm::SIInstrInfo::getMemOperandsWithOffsetWidth()</a>.</p>

</div>
</div>
<a id="adbb4dcc227f28ef32563170ce820d498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbb4dcc227f28ef32563170ce820d498">&#9670;&nbsp;</a></span>isSubRegOf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isSubRegOf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>SuperVec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>SubReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03973">3973</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00359">llvm::MachineOperand::getReg()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00560">llvm::MCRegisterInfo::isSubRegister()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03983">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="ac95ae99e125cfe2976f3f2c8e42fe7e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac95ae99e125cfe2976f3f2c8e42fe7e6">&#9670;&nbsp;</a></span>loadSRsrcFromVGPR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>* loadSRsrcFromVGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>Rsrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *&#160;</td>
          <td class="paramname"><em>MDT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>Begin</em> = <code>nullptr</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>End</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l05584">5584</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05712">llvm::SIInstrInfo::legalizeOperands()</a>.</p>

</div>
</div>
<a id="a51d820fe919d94f220e21e9d1f7361ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51d820fe919d94f220e21e9d1f7361ad">&#9670;&nbsp;</a></span>memOpsHaveSameBaseOperands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool memOpsHaveSameBaseOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt;&#160;</td>
          <td class="paramname"><em>BaseOps1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt;&#160;</td>
          <td class="paramname"><em>BaseOps2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03118">3118</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="ArrayRef_8h_source.html#l00164">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

</div>
</div>
<a id="a951bbdda542205db9de80f6bf44f571c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a951bbdda542205db9de80f6bf44f571c">&#9670;&nbsp;</a></span>memOpsHaveSameBasePtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool memOpsHaveSameBasePtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt;&#160;</td>
          <td class="paramname"><em>BaseOps1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt;&#160;</td>
          <td class="paramname"><em>BaseOps2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00453">453</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ArrayRef_8h_source.html#l00167">llvm::ArrayRef&lt; T &gt;::front()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l04451">llvm::getUnderlyingObject()</a>, <a class="el" href="MachineInstr_8h_source.html#l00721">llvm::MachineInstr::hasOneMemOperand()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00285">llvm::MachineOperand::isIdenticalTo()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00706">llvm::MachineInstr::memoperands_begin()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00484">llvm::SIInstrInfo::shouldClusterMemOps()</a>.</p>

</div>
</div>
<a id="a99ae43a8879de19170e80277b5c54b88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99ae43a8879de19170e80277b5c54b88">&#9670;&nbsp;</a></span>nodesHaveSameOperandValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool nodesHaveSameOperandValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OpName</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if both nodes have the same value for the given operand <code>Op</code>, or if both nodes do not have this operand. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00086">86</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00693">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00909">llvm::SDNode::getOperand()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00175">llvm::SIInstrInfo::areLoadsFromSameBasePtr()</a>.</p>

</div>
</div>
<a id="a371a0e609706909389a3fe7359e16485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a371a0e609706909389a3fe7359e16485">&#9670;&nbsp;</a></span>offsetsDoNotOverlap()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool offsetsDoNotOverlap </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>WidthA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>OffsetA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>WidthB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>OffsetB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03129">3129</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a7fc0854a9d3fced0dedf2c7f61fe7a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fc0854a9d3fced0dedf2c7f61fe7a72">&#9670;&nbsp;</a></span>preserveCondRegFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void preserveCondRegFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>CondReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>OrigCond</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02642">2642</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00389">llvm::MachineOperand::isKill()</a>, <a class="el" href="MachineOperand_8h_source.html#l00394">llvm::MachineOperand::isUndef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00509">llvm::MachineOperand::setIsKill()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00520">llvm::MachineOperand::setIsUndef()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02648">llvm::SIInstrInfo::insertBranch()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l02764">llvm::SIInstrInfo::insertSelect()</a>.</p>

</div>
</div>
<a id="a9a029ae88221a63092305945fd7fc4da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a029ae88221a63092305945fd7fc4da">&#9670;&nbsp;</a></span>reportIllegalCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void reportIllegalCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>KillSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td>
          <td class="paramname"><em>Msg</em> = <code>&quot;illegal&#160;SGPR&#160;<a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a>&#160;VGPR&#160;<a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a79ea041233b5866026c3071dfc464ec0">copy</a>&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00539">539</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00328">llvm::BuildMI()</a>, <a class="el" href="LLVMContext_8cpp_source.html#l00243">llvm::LLVMContext::diagnose()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="DiagnosticInfo_8h_source.html#l00050">llvm::DS_Error</a>, <a class="el" href="Function_8cpp_source.html#l00320">llvm::Function::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00622">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00508">llvm::getKillRegState()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00234">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AMDGPUAsmUtils_8cpp_source.html#l00039">llvm::AMDGPU::SendMsg::Msg</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00714">llvm::SIInstrInfo::copyPhysReg()</a>.</p>

</div>
</div>
<a id="a70e16ebf8bd9b6d4b89331190206e635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70e16ebf8bd9b6d4b89331190206e635">&#9670;&nbsp;</a></span>resultDependsOnExec()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool resultDependsOnExec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00134">134</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00551">llvm::MachineRegisterInfo::use_nodbg_instructions()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00169">llvm::SIInstrInfo::isIgnorableUse()</a>.</p>

</div>
</div>
<a id="abcb710fb84bc86d961b6afbaa4f65d25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcb710fb84bc86d961b6afbaa4f65d25">&#9670;&nbsp;</a></span>shouldReadExec()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool shouldReadExec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03953">3953</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8h_source.html#l00351">llvm::SIInstrInfo::isSALU()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00479">llvm::SIInstrInfo::isSMRD()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00359">llvm::SIInstrInfo::isVALU()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03983">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a3470310cdf2c94f6291244435073ad78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3470310cdf2c94f6291244435073ad78">&#9670;&nbsp;</a></span>subtargetEncodingFamily()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2">SIEncodingFamily</a> subtargetEncodingFamily </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07873">7873</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUSubtarget_8h_source.html#l00041">llvm::AMDGPUSubtarget::GFX10</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07866">GFX10</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00042">llvm::AMDGPUSubtarget::GFX11</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07870">GFX11</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00040">llvm::AMDGPUSubtarget::GFX9</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00038">llvm::AMDGPUSubtarget::SEA_ISLANDS</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07860">SI</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00037">llvm::AMDGPUSubtarget::SOUTHERN_ISLANDS</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07861">VI</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l00039">llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07911">llvm::SIInstrInfo::pseudoToMCOpcode()</a>.</p>

</div>
</div>
<a id="a40ce8e1ffed53a429df732d68faab2f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40ce8e1ffed53a429df732d68faab2f6">&#9670;&nbsp;</a></span>swapRegAndNonRegOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* swapRegAndNonRegOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>RegOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>NonRegOp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02254">2254</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8cpp_source.html#l00212">llvm::MachineOperand::ChangeToFrameIndex()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00188">llvm::MachineOperand::ChangeToGA()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00154">llvm::MachineOperand::ChangeToImmediate()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00239">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="MachineOperand_8h_source.html#l00572">llvm::MachineOperand::getGlobal()</a>, <a class="el" href="MachineOperand_8h_source.html#l00546">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00566">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineOperand_8h_source.html#l00609">llvm::MachineOperand::getOffset()</a>, <a class="el" href="MachineOperand_8h_source.html#l00359">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00364">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00220">llvm::MachineOperand::getTargetFlags()</a>, <a class="el" href="SILowerControlFlow_8cpp_source.html#l00168">IsDead</a>, <a class="el" href="MachineOperand_8h_source.html#l00384">llvm::MachineOperand::isDead()</a>, <a class="el" href="MachineOperand_8h_source.html#l00445">llvm::MachineOperand::isDebug()</a>, <a class="el" href="MachineOperand_8h_source.html#l00330">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00338">llvm::MachineOperand::isGlobal()</a>, <a class="el" href="MachineOperand_8h_source.html#l00322">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00389">llvm::MachineOperand::isKill()</a>, <a class="el" href="MachineOperand_8h_source.html#l00394">llvm::MachineOperand::isUndef()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="MachineOperand_8h_source.html#l00480">llvm::MachineOperand::setSubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00223">llvm::MachineOperand::setTargetFlags()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02283">llvm::SIInstrInfo::commuteInstructionImpl()</a>.</p>

</div>
</div>
<a id="a8edb2219f51b89b23621bd1da1dfd6f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8edb2219f51b89b23621bd1da1dfd6f8">&#9670;&nbsp;</a></span>updateLiveVariables()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void updateLiveVariables </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *&#160;</td>
          <td class="paramname"><em>LV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>NewMI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03234">3234</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, and <a class="el" href="LiveVariables_8cpp_source.html#l00752">llvm::LiveVariables::replaceKillInstruction()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03246">llvm::SIInstrInfo::convertToThreeAddress()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a1b973951954bbceebb9d37dfe591c22d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b973951954bbceebb9d37dfe591c22d">&#9670;&nbsp;</a></span>BranchOffsetBits</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;unsigned&gt; BranchOffsetBits(&quot;amdgpu-<a class="el" href="lib_2Target_2ARM_2README_8txt.html#adb87d76c6b5364f1f5b4a3cf96107b18">s</a>-branch-<a class="el" href="DemandedBits_8cpp.html#a21225a9e40c621585e23a2fa855f4e83">bits</a>&quot;, cl::ReallyHidden, cl::init(16), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Restrict range <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> branch <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> (DEBUG)&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02358">llvm::SIInstrInfo::isBranchOffsetInRange()</a>.</p>

</div>
</div>
<a id="aa00f1c78a13c5a7a93b0dbc0e3031476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa00f1c78a13c5a7a93b0dbc0e3031476">&#9670;&nbsp;</a></span>Fix16BitCopies</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; Fix16BitCopies(&quot;amdgpu-<a class="el" href="X86TargetMachine_8cpp.html#aefaa2d340e705d4394e6219ad8b76c70">fix</a>-16-<a class="el" href="lib_2Target_2README_8txt.html#a1b328fe66e57623fdddeb15b24c7f33f">bit</a>-physreg-<a class="el" href="lib_2Target_2README_8txt.html#abc50017d721e84846818477f799196da">copies</a>&quot;, cl::desc(&quot;Fix <a class="el" href="lib_2Target_2README_8txt.html#abc50017d721e84846818477f799196da">copies</a> between 32 <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> 16 <a class="el" href="lib_2Target_2README_8txt.html#a1b328fe66e57623fdddeb15b24c7f33f">bit</a> <a class="el" href="README__ALTIVEC_8txt.html#ac2bca51fd633d11e41373896183538f6">registers</a> by extending <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> 32 <a class="el" href="lib_2Target_2README_8txt.html#a1b328fe66e57623fdddeb15b24c7f33f">bit</a>&quot;), cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>), cl::ReallyHidden)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00714">llvm::SIInstrInfo::copyPhysReg()</a>.</p>

</div>
</div>
<a id="ad606e03c366b7e91da3b735a7126fe5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad606e03c366b7e91da3b735a7126fe5a">&#9670;&nbsp;</a></span>ModifierOpNames</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr unsigned ModifierOpNames[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    AMDGPU::OpName::src0_modifiers, AMDGPU::OpName::src1_modifiers,</div>
<div class="line">    AMDGPU::OpName::src2_modifiers, <a class="code" href="namespacellvm_1_1misexpect.html#a43cd4022adcff0d04f955c63fd80faf1">AMDGPU::OpName::clamp</a>,</div>
<div class="line">    AMDGPU::OpName::omod}</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02890">2890</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03778">llvm::SIInstrInfo::hasAnyModifiersSet()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l02895">llvm::SIInstrInfo::removeModOperands()</a>.</p>

</div>
</div>
</div><!-- contents -->
<div class="ttc" id="anamespacellvm_1_1misexpect_html_a43cd4022adcff0d04f955c63fd80faf1"><div class="ttname"><a href="namespacellvm_1_1misexpect.html#a43cd4022adcff0d04f955c63fd80faf1">llvm::misexpect::clamp</a></div><div class="ttdeci">uint32_t clamp(uint64_t value, uint32_t low, uint32_t hi)</div><div class="ttdef"><b>Definition:</b> <a href="MisExpect_8cpp_source.html#l00150">MisExpect.cpp:150</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Sep 20 2022 08:25:42 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
