#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5654b0e51b70 .scope module, "tb_pc" "tb_pc" 2 2;
 .timescale -9 -12;
v0x5654b0e97760_0 .var "add", 0 0;
v0x5654b0e97820_0 .var "clk", 0 0;
v0x5654b0e978c0_0 .var "inc", 0 0;
v0x5654b0e97960_0 .var "offset", 15 0;
v0x5654b0e97a00_0 .net "pc", 15 0, L_0x5654b0ea2520;  1 drivers
v0x5654b0e97aa0_0 .var "reset", 0 0;
v0x5654b0e97b40_0 .var "sub", 0 0;
S_0x5654b0e30300 .scope module, "uut" "pc" 2 9, 3 63 0, S_0x5654b0e51b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "inc";
    .port_info 3 /INPUT 1 "add";
    .port_info 4 /INPUT 1 "sub";
    .port_info 5 /INPUT 16 "offset";
    .port_info 6 /OUTPUT 16 "pc";
L_0x5654b0ea0900 .functor OR 1, v0x5654b0e978c0_0, v0x5654b0e97760_0, C4<0>, C4<0>;
L_0x5654b0ea0970 .functor OR 1, L_0x5654b0ea0900, v0x5654b0e97b40_0, C4<0>, C4<0>;
v0x5654b0e95e50_0 .net *"_ivl_90", 0 0, L_0x5654b0ea0900;  1 drivers
v0x5654b0e95f50_0 .net "add", 0 0, v0x5654b0e97760_0;  1 drivers
v0x5654b0e96010_0 .net "c", 15 0, L_0x5654b0ea19e0;  1 drivers
v0x5654b0e960d0_0 .net "clk", 0 0, v0x5654b0e97820_0;  1 drivers
v0x5654b0e96580_0 .net "inc", 0 0, v0x5654b0e978c0_0;  1 drivers
v0x5654b0e96620_0 .net "load", 0 0, L_0x5654b0ea0970;  1 drivers
v0x5654b0e96ad0_0 .net "offset", 15 0, v0x5654b0e97960_0;  1 drivers
v0x5654b0e96bb0_0 .net "pc", 15 0, L_0x5654b0ea2520;  alias, 1 drivers
v0x5654b0e96c90_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  1 drivers
v0x5654b0e971d0_0 .net "sub", 0 0, v0x5654b0e97b40_0;  1 drivers
L_0x5654b0e98130 .part L_0x5654b0ea19e0, 0, 1;
L_0x5654b0e981d0 .part v0x5654b0e97960_0, 1, 1;
L_0x5654b0e98a60 .part L_0x5654b0ea19e0, 1, 1;
L_0x5654b0e98b00 .part v0x5654b0e97960_0, 2, 1;
L_0x5654b0e993a0 .part L_0x5654b0ea19e0, 2, 1;
L_0x5654b0e99440 .part v0x5654b0e97960_0, 3, 1;
L_0x5654b0e99d00 .part L_0x5654b0ea19e0, 3, 1;
L_0x5654b0e99e30 .part v0x5654b0e97960_0, 4, 1;
L_0x5654b0e9a670 .part L_0x5654b0ea19e0, 4, 1;
L_0x5654b0e9a710 .part v0x5654b0e97960_0, 5, 1;
L_0x5654b0e9af60 .part L_0x5654b0ea19e0, 5, 1;
L_0x5654b0e9b000 .part v0x5654b0e97960_0, 6, 1;
L_0x5654b0e9b8b0 .part L_0x5654b0ea19e0, 6, 1;
L_0x5654b0e9b950 .part v0x5654b0e97960_0, 7, 1;
L_0x5654b0e9c110 .part L_0x5654b0ea19e0, 7, 1;
L_0x5654b0e9c1b0 .part v0x5654b0e97960_0, 8, 1;
L_0x5654b0e9c9f0 .part L_0x5654b0ea19e0, 8, 1;
L_0x5654b0e9ca90 .part v0x5654b0e97960_0, 9, 1;
L_0x5654b0e9d2e0 .part L_0x5654b0ea19e0, 9, 1;
L_0x5654b0e9d380 .part v0x5654b0e97960_0, 10, 1;
L_0x5654b0e9cb30 .part L_0x5654b0ea19e0, 10, 1;
L_0x5654b0e9dc70 .part v0x5654b0e97960_0, 11, 1;
L_0x5654b0e9e570 .part L_0x5654b0ea19e0, 11, 1;
L_0x5654b0e9e610 .part v0x5654b0e97960_0, 12, 1;
L_0x5654b0e9ef20 .part L_0x5654b0ea19e0, 12, 1;
L_0x5654b0e9efc0 .part v0x5654b0e97960_0, 13, 1;
L_0x5654b0e9f8e0 .part L_0x5654b0ea19e0, 13, 1;
L_0x5654b0e9f980 .part v0x5654b0e97960_0, 14, 1;
L_0x5654b0ea06c0 .part L_0x5654b0ea19e0, 14, 1;
L_0x5654b0ea0760 .part v0x5654b0e97960_0, 15, 1;
L_0x5654b0ea1940 .part v0x5654b0e97960_0, 0, 1;
LS_0x5654b0ea19e0_0_0 .concat8 [ 1 1 1 1], L_0x5654b0ea18d0, L_0x5654b0e980c0, L_0x5654b0e989f0, L_0x5654b0e99330;
LS_0x5654b0ea19e0_0_4 .concat8 [ 1 1 1 1], L_0x5654b0e99c90, L_0x5654b0e9a600, L_0x5654b0e9aef0, L_0x5654b0e9b840;
LS_0x5654b0ea19e0_0_8 .concat8 [ 1 1 1 1], L_0x5654b0e9c0a0, L_0x5654b0e9c980, L_0x5654b0e9d270, L_0x5654b0e9dc00;
LS_0x5654b0ea19e0_0_12 .concat8 [ 1 1 1 1], L_0x5654b0e9e500, L_0x5654b0e9eeb0, L_0x5654b0e9f870, L_0x5654b0ea0650;
L_0x5654b0ea19e0 .concat8 [ 4 4 4 4], LS_0x5654b0ea19e0_0_0, LS_0x5654b0ea19e0_0_4, LS_0x5654b0ea19e0_0_8, LS_0x5654b0ea19e0_0_12;
LS_0x5654b0ea2520_0_0 .concat8 [ 1 1 1 1], v0x5654b0e6d880_0, v0x5654b0e70140_0, v0x5654b0e72b30_0, v0x5654b0e75510_0;
LS_0x5654b0ea2520_0_4 .concat8 [ 1 1 1 1], v0x5654b0e78010_0, v0x5654b0e7aa10_0, v0x5654b0e7d350_0, v0x5654b0e7fc90_0;
LS_0x5654b0ea2520_0_8 .concat8 [ 1 1 1 1], v0x5654b0e82ac0_0, v0x5654b0e85610_0, v0x5654b0e87fe0_0, v0x5654b0e8a9b0_0;
LS_0x5654b0ea2520_0_12 .concat8 [ 1 1 1 1], v0x5654b0e8d380_0, v0x5654b0e8fd50_0, v0x5654b0e92720_0, v0x5654b0e950f0_0;
L_0x5654b0ea2520 .concat8 [ 4 4 4 4], LS_0x5654b0ea2520_0_0, LS_0x5654b0ea2520_0_4, LS_0x5654b0ea2520_0_8, LS_0x5654b0ea2520_0_12;
S_0x5654b0e4f530 .scope module, "pc_slice_0" "pc_slice0" 3 71, 3 40 0, S_0x5654b0e30300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 1 "inc";
    .port_info 5 /INPUT 1 "sub";
    .port_info 6 /INPUT 1 "offset";
    .port_info 7 /OUTPUT 1 "cout";
    .port_info 8 /OUTPUT 1 "pc";
L_0x5654b0ea1260 .functor OR 1, v0x5654b0e978c0_0, L_0x5654b0ea0970, C4<0>, C4<0>;
L_0x7fd2bb097018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5654b0e6db00_0 .net "cin", 0 0, L_0x7fd2bb097018;  1 drivers
v0x5654b0e6dc10_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e6dcd0_0 .net "cout", 0 0, L_0x5654b0ea18d0;  1 drivers
v0x5654b0e6ddc0_0 .net "in", 0 0, L_0x5654b0ea1560;  1 drivers
v0x5654b0e6de60_0 .net "inc", 0 0, v0x5654b0e978c0_0;  alias, 1 drivers
v0x5654b0e6df50_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e6dff0_0 .net "offset", 0 0, L_0x5654b0ea1940;  1 drivers
v0x5654b0e6e090_0 .net "or2_0", 0 0, L_0x5654b0ea1260;  1 drivers
v0x5654b0e6e130_0 .net "pc", 0 0, v0x5654b0e6d880_0;  1 drivers
v0x5654b0e6e1d0_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
v0x5654b0e6e270_0 .net "sub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
S_0x5654b0e4cef0 .scope module, "addsub_0" "addsub" 3 47, 3 16 0, S_0x5654b0e4f530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
L_0x5654b0ea12f0 .functor XOR 1, v0x5654b0e97b40_0, L_0x5654b0ea1940, C4<0>, C4<0>;
v0x5654b0e6ce60_0 .net "addsub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
v0x5654b0e6cf40_0 .net "cin", 0 0, L_0x7fd2bb097018;  alias, 1 drivers
v0x5654b0e6d000_0 .net "cout", 0 0, L_0x5654b0ea18d0;  alias, 1 drivers
v0x5654b0e6d0a0_0 .net "i0", 0 0, v0x5654b0e6d880_0;  alias, 1 drivers
v0x5654b0e6d140_0 .net "i1", 0 0, L_0x5654b0ea1940;  alias, 1 drivers
v0x5654b0e6d230_0 .net "sumdiff", 0 0, L_0x5654b0ea1560;  alias, 1 drivers
v0x5654b0e6d2d0_0 .net "t", 0 0, L_0x5654b0ea12f0;  1 drivers
S_0x5654b0e4a8b0 .scope module, "fa0" "fa" 3 23, 3 1 0, S_0x5654b0e4cef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5654b0ea1440 .functor XOR 1, v0x5654b0e6d880_0, L_0x5654b0ea12f0, C4<0>, C4<0>;
L_0x5654b0ea1560 .functor XOR 1, L_0x5654b0ea1440, L_0x7fd2bb097018, C4<0>, C4<0>;
L_0x5654b0ea1680 .functor AND 1, v0x5654b0e6d880_0, L_0x5654b0ea12f0, C4<1>, C4<1>;
L_0x5654b0ea17a0 .functor AND 1, L_0x5654b0ea1440, L_0x7fd2bb097018, C4<1>, C4<1>;
L_0x5654b0ea18d0 .functor OR 1, L_0x5654b0ea1680, L_0x5654b0ea17a0, C4<0>, C4<0>;
v0x5654b0e3a920_0 .net "cin", 0 0, L_0x7fd2bb097018;  alias, 1 drivers
v0x5654b0e382e0_0 .net "cout", 0 0, L_0x5654b0ea18d0;  alias, 1 drivers
v0x5654b0e35ca0_0 .net "i0", 0 0, v0x5654b0e6d880_0;  alias, 1 drivers
v0x5654b0e33660_0 .net "i1", 0 0, L_0x5654b0ea12f0;  alias, 1 drivers
v0x5654b0e31050_0 .net "sum", 0 0, L_0x5654b0ea1560;  alias, 1 drivers
v0x5654b0e551d0_0 .net "t0", 0 0, L_0x5654b0ea1440;  1 drivers
v0x5654b0e6cc40_0 .net "t1", 0 0, L_0x5654b0ea1680;  1 drivers
v0x5654b0e6cd00_0 .net "t2", 0 0, L_0x5654b0ea17a0;  1 drivers
S_0x5654b0e6d3a0 .scope module, "dfrl_0" "dfrl" 3 50, 3 53 0, S_0x5654b0e4f530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x5654b0e6d5f0_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e6d6d0_0 .net "d", 0 0, L_0x5654b0ea1560;  alias, 1 drivers
v0x5654b0e6d7e0_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e6d880_0 .var "q", 0 0;
v0x5654b0e6d970_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
E_0x5654b0ddd250 .event posedge, v0x5654b0e6d970_0, v0x5654b0e6d5f0_0;
S_0x5654b0e6e3c0 .scope generate, "pc_slices[1]" "pc_slices[1]" 3 75, 3 75 0, S_0x5654b0e30300;
 .timescale 0 0;
P_0x5654b0e6e590 .param/l "i" 0 3 75, +C4<01>;
S_0x5654b0e6e650 .scope module, "pc_slice_1" "pc_slice" 3 76, 3 26 0, S_0x5654b0e6e3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 1 "inc";
    .port_info 5 /INPUT 1 "sub";
    .port_info 6 /INPUT 1 "offset";
    .port_info 7 /OUTPUT 1 "cout";
    .port_info 8 /OUTPUT 1 "pc";
L_0x5654b0e3c210 .functor NOT 1, v0x5654b0e97b40_0, C4<0>, C4<0>, C4<0>;
L_0x5654b0e39bd0 .functor AND 1, v0x5654b0e978c0_0, L_0x5654b0e37590, C4<1>, C4<1>;
L_0x5654b0e37590 .functor NOT 1, L_0x5654b0ea0970, C4<0>, C4<0>, C4<0>;
v0x5654b0e703d0_0 .net *"_ivl_2", 0 0, L_0x5654b0e37590;  1 drivers
v0x5654b0e704d0_0 .net "and2_0", 0 0, L_0x5654b0e39bd0;  1 drivers
v0x5654b0e70590_0 .net "cin", 0 0, L_0x5654b0e98130;  1 drivers
v0x5654b0e70680_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e70720_0 .net "cout", 0 0, L_0x5654b0e980c0;  1 drivers
v0x5654b0e70860_0 .net "in", 0 0, L_0x5654b0e301e0;  1 drivers
v0x5654b0e70900_0 .net "inc", 0 0, v0x5654b0e978c0_0;  alias, 1 drivers
v0x5654b0e709a0_0 .net "inc_", 0 0, L_0x5654b0e3c210;  1 drivers
v0x5654b0e70a40_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e70ae0_0 .net "offset", 0 0, L_0x5654b0e981d0;  1 drivers
v0x5654b0e70b80_0 .net "pc", 0 0, v0x5654b0e70140_0;  1 drivers
v0x5654b0e70c20_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
v0x5654b0e70cc0_0 .net "sub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
S_0x5654b0e6e960 .scope module, "addsub_0" "addsub" 3 34, 3 16 0, S_0x5654b0e6e650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
L_0x5654b0e34f50 .functor XOR 1, v0x5654b0e97b40_0, L_0x5654b0e981d0, C4<0>, C4<0>;
v0x5654b0e6f5d0_0 .net "addsub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
v0x5654b0e6f6e0_0 .net "cin", 0 0, L_0x5654b0e98130;  alias, 1 drivers
v0x5654b0e6f7a0_0 .net "cout", 0 0, L_0x5654b0e980c0;  alias, 1 drivers
v0x5654b0e6f870_0 .net "i0", 0 0, v0x5654b0e70140_0;  alias, 1 drivers
v0x5654b0e6f940_0 .net "i1", 0 0, L_0x5654b0e981d0;  alias, 1 drivers
v0x5654b0e6fa30_0 .net "sumdiff", 0 0, L_0x5654b0e301e0;  alias, 1 drivers
v0x5654b0e6fad0_0 .net "t", 0 0, L_0x5654b0e34f50;  1 drivers
S_0x5654b0e6ec00 .scope module, "fa0" "fa" 3 23, 3 1 0, S_0x5654b0e6e960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5654b0e32910 .functor XOR 1, v0x5654b0e70140_0, L_0x5654b0e34f50, C4<0>, C4<0>;
L_0x5654b0e301e0 .functor XOR 1, L_0x5654b0e32910, L_0x5654b0e98130, C4<0>, C4<0>;
L_0x5654b0e56e00 .functor AND 1, v0x5654b0e70140_0, L_0x5654b0e34f50, C4<1>, C4<1>;
L_0x5654b0e97f90 .functor AND 1, L_0x5654b0e32910, L_0x5654b0e98130, C4<1>, C4<1>;
L_0x5654b0e980c0 .functor OR 1, L_0x5654b0e56e00, L_0x5654b0e97f90, C4<0>, C4<0>;
v0x5654b0e6eeb0_0 .net "cin", 0 0, L_0x5654b0e98130;  alias, 1 drivers
v0x5654b0e6ef90_0 .net "cout", 0 0, L_0x5654b0e980c0;  alias, 1 drivers
v0x5654b0e6f050_0 .net "i0", 0 0, v0x5654b0e70140_0;  alias, 1 drivers
v0x5654b0e6f120_0 .net "i1", 0 0, L_0x5654b0e34f50;  alias, 1 drivers
v0x5654b0e6f1e0_0 .net "sum", 0 0, L_0x5654b0e301e0;  alias, 1 drivers
v0x5654b0e6f2f0_0 .net "t0", 0 0, L_0x5654b0e32910;  1 drivers
v0x5654b0e6f3b0_0 .net "t1", 0 0, L_0x5654b0e56e00;  1 drivers
v0x5654b0e6f470_0 .net "t2", 0 0, L_0x5654b0e97f90;  1 drivers
S_0x5654b0e6fba0 .scope module, "dfrl_0" "dfrl" 3 37, 3 53 0, S_0x5654b0e6e650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x5654b0e6fe50_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e6ff40_0 .net "d", 0 0, L_0x5654b0e301e0;  alias, 1 drivers
v0x5654b0e70050_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e70140_0 .var "q", 0 0;
v0x5654b0e70230_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
S_0x5654b0e70e40 .scope generate, "pc_slices[2]" "pc_slices[2]" 3 75, 3 75 0, S_0x5654b0e30300;
 .timescale 0 0;
P_0x5654b0e70ff0 .param/l "i" 0 3 75, +C4<010>;
S_0x5654b0e710b0 .scope module, "pc_slice_1" "pc_slice" 3 76, 3 26 0, S_0x5654b0e70e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 1 "inc";
    .port_info 5 /INPUT 1 "sub";
    .port_info 6 /INPUT 1 "offset";
    .port_info 7 /OUTPUT 1 "cout";
    .port_info 8 /OUTPUT 1 "pc";
L_0x5654b0e98270 .functor NOT 1, v0x5654b0e97b40_0, C4<0>, C4<0>, C4<0>;
L_0x5654b0e982e0 .functor AND 1, v0x5654b0e978c0_0, L_0x5654b0e98370, C4<1>, C4<1>;
L_0x5654b0e98370 .functor NOT 1, L_0x5654b0ea0970, C4<0>, C4<0>, C4<0>;
v0x5654b0e72db0_0 .net *"_ivl_2", 0 0, L_0x5654b0e98370;  1 drivers
v0x5654b0e72eb0_0 .net "and2_0", 0 0, L_0x5654b0e982e0;  1 drivers
v0x5654b0e72f70_0 .net "cin", 0 0, L_0x5654b0e98a60;  1 drivers
v0x5654b0e73010_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e730b0_0 .net "cout", 0 0, L_0x5654b0e989f0;  1 drivers
v0x5654b0e731f0_0 .net "in", 0 0, L_0x5654b0e98680;  1 drivers
v0x5654b0e73290_0 .net "inc", 0 0, v0x5654b0e978c0_0;  alias, 1 drivers
v0x5654b0e73380_0 .net "inc_", 0 0, L_0x5654b0e98270;  1 drivers
v0x5654b0e73420_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e73550_0 .net "offset", 0 0, L_0x5654b0e98b00;  1 drivers
v0x5654b0e735f0_0 .net "pc", 0 0, v0x5654b0e72b30_0;  1 drivers
v0x5654b0e73690_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
v0x5654b0e73730_0 .net "sub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
S_0x5654b0e713c0 .scope module, "addsub_0" "addsub" 3 34, 3 16 0, S_0x5654b0e710b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
L_0x5654b0e98430 .functor XOR 1, v0x5654b0e97b40_0, L_0x5654b0e98b00, C4<0>, C4<0>;
v0x5654b0e71fd0_0 .net "addsub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
v0x5654b0e72120_0 .net "cin", 0 0, L_0x5654b0e98a60;  alias, 1 drivers
v0x5654b0e721e0_0 .net "cout", 0 0, L_0x5654b0e989f0;  alias, 1 drivers
v0x5654b0e72280_0 .net "i0", 0 0, v0x5654b0e72b30_0;  alias, 1 drivers
v0x5654b0e72350_0 .net "i1", 0 0, L_0x5654b0e98b00;  alias, 1 drivers
v0x5654b0e723f0_0 .net "sumdiff", 0 0, L_0x5654b0e98680;  alias, 1 drivers
v0x5654b0e72490_0 .net "t", 0 0, L_0x5654b0e98430;  1 drivers
S_0x5654b0e71660 .scope module, "fa0" "fa" 3 23, 3 1 0, S_0x5654b0e713c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5654b0e98560 .functor XOR 1, v0x5654b0e72b30_0, L_0x5654b0e98430, C4<0>, C4<0>;
L_0x5654b0e98680 .functor XOR 1, L_0x5654b0e98560, L_0x5654b0e98a60, C4<0>, C4<0>;
L_0x5654b0e987a0 .functor AND 1, v0x5654b0e72b30_0, L_0x5654b0e98430, C4<1>, C4<1>;
L_0x5654b0e988c0 .functor AND 1, L_0x5654b0e98560, L_0x5654b0e98a60, C4<1>, C4<1>;
L_0x5654b0e989f0 .functor OR 1, L_0x5654b0e987a0, L_0x5654b0e988c0, C4<0>, C4<0>;
v0x5654b0e718e0_0 .net "cin", 0 0, L_0x5654b0e98a60;  alias, 1 drivers
v0x5654b0e719c0_0 .net "cout", 0 0, L_0x5654b0e989f0;  alias, 1 drivers
v0x5654b0e71a80_0 .net "i0", 0 0, v0x5654b0e72b30_0;  alias, 1 drivers
v0x5654b0e71b20_0 .net "i1", 0 0, L_0x5654b0e98430;  alias, 1 drivers
v0x5654b0e71be0_0 .net "sum", 0 0, L_0x5654b0e98680;  alias, 1 drivers
v0x5654b0e71cf0_0 .net "t0", 0 0, L_0x5654b0e98560;  1 drivers
v0x5654b0e71db0_0 .net "t1", 0 0, L_0x5654b0e987a0;  1 drivers
v0x5654b0e71e70_0 .net "t2", 0 0, L_0x5654b0e988c0;  1 drivers
S_0x5654b0e72560 .scope module, "dfrl_0" "dfrl" 3 37, 3 53 0, S_0x5654b0e710b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x5654b0e72810_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e72940_0 .net "d", 0 0, L_0x5654b0e98680;  alias, 1 drivers
v0x5654b0e72a00_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e72b30_0 .var "q", 0 0;
v0x5654b0e72bd0_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
S_0x5654b0e738d0 .scope generate, "pc_slices[3]" "pc_slices[3]" 3 75, 3 75 0, S_0x5654b0e30300;
 .timescale 0 0;
P_0x5654b0e73a80 .param/l "i" 0 3 75, +C4<011>;
S_0x5654b0e73b60 .scope module, "pc_slice_1" "pc_slice" 3 76, 3 26 0, S_0x5654b0e738d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 1 "inc";
    .port_info 5 /INPUT 1 "sub";
    .port_info 6 /INPUT 1 "offset";
    .port_info 7 /OUTPUT 1 "cout";
    .port_info 8 /OUTPUT 1 "pc";
L_0x5654b0e98bd0 .functor NOT 1, v0x5654b0e97b40_0, C4<0>, C4<0>, C4<0>;
L_0x5654b0e98c40 .functor AND 1, v0x5654b0e978c0_0, L_0x5654b0e98cb0, C4<1>, C4<1>;
L_0x5654b0e98cb0 .functor NOT 1, L_0x5654b0ea0970, C4<0>, C4<0>, C4<0>;
v0x5654b0e75750_0 .net *"_ivl_2", 0 0, L_0x5654b0e98cb0;  1 drivers
v0x5654b0e75850_0 .net "and2_0", 0 0, L_0x5654b0e98c40;  1 drivers
v0x5654b0e75910_0 .net "cin", 0 0, L_0x5654b0e993a0;  1 drivers
v0x5654b0e75a00_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e75aa0_0 .net "cout", 0 0, L_0x5654b0e99330;  1 drivers
v0x5654b0e75be0_0 .net "in", 0 0, L_0x5654b0e98fc0;  1 drivers
v0x5654b0e75c80_0 .net "inc", 0 0, v0x5654b0e978c0_0;  alias, 1 drivers
v0x5654b0e75d20_0 .net "inc_", 0 0, L_0x5654b0e98bd0;  1 drivers
v0x5654b0e75dc0_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e75ef0_0 .net "offset", 0 0, L_0x5654b0e99440;  1 drivers
v0x5654b0e75f90_0 .net "pc", 0 0, v0x5654b0e75510_0;  1 drivers
v0x5654b0e76030_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
v0x5654b0e760d0_0 .net "sub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
S_0x5654b0e73e70 .scope module, "addsub_0" "addsub" 3 34, 3 16 0, S_0x5654b0e73b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
L_0x5654b0e98d70 .functor XOR 1, v0x5654b0e97b40_0, L_0x5654b0e99440, C4<0>, C4<0>;
v0x5654b0e74a80_0 .net "addsub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
v0x5654b0e74b40_0 .net "cin", 0 0, L_0x5654b0e993a0;  alias, 1 drivers
v0x5654b0e74c00_0 .net "cout", 0 0, L_0x5654b0e99330;  alias, 1 drivers
v0x5654b0e74ca0_0 .net "i0", 0 0, v0x5654b0e75510_0;  alias, 1 drivers
v0x5654b0e74d70_0 .net "i1", 0 0, L_0x5654b0e99440;  alias, 1 drivers
v0x5654b0e74e60_0 .net "sumdiff", 0 0, L_0x5654b0e98fc0;  alias, 1 drivers
v0x5654b0e74f00_0 .net "t", 0 0, L_0x5654b0e98d70;  1 drivers
S_0x5654b0e74110 .scope module, "fa0" "fa" 3 23, 3 1 0, S_0x5654b0e73e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5654b0e98ea0 .functor XOR 1, v0x5654b0e75510_0, L_0x5654b0e98d70, C4<0>, C4<0>;
L_0x5654b0e98fc0 .functor XOR 1, L_0x5654b0e98ea0, L_0x5654b0e993a0, C4<0>, C4<0>;
L_0x5654b0e990e0 .functor AND 1, v0x5654b0e75510_0, L_0x5654b0e98d70, C4<1>, C4<1>;
L_0x5654b0e99200 .functor AND 1, L_0x5654b0e98ea0, L_0x5654b0e993a0, C4<1>, C4<1>;
L_0x5654b0e99330 .functor OR 1, L_0x5654b0e990e0, L_0x5654b0e99200, C4<0>, C4<0>;
v0x5654b0e74390_0 .net "cin", 0 0, L_0x5654b0e993a0;  alias, 1 drivers
v0x5654b0e74470_0 .net "cout", 0 0, L_0x5654b0e99330;  alias, 1 drivers
v0x5654b0e74530_0 .net "i0", 0 0, v0x5654b0e75510_0;  alias, 1 drivers
v0x5654b0e745d0_0 .net "i1", 0 0, L_0x5654b0e98d70;  alias, 1 drivers
v0x5654b0e74690_0 .net "sum", 0 0, L_0x5654b0e98fc0;  alias, 1 drivers
v0x5654b0e747a0_0 .net "t0", 0 0, L_0x5654b0e98ea0;  1 drivers
v0x5654b0e74860_0 .net "t1", 0 0, L_0x5654b0e990e0;  1 drivers
v0x5654b0e74920_0 .net "t2", 0 0, L_0x5654b0e99200;  1 drivers
S_0x5654b0e75010 .scope module, "dfrl_0" "dfrl" 3 37, 3 53 0, S_0x5654b0e73b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x5654b0e752c0_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e75360_0 .net "d", 0 0, L_0x5654b0e98fc0;  alias, 1 drivers
v0x5654b0e75470_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e75510_0 .var "q", 0 0;
v0x5654b0e75600_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
S_0x5654b0e76270 .scope generate, "pc_slices[4]" "pc_slices[4]" 3 75, 3 75 0, S_0x5654b0e30300;
 .timescale 0 0;
P_0x5654b0e76470 .param/l "i" 0 3 75, +C4<0100>;
S_0x5654b0e76550 .scope module, "pc_slice_1" "pc_slice" 3 76, 3 26 0, S_0x5654b0e76270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 1 "inc";
    .port_info 5 /INPUT 1 "sub";
    .port_info 6 /INPUT 1 "offset";
    .port_info 7 /OUTPUT 1 "cout";
    .port_info 8 /OUTPUT 1 "pc";
L_0x5654b0e995b0 .functor NOT 1, v0x5654b0e97b40_0, C4<0>, C4<0>, C4<0>;
L_0x5654b0e99620 .functor AND 1, v0x5654b0e978c0_0, L_0x5654b0e996b0, C4<1>, C4<1>;
L_0x5654b0e996b0 .functor NOT 1, L_0x5654b0ea0970, C4<0>, C4<0>, C4<0>;
v0x5654b0e78360_0 .net *"_ivl_2", 0 0, L_0x5654b0e996b0;  1 drivers
v0x5654b0e78460_0 .net "and2_0", 0 0, L_0x5654b0e99620;  1 drivers
v0x5654b0e78520_0 .net "cin", 0 0, L_0x5654b0e99d00;  1 drivers
v0x5654b0e78610_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e786b0_0 .net "cout", 0 0, L_0x5654b0e99c90;  1 drivers
v0x5654b0e787f0_0 .net "in", 0 0, L_0x5654b0e99920;  1 drivers
v0x5654b0e78890_0 .net "inc", 0 0, v0x5654b0e978c0_0;  alias, 1 drivers
v0x5654b0e78930_0 .net "inc_", 0 0, L_0x5654b0e995b0;  1 drivers
v0x5654b0e789d0_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e78a70_0 .net "offset", 0 0, L_0x5654b0e99e30;  1 drivers
v0x5654b0e78b10_0 .net "pc", 0 0, v0x5654b0e78010_0;  1 drivers
v0x5654b0e78bb0_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
v0x5654b0e78c50_0 .net "sub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
S_0x5654b0e76860 .scope module, "addsub_0" "addsub" 3 34, 3 16 0, S_0x5654b0e76550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
L_0x5654b0e99720 .functor XOR 1, v0x5654b0e97b40_0, L_0x5654b0e99e30, C4<0>, C4<0>;
v0x5654b0e77470_0 .net "addsub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
v0x5654b0e77530_0 .net "cin", 0 0, L_0x5654b0e99d00;  alias, 1 drivers
v0x5654b0e775f0_0 .net "cout", 0 0, L_0x5654b0e99c90;  alias, 1 drivers
v0x5654b0e77690_0 .net "i0", 0 0, v0x5654b0e78010_0;  alias, 1 drivers
v0x5654b0e77760_0 .net "i1", 0 0, L_0x5654b0e99e30;  alias, 1 drivers
v0x5654b0e77850_0 .net "sumdiff", 0 0, L_0x5654b0e99920;  alias, 1 drivers
v0x5654b0e778f0_0 .net "t", 0 0, L_0x5654b0e99720;  1 drivers
S_0x5654b0e76b00 .scope module, "fa0" "fa" 3 23, 3 1 0, S_0x5654b0e76860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5654b0e99800 .functor XOR 1, v0x5654b0e78010_0, L_0x5654b0e99720, C4<0>, C4<0>;
L_0x5654b0e99920 .functor XOR 1, L_0x5654b0e99800, L_0x5654b0e99d00, C4<0>, C4<0>;
L_0x5654b0e99a40 .functor AND 1, v0x5654b0e78010_0, L_0x5654b0e99720, C4<1>, C4<1>;
L_0x5654b0e99b60 .functor AND 1, L_0x5654b0e99800, L_0x5654b0e99d00, C4<1>, C4<1>;
L_0x5654b0e99c90 .functor OR 1, L_0x5654b0e99a40, L_0x5654b0e99b60, C4<0>, C4<0>;
v0x5654b0e76d80_0 .net "cin", 0 0, L_0x5654b0e99d00;  alias, 1 drivers
v0x5654b0e76e60_0 .net "cout", 0 0, L_0x5654b0e99c90;  alias, 1 drivers
v0x5654b0e76f20_0 .net "i0", 0 0, v0x5654b0e78010_0;  alias, 1 drivers
v0x5654b0e76fc0_0 .net "i1", 0 0, L_0x5654b0e99720;  alias, 1 drivers
v0x5654b0e77080_0 .net "sum", 0 0, L_0x5654b0e99920;  alias, 1 drivers
v0x5654b0e77190_0 .net "t0", 0 0, L_0x5654b0e99800;  1 drivers
v0x5654b0e77250_0 .net "t1", 0 0, L_0x5654b0e99a40;  1 drivers
v0x5654b0e77310_0 .net "t2", 0 0, L_0x5654b0e99b60;  1 drivers
S_0x5654b0e77a00 .scope module, "dfrl_0" "dfrl" 3 37, 3 53 0, S_0x5654b0e76550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x5654b0e77cb0_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e77d50_0 .net "d", 0 0, L_0x5654b0e99920;  alias, 1 drivers
v0x5654b0e77e60_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e78010_0 .var "q", 0 0;
v0x5654b0e78100_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
S_0x5654b0e78df0 .scope generate, "pc_slices[5]" "pc_slices[5]" 3 75, 3 75 0, S_0x5654b0e30300;
 .timescale 0 0;
P_0x5654b0e73330 .param/l "i" 0 3 75, +C4<0101>;
S_0x5654b0e79030 .scope module, "pc_slice_1" "pc_slice" 3 76, 3 26 0, S_0x5654b0e78df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 1 "inc";
    .port_info 5 /INPUT 1 "sub";
    .port_info 6 /INPUT 1 "offset";
    .port_info 7 /OUTPUT 1 "cout";
    .port_info 8 /OUTPUT 1 "pc";
L_0x5654b0e99f20 .functor NOT 1, v0x5654b0e97b40_0, C4<0>, C4<0>, C4<0>;
L_0x5654b0e99f90 .functor AND 1, v0x5654b0e978c0_0, L_0x5654b0e9a020, C4<1>, C4<1>;
L_0x5654b0e9a020 .functor NOT 1, L_0x5654b0ea0970, C4<0>, C4<0>, C4<0>;
v0x5654b0e7ac50_0 .net *"_ivl_2", 0 0, L_0x5654b0e9a020;  1 drivers
v0x5654b0e7ad50_0 .net "and2_0", 0 0, L_0x5654b0e99f90;  1 drivers
v0x5654b0e7ae10_0 .net "cin", 0 0, L_0x5654b0e9a670;  1 drivers
v0x5654b0e7af00_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e7afa0_0 .net "cout", 0 0, L_0x5654b0e9a600;  1 drivers
v0x5654b0e7b0e0_0 .net "in", 0 0, L_0x5654b0e9a290;  1 drivers
v0x5654b0e7b180_0 .net "inc", 0 0, v0x5654b0e978c0_0;  alias, 1 drivers
v0x5654b0e7b220_0 .net "inc_", 0 0, L_0x5654b0e99f20;  1 drivers
v0x5654b0e7b2c0_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e7b360_0 .net "offset", 0 0, L_0x5654b0e9a710;  1 drivers
v0x5654b0e7b400_0 .net "pc", 0 0, v0x5654b0e7aa10_0;  1 drivers
v0x5654b0e7b4a0_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
v0x5654b0e7b540_0 .net "sub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
S_0x5654b0e79340 .scope module, "addsub_0" "addsub" 3 34, 3 16 0, S_0x5654b0e79030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
L_0x5654b0e9a090 .functor XOR 1, v0x5654b0e97b40_0, L_0x5654b0e9a710, C4<0>, C4<0>;
v0x5654b0e79f50_0 .net "addsub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
v0x5654b0e7a010_0 .net "cin", 0 0, L_0x5654b0e9a670;  alias, 1 drivers
v0x5654b0e7a0d0_0 .net "cout", 0 0, L_0x5654b0e9a600;  alias, 1 drivers
v0x5654b0e7a1a0_0 .net "i0", 0 0, v0x5654b0e7aa10_0;  alias, 1 drivers
v0x5654b0e7a270_0 .net "i1", 0 0, L_0x5654b0e9a710;  alias, 1 drivers
v0x5654b0e7a360_0 .net "sumdiff", 0 0, L_0x5654b0e9a290;  alias, 1 drivers
v0x5654b0e7a400_0 .net "t", 0 0, L_0x5654b0e9a090;  1 drivers
S_0x5654b0e795e0 .scope module, "fa0" "fa" 3 23, 3 1 0, S_0x5654b0e79340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5654b0e9a170 .functor XOR 1, v0x5654b0e7aa10_0, L_0x5654b0e9a090, C4<0>, C4<0>;
L_0x5654b0e9a290 .functor XOR 1, L_0x5654b0e9a170, L_0x5654b0e9a670, C4<0>, C4<0>;
L_0x5654b0e9a3b0 .functor AND 1, v0x5654b0e7aa10_0, L_0x5654b0e9a090, C4<1>, C4<1>;
L_0x5654b0e9a4d0 .functor AND 1, L_0x5654b0e9a170, L_0x5654b0e9a670, C4<1>, C4<1>;
L_0x5654b0e9a600 .functor OR 1, L_0x5654b0e9a3b0, L_0x5654b0e9a4d0, C4<0>, C4<0>;
v0x5654b0e79860_0 .net "cin", 0 0, L_0x5654b0e9a670;  alias, 1 drivers
v0x5654b0e79940_0 .net "cout", 0 0, L_0x5654b0e9a600;  alias, 1 drivers
v0x5654b0e79a00_0 .net "i0", 0 0, v0x5654b0e7aa10_0;  alias, 1 drivers
v0x5654b0e79aa0_0 .net "i1", 0 0, L_0x5654b0e9a090;  alias, 1 drivers
v0x5654b0e79b60_0 .net "sum", 0 0, L_0x5654b0e9a290;  alias, 1 drivers
v0x5654b0e79c70_0 .net "t0", 0 0, L_0x5654b0e9a170;  1 drivers
v0x5654b0e79d30_0 .net "t1", 0 0, L_0x5654b0e9a3b0;  1 drivers
v0x5654b0e79df0_0 .net "t2", 0 0, L_0x5654b0e9a4d0;  1 drivers
S_0x5654b0e7a510 .scope module, "dfrl_0" "dfrl" 3 37, 3 53 0, S_0x5654b0e79030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x5654b0e7a7c0_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e7a860_0 .net "d", 0 0, L_0x5654b0e9a290;  alias, 1 drivers
v0x5654b0e7a970_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e7aa10_0 .var "q", 0 0;
v0x5654b0e7ab00_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
S_0x5654b0e7b6e0 .scope generate, "pc_slices[6]" "pc_slices[6]" 3 75, 3 75 0, S_0x5654b0e30300;
 .timescale 0 0;
P_0x5654b0e7b890 .param/l "i" 0 3 75, +C4<0110>;
S_0x5654b0e7b970 .scope module, "pc_slice_1" "pc_slice" 3 76, 3 26 0, S_0x5654b0e7b6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 1 "inc";
    .port_info 5 /INPUT 1 "sub";
    .port_info 6 /INPUT 1 "offset";
    .port_info 7 /OUTPUT 1 "cout";
    .port_info 8 /OUTPUT 1 "pc";
L_0x5654b0e9a810 .functor NOT 1, v0x5654b0e97b40_0, C4<0>, C4<0>, C4<0>;
L_0x5654b0e9a880 .functor AND 1, v0x5654b0e978c0_0, L_0x5654b0e9a910, C4<1>, C4<1>;
L_0x5654b0e9a910 .functor NOT 1, L_0x5654b0ea0970, C4<0>, C4<0>, C4<0>;
v0x5654b0e7d590_0 .net *"_ivl_2", 0 0, L_0x5654b0e9a910;  1 drivers
v0x5654b0e7d690_0 .net "and2_0", 0 0, L_0x5654b0e9a880;  1 drivers
v0x5654b0e7d750_0 .net "cin", 0 0, L_0x5654b0e9af60;  1 drivers
v0x5654b0e7d840_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e7d8e0_0 .net "cout", 0 0, L_0x5654b0e9aef0;  1 drivers
v0x5654b0e7da20_0 .net "in", 0 0, L_0x5654b0e9ab80;  1 drivers
v0x5654b0e7dac0_0 .net "inc", 0 0, v0x5654b0e978c0_0;  alias, 1 drivers
v0x5654b0e7db60_0 .net "inc_", 0 0, L_0x5654b0e9a810;  1 drivers
v0x5654b0e7dc00_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e7dca0_0 .net "offset", 0 0, L_0x5654b0e9b000;  1 drivers
v0x5654b0e7dd40_0 .net "pc", 0 0, v0x5654b0e7d350_0;  1 drivers
v0x5654b0e7dde0_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
v0x5654b0e7de80_0 .net "sub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
S_0x5654b0e7bc80 .scope module, "addsub_0" "addsub" 3 34, 3 16 0, S_0x5654b0e7b970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
L_0x5654b0e9a980 .functor XOR 1, v0x5654b0e97b40_0, L_0x5654b0e9b000, C4<0>, C4<0>;
v0x5654b0e7c890_0 .net "addsub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
v0x5654b0e7c950_0 .net "cin", 0 0, L_0x5654b0e9af60;  alias, 1 drivers
v0x5654b0e7ca10_0 .net "cout", 0 0, L_0x5654b0e9aef0;  alias, 1 drivers
v0x5654b0e7cae0_0 .net "i0", 0 0, v0x5654b0e7d350_0;  alias, 1 drivers
v0x5654b0e7cbb0_0 .net "i1", 0 0, L_0x5654b0e9b000;  alias, 1 drivers
v0x5654b0e7cca0_0 .net "sumdiff", 0 0, L_0x5654b0e9ab80;  alias, 1 drivers
v0x5654b0e7cd40_0 .net "t", 0 0, L_0x5654b0e9a980;  1 drivers
S_0x5654b0e7bf20 .scope module, "fa0" "fa" 3 23, 3 1 0, S_0x5654b0e7bc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5654b0e9aa60 .functor XOR 1, v0x5654b0e7d350_0, L_0x5654b0e9a980, C4<0>, C4<0>;
L_0x5654b0e9ab80 .functor XOR 1, L_0x5654b0e9aa60, L_0x5654b0e9af60, C4<0>, C4<0>;
L_0x5654b0e9aca0 .functor AND 1, v0x5654b0e7d350_0, L_0x5654b0e9a980, C4<1>, C4<1>;
L_0x5654b0e9adc0 .functor AND 1, L_0x5654b0e9aa60, L_0x5654b0e9af60, C4<1>, C4<1>;
L_0x5654b0e9aef0 .functor OR 1, L_0x5654b0e9aca0, L_0x5654b0e9adc0, C4<0>, C4<0>;
v0x5654b0e7c1a0_0 .net "cin", 0 0, L_0x5654b0e9af60;  alias, 1 drivers
v0x5654b0e7c280_0 .net "cout", 0 0, L_0x5654b0e9aef0;  alias, 1 drivers
v0x5654b0e7c340_0 .net "i0", 0 0, v0x5654b0e7d350_0;  alias, 1 drivers
v0x5654b0e7c3e0_0 .net "i1", 0 0, L_0x5654b0e9a980;  alias, 1 drivers
v0x5654b0e7c4a0_0 .net "sum", 0 0, L_0x5654b0e9ab80;  alias, 1 drivers
v0x5654b0e7c5b0_0 .net "t0", 0 0, L_0x5654b0e9aa60;  1 drivers
v0x5654b0e7c670_0 .net "t1", 0 0, L_0x5654b0e9aca0;  1 drivers
v0x5654b0e7c730_0 .net "t2", 0 0, L_0x5654b0e9adc0;  1 drivers
S_0x5654b0e7ce50 .scope module, "dfrl_0" "dfrl" 3 37, 3 53 0, S_0x5654b0e7b970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x5654b0e7d100_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e7d1a0_0 .net "d", 0 0, L_0x5654b0e9ab80;  alias, 1 drivers
v0x5654b0e7d2b0_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e7d350_0 .var "q", 0 0;
v0x5654b0e7d440_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
S_0x5654b0e7e020 .scope generate, "pc_slices[7]" "pc_slices[7]" 3 75, 3 75 0, S_0x5654b0e30300;
 .timescale 0 0;
P_0x5654b0e7e1d0 .param/l "i" 0 3 75, +C4<0111>;
S_0x5654b0e7e2b0 .scope module, "pc_slice_1" "pc_slice" 3 76, 3 26 0, S_0x5654b0e7e020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 1 "inc";
    .port_info 5 /INPUT 1 "sub";
    .port_info 6 /INPUT 1 "offset";
    .port_info 7 /OUTPUT 1 "cout";
    .port_info 8 /OUTPUT 1 "pc";
L_0x5654b0e9b110 .functor NOT 1, v0x5654b0e97b40_0, C4<0>, C4<0>, C4<0>;
L_0x5654b0e9b180 .functor AND 1, v0x5654b0e978c0_0, L_0x5654b0e9b210, C4<1>, C4<1>;
L_0x5654b0e9b210 .functor NOT 1, L_0x5654b0ea0970, C4<0>, C4<0>, C4<0>;
v0x5654b0e7fed0_0 .net *"_ivl_2", 0 0, L_0x5654b0e9b210;  1 drivers
v0x5654b0e7ffd0_0 .net "and2_0", 0 0, L_0x5654b0e9b180;  1 drivers
v0x5654b0e80090_0 .net "cin", 0 0, L_0x5654b0e9b8b0;  1 drivers
v0x5654b0e80180_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e80220_0 .net "cout", 0 0, L_0x5654b0e9b840;  1 drivers
v0x5654b0e80360_0 .net "in", 0 0, L_0x5654b0e9b4d0;  1 drivers
v0x5654b0e80400_0 .net "inc", 0 0, v0x5654b0e978c0_0;  alias, 1 drivers
v0x5654b0e804a0_0 .net "inc_", 0 0, L_0x5654b0e9b110;  1 drivers
v0x5654b0e80540_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e80670_0 .net "offset", 0 0, L_0x5654b0e9b950;  1 drivers
v0x5654b0e80710_0 .net "pc", 0 0, v0x5654b0e7fc90_0;  1 drivers
v0x5654b0e807b0_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
v0x5654b0e80850_0 .net "sub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
S_0x5654b0e7e5c0 .scope module, "addsub_0" "addsub" 3 34, 3 16 0, S_0x5654b0e7e2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
L_0x5654b0e9b280 .functor XOR 1, v0x5654b0e97b40_0, L_0x5654b0e9b950, C4<0>, C4<0>;
v0x5654b0e7f1d0_0 .net "addsub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
v0x5654b0e7f290_0 .net "cin", 0 0, L_0x5654b0e9b8b0;  alias, 1 drivers
v0x5654b0e7f350_0 .net "cout", 0 0, L_0x5654b0e9b840;  alias, 1 drivers
v0x5654b0e7f420_0 .net "i0", 0 0, v0x5654b0e7fc90_0;  alias, 1 drivers
v0x5654b0e7f4f0_0 .net "i1", 0 0, L_0x5654b0e9b950;  alias, 1 drivers
v0x5654b0e7f5e0_0 .net "sumdiff", 0 0, L_0x5654b0e9b4d0;  alias, 1 drivers
v0x5654b0e7f680_0 .net "t", 0 0, L_0x5654b0e9b280;  1 drivers
S_0x5654b0e7e860 .scope module, "fa0" "fa" 3 23, 3 1 0, S_0x5654b0e7e5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5654b0e9b3b0 .functor XOR 1, v0x5654b0e7fc90_0, L_0x5654b0e9b280, C4<0>, C4<0>;
L_0x5654b0e9b4d0 .functor XOR 1, L_0x5654b0e9b3b0, L_0x5654b0e9b8b0, C4<0>, C4<0>;
L_0x5654b0e9b5f0 .functor AND 1, v0x5654b0e7fc90_0, L_0x5654b0e9b280, C4<1>, C4<1>;
L_0x5654b0e9b710 .functor AND 1, L_0x5654b0e9b3b0, L_0x5654b0e9b8b0, C4<1>, C4<1>;
L_0x5654b0e9b840 .functor OR 1, L_0x5654b0e9b5f0, L_0x5654b0e9b710, C4<0>, C4<0>;
v0x5654b0e7eae0_0 .net "cin", 0 0, L_0x5654b0e9b8b0;  alias, 1 drivers
v0x5654b0e7ebc0_0 .net "cout", 0 0, L_0x5654b0e9b840;  alias, 1 drivers
v0x5654b0e7ec80_0 .net "i0", 0 0, v0x5654b0e7fc90_0;  alias, 1 drivers
v0x5654b0e7ed20_0 .net "i1", 0 0, L_0x5654b0e9b280;  alias, 1 drivers
v0x5654b0e7ede0_0 .net "sum", 0 0, L_0x5654b0e9b4d0;  alias, 1 drivers
v0x5654b0e7eef0_0 .net "t0", 0 0, L_0x5654b0e9b3b0;  1 drivers
v0x5654b0e7efb0_0 .net "t1", 0 0, L_0x5654b0e9b5f0;  1 drivers
v0x5654b0e7f070_0 .net "t2", 0 0, L_0x5654b0e9b710;  1 drivers
S_0x5654b0e7f790 .scope module, "dfrl_0" "dfrl" 3 37, 3 53 0, S_0x5654b0e7e2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x5654b0e7fa40_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e7fae0_0 .net "d", 0 0, L_0x5654b0e9b4d0;  alias, 1 drivers
v0x5654b0e7fbf0_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e7fc90_0 .var "q", 0 0;
v0x5654b0e7fd80_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
S_0x5654b0e809f0 .scope generate, "pc_slices[8]" "pc_slices[8]" 3 75, 3 75 0, S_0x5654b0e30300;
 .timescale 0 0;
P_0x5654b0e76420 .param/l "i" 0 3 75, +C4<01000>;
S_0x5654b0e80cc0 .scope module, "pc_slice_1" "pc_slice" 3 76, 3 26 0, S_0x5654b0e809f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 1 "inc";
    .port_info 5 /INPUT 1 "sub";
    .port_info 6 /INPUT 1 "offset";
    .port_info 7 /OUTPUT 1 "cout";
    .port_info 8 /OUTPUT 1 "pc";
L_0x5654b0e9b0a0 .functor NOT 1, v0x5654b0e97b40_0, C4<0>, C4<0>, C4<0>;
L_0x5654b0e9ba70 .functor AND 1, v0x5654b0e978c0_0, L_0x5654b0e9bb00, C4<1>, C4<1>;
L_0x5654b0e9bb00 .functor NOT 1, L_0x5654b0ea0970, C4<0>, C4<0>, C4<0>;
v0x5654b0e82f10_0 .net *"_ivl_2", 0 0, L_0x5654b0e9bb00;  1 drivers
v0x5654b0e83010_0 .net "and2_0", 0 0, L_0x5654b0e9ba70;  1 drivers
v0x5654b0e830d0_0 .net "cin", 0 0, L_0x5654b0e9c110;  1 drivers
v0x5654b0e831c0_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e83260_0 .net "cout", 0 0, L_0x5654b0e9c0a0;  1 drivers
v0x5654b0e833a0_0 .net "in", 0 0, L_0x5654b0e9bd30;  1 drivers
v0x5654b0e83440_0 .net "inc", 0 0, v0x5654b0e978c0_0;  alias, 1 drivers
v0x5654b0e834e0_0 .net "inc_", 0 0, L_0x5654b0e9b0a0;  1 drivers
v0x5654b0e83580_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e83620_0 .net "offset", 0 0, L_0x5654b0e9c1b0;  1 drivers
v0x5654b0e836c0_0 .net "pc", 0 0, v0x5654b0e82ac0_0;  1 drivers
v0x5654b0e83760_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
v0x5654b0e83800_0 .net "sub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
S_0x5654b0e80fd0 .scope module, "addsub_0" "addsub" 3 34, 3 16 0, S_0x5654b0e80cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
L_0x5654b0e9bb70 .functor XOR 1, v0x5654b0e97b40_0, L_0x5654b0e9c1b0, C4<0>, C4<0>;
v0x5654b0e81be0_0 .net "addsub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
v0x5654b0e81ca0_0 .net "cin", 0 0, L_0x5654b0e9c110;  alias, 1 drivers
v0x5654b0e81d60_0 .net "cout", 0 0, L_0x5654b0e9c0a0;  alias, 1 drivers
v0x5654b0e81e30_0 .net "i0", 0 0, v0x5654b0e82ac0_0;  alias, 1 drivers
v0x5654b0e81f00_0 .net "i1", 0 0, L_0x5654b0e9c1b0;  alias, 1 drivers
v0x5654b0e81ff0_0 .net "sumdiff", 0 0, L_0x5654b0e9bd30;  alias, 1 drivers
v0x5654b0e82090_0 .net "t", 0 0, L_0x5654b0e9bb70;  1 drivers
S_0x5654b0e81270 .scope module, "fa0" "fa" 3 23, 3 1 0, S_0x5654b0e80fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5654b0e9bca0 .functor XOR 1, v0x5654b0e82ac0_0, L_0x5654b0e9bb70, C4<0>, C4<0>;
L_0x5654b0e9bd30 .functor XOR 1, L_0x5654b0e9bca0, L_0x5654b0e9c110, C4<0>, C4<0>;
L_0x5654b0e9be50 .functor AND 1, v0x5654b0e82ac0_0, L_0x5654b0e9bb70, C4<1>, C4<1>;
L_0x5654b0e9bf70 .functor AND 1, L_0x5654b0e9bca0, L_0x5654b0e9c110, C4<1>, C4<1>;
L_0x5654b0e9c0a0 .functor OR 1, L_0x5654b0e9be50, L_0x5654b0e9bf70, C4<0>, C4<0>;
v0x5654b0e814f0_0 .net "cin", 0 0, L_0x5654b0e9c110;  alias, 1 drivers
v0x5654b0e815d0_0 .net "cout", 0 0, L_0x5654b0e9c0a0;  alias, 1 drivers
v0x5654b0e81690_0 .net "i0", 0 0, v0x5654b0e82ac0_0;  alias, 1 drivers
v0x5654b0e81730_0 .net "i1", 0 0, L_0x5654b0e9bb70;  alias, 1 drivers
v0x5654b0e817f0_0 .net "sum", 0 0, L_0x5654b0e9bd30;  alias, 1 drivers
v0x5654b0e81900_0 .net "t0", 0 0, L_0x5654b0e9bca0;  1 drivers
v0x5654b0e819c0_0 .net "t1", 0 0, L_0x5654b0e9be50;  1 drivers
v0x5654b0e81a80_0 .net "t2", 0 0, L_0x5654b0e9bf70;  1 drivers
S_0x5654b0e821a0 .scope module, "dfrl_0" "dfrl" 3 37, 3 53 0, S_0x5654b0e80cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x5654b0e82450_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e82700_0 .net "d", 0 0, L_0x5654b0e9bd30;  alias, 1 drivers
v0x5654b0e82810_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e82ac0_0 .var "q", 0 0;
v0x5654b0e82bb0_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
S_0x5654b0e839a0 .scope generate, "pc_slices[9]" "pc_slices[9]" 3 75, 3 75 0, S_0x5654b0e30300;
 .timescale 0 0;
P_0x5654b0e83b50 .param/l "i" 0 3 75, +C4<01001>;
S_0x5654b0e83c30 .scope module, "pc_slice_1" "pc_slice" 3 76, 3 26 0, S_0x5654b0e839a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 1 "inc";
    .port_info 5 /INPUT 1 "sub";
    .port_info 6 /INPUT 1 "offset";
    .port_info 7 /OUTPUT 1 "cout";
    .port_info 8 /OUTPUT 1 "pc";
L_0x5654b0e9c2e0 .functor NOT 1, v0x5654b0e97b40_0, C4<0>, C4<0>, C4<0>;
L_0x5654b0e9c350 .functor AND 1, v0x5654b0e978c0_0, L_0x5654b0e9c3e0, C4<1>, C4<1>;
L_0x5654b0e9c3e0 .functor NOT 1, L_0x5654b0ea0970, C4<0>, C4<0>, C4<0>;
v0x5654b0e85850_0 .net *"_ivl_2", 0 0, L_0x5654b0e9c3e0;  1 drivers
v0x5654b0e85950_0 .net "and2_0", 0 0, L_0x5654b0e9c350;  1 drivers
v0x5654b0e85a10_0 .net "cin", 0 0, L_0x5654b0e9c9f0;  1 drivers
v0x5654b0e85b00_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e85ba0_0 .net "cout", 0 0, L_0x5654b0e9c980;  1 drivers
v0x5654b0e85ce0_0 .net "in", 0 0, L_0x5654b0e9c610;  1 drivers
v0x5654b0e85d80_0 .net "inc", 0 0, v0x5654b0e978c0_0;  alias, 1 drivers
v0x5654b0e85e20_0 .net "inc_", 0 0, L_0x5654b0e9c2e0;  1 drivers
v0x5654b0e85ec0_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e85ff0_0 .net "offset", 0 0, L_0x5654b0e9ca90;  1 drivers
v0x5654b0e86090_0 .net "pc", 0 0, v0x5654b0e85610_0;  1 drivers
v0x5654b0e86130_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
v0x5654b0e861d0_0 .net "sub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
S_0x5654b0e83f40 .scope module, "addsub_0" "addsub" 3 34, 3 16 0, S_0x5654b0e83c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
L_0x5654b0e9c450 .functor XOR 1, v0x5654b0e97b40_0, L_0x5654b0e9ca90, C4<0>, C4<0>;
v0x5654b0e84b50_0 .net "addsub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
v0x5654b0e84c10_0 .net "cin", 0 0, L_0x5654b0e9c9f0;  alias, 1 drivers
v0x5654b0e84cd0_0 .net "cout", 0 0, L_0x5654b0e9c980;  alias, 1 drivers
v0x5654b0e84da0_0 .net "i0", 0 0, v0x5654b0e85610_0;  alias, 1 drivers
v0x5654b0e84e70_0 .net "i1", 0 0, L_0x5654b0e9ca90;  alias, 1 drivers
v0x5654b0e84f60_0 .net "sumdiff", 0 0, L_0x5654b0e9c610;  alias, 1 drivers
v0x5654b0e85000_0 .net "t", 0 0, L_0x5654b0e9c450;  1 drivers
S_0x5654b0e841e0 .scope module, "fa0" "fa" 3 23, 3 1 0, S_0x5654b0e83f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5654b0e9c580 .functor XOR 1, v0x5654b0e85610_0, L_0x5654b0e9c450, C4<0>, C4<0>;
L_0x5654b0e9c610 .functor XOR 1, L_0x5654b0e9c580, L_0x5654b0e9c9f0, C4<0>, C4<0>;
L_0x5654b0e9c730 .functor AND 1, v0x5654b0e85610_0, L_0x5654b0e9c450, C4<1>, C4<1>;
L_0x5654b0e9c850 .functor AND 1, L_0x5654b0e9c580, L_0x5654b0e9c9f0, C4<1>, C4<1>;
L_0x5654b0e9c980 .functor OR 1, L_0x5654b0e9c730, L_0x5654b0e9c850, C4<0>, C4<0>;
v0x5654b0e84460_0 .net "cin", 0 0, L_0x5654b0e9c9f0;  alias, 1 drivers
v0x5654b0e84540_0 .net "cout", 0 0, L_0x5654b0e9c980;  alias, 1 drivers
v0x5654b0e84600_0 .net "i0", 0 0, v0x5654b0e85610_0;  alias, 1 drivers
v0x5654b0e846a0_0 .net "i1", 0 0, L_0x5654b0e9c450;  alias, 1 drivers
v0x5654b0e84760_0 .net "sum", 0 0, L_0x5654b0e9c610;  alias, 1 drivers
v0x5654b0e84870_0 .net "t0", 0 0, L_0x5654b0e9c580;  1 drivers
v0x5654b0e84930_0 .net "t1", 0 0, L_0x5654b0e9c730;  1 drivers
v0x5654b0e849f0_0 .net "t2", 0 0, L_0x5654b0e9c850;  1 drivers
S_0x5654b0e85110 .scope module, "dfrl_0" "dfrl" 3 37, 3 53 0, S_0x5654b0e83c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x5654b0e853c0_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e85460_0 .net "d", 0 0, L_0x5654b0e9c610;  alias, 1 drivers
v0x5654b0e85570_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e85610_0 .var "q", 0 0;
v0x5654b0e85700_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
S_0x5654b0e86370 .scope generate, "pc_slices[10]" "pc_slices[10]" 3 75, 3 75 0, S_0x5654b0e30300;
 .timescale 0 0;
P_0x5654b0e86520 .param/l "i" 0 3 75, +C4<01010>;
S_0x5654b0e86600 .scope module, "pc_slice_1" "pc_slice" 3 76, 3 26 0, S_0x5654b0e86370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 1 "inc";
    .port_info 5 /INPUT 1 "sub";
    .port_info 6 /INPUT 1 "offset";
    .port_info 7 /OUTPUT 1 "cout";
    .port_info 8 /OUTPUT 1 "pc";
L_0x5654b0e9cbd0 .functor NOT 1, v0x5654b0e97b40_0, C4<0>, C4<0>, C4<0>;
L_0x5654b0e9cc40 .functor AND 1, v0x5654b0e978c0_0, L_0x5654b0e9ccd0, C4<1>, C4<1>;
L_0x5654b0e9ccd0 .functor NOT 1, L_0x5654b0ea0970, C4<0>, C4<0>, C4<0>;
v0x5654b0e88220_0 .net *"_ivl_2", 0 0, L_0x5654b0e9ccd0;  1 drivers
v0x5654b0e88320_0 .net "and2_0", 0 0, L_0x5654b0e9cc40;  1 drivers
v0x5654b0e883e0_0 .net "cin", 0 0, L_0x5654b0e9d2e0;  1 drivers
v0x5654b0e884d0_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e88570_0 .net "cout", 0 0, L_0x5654b0e9d270;  1 drivers
v0x5654b0e886b0_0 .net "in", 0 0, L_0x5654b0e9cf00;  1 drivers
v0x5654b0e88750_0 .net "inc", 0 0, v0x5654b0e978c0_0;  alias, 1 drivers
v0x5654b0e887f0_0 .net "inc_", 0 0, L_0x5654b0e9cbd0;  1 drivers
v0x5654b0e88890_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e889c0_0 .net "offset", 0 0, L_0x5654b0e9d380;  1 drivers
v0x5654b0e88a60_0 .net "pc", 0 0, v0x5654b0e87fe0_0;  1 drivers
v0x5654b0e88b00_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
v0x5654b0e88ba0_0 .net "sub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
S_0x5654b0e86910 .scope module, "addsub_0" "addsub" 3 34, 3 16 0, S_0x5654b0e86600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
L_0x5654b0e9cd40 .functor XOR 1, v0x5654b0e97b40_0, L_0x5654b0e9d380, C4<0>, C4<0>;
v0x5654b0e87520_0 .net "addsub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
v0x5654b0e875e0_0 .net "cin", 0 0, L_0x5654b0e9d2e0;  alias, 1 drivers
v0x5654b0e876a0_0 .net "cout", 0 0, L_0x5654b0e9d270;  alias, 1 drivers
v0x5654b0e87770_0 .net "i0", 0 0, v0x5654b0e87fe0_0;  alias, 1 drivers
v0x5654b0e87840_0 .net "i1", 0 0, L_0x5654b0e9d380;  alias, 1 drivers
v0x5654b0e87930_0 .net "sumdiff", 0 0, L_0x5654b0e9cf00;  alias, 1 drivers
v0x5654b0e879d0_0 .net "t", 0 0, L_0x5654b0e9cd40;  1 drivers
S_0x5654b0e86bb0 .scope module, "fa0" "fa" 3 23, 3 1 0, S_0x5654b0e86910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5654b0e9ce70 .functor XOR 1, v0x5654b0e87fe0_0, L_0x5654b0e9cd40, C4<0>, C4<0>;
L_0x5654b0e9cf00 .functor XOR 1, L_0x5654b0e9ce70, L_0x5654b0e9d2e0, C4<0>, C4<0>;
L_0x5654b0e9d020 .functor AND 1, v0x5654b0e87fe0_0, L_0x5654b0e9cd40, C4<1>, C4<1>;
L_0x5654b0e9d140 .functor AND 1, L_0x5654b0e9ce70, L_0x5654b0e9d2e0, C4<1>, C4<1>;
L_0x5654b0e9d270 .functor OR 1, L_0x5654b0e9d020, L_0x5654b0e9d140, C4<0>, C4<0>;
v0x5654b0e86e30_0 .net "cin", 0 0, L_0x5654b0e9d2e0;  alias, 1 drivers
v0x5654b0e86f10_0 .net "cout", 0 0, L_0x5654b0e9d270;  alias, 1 drivers
v0x5654b0e86fd0_0 .net "i0", 0 0, v0x5654b0e87fe0_0;  alias, 1 drivers
v0x5654b0e87070_0 .net "i1", 0 0, L_0x5654b0e9cd40;  alias, 1 drivers
v0x5654b0e87130_0 .net "sum", 0 0, L_0x5654b0e9cf00;  alias, 1 drivers
v0x5654b0e87240_0 .net "t0", 0 0, L_0x5654b0e9ce70;  1 drivers
v0x5654b0e87300_0 .net "t1", 0 0, L_0x5654b0e9d020;  1 drivers
v0x5654b0e873c0_0 .net "t2", 0 0, L_0x5654b0e9d140;  1 drivers
S_0x5654b0e87ae0 .scope module, "dfrl_0" "dfrl" 3 37, 3 53 0, S_0x5654b0e86600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x5654b0e87d90_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e87e30_0 .net "d", 0 0, L_0x5654b0e9cf00;  alias, 1 drivers
v0x5654b0e87f40_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e87fe0_0 .var "q", 0 0;
v0x5654b0e880d0_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
S_0x5654b0e88d40 .scope generate, "pc_slices[11]" "pc_slices[11]" 3 75, 3 75 0, S_0x5654b0e30300;
 .timescale 0 0;
P_0x5654b0e88ef0 .param/l "i" 0 3 75, +C4<01011>;
S_0x5654b0e88fd0 .scope module, "pc_slice_1" "pc_slice" 3 76, 3 26 0, S_0x5654b0e88d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 1 "inc";
    .port_info 5 /INPUT 1 "sub";
    .port_info 6 /INPUT 1 "offset";
    .port_info 7 /OUTPUT 1 "cout";
    .port_info 8 /OUTPUT 1 "pc";
L_0x5654b0e9d4d0 .functor NOT 1, v0x5654b0e97b40_0, C4<0>, C4<0>, C4<0>;
L_0x5654b0e9d540 .functor AND 1, v0x5654b0e978c0_0, L_0x5654b0e9d5d0, C4<1>, C4<1>;
L_0x5654b0e9d5d0 .functor NOT 1, L_0x5654b0ea0970, C4<0>, C4<0>, C4<0>;
v0x5654b0e8abf0_0 .net *"_ivl_2", 0 0, L_0x5654b0e9d5d0;  1 drivers
v0x5654b0e8acf0_0 .net "and2_0", 0 0, L_0x5654b0e9d540;  1 drivers
v0x5654b0e8adb0_0 .net "cin", 0 0, L_0x5654b0e9cb30;  1 drivers
v0x5654b0e8aea0_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e8af40_0 .net "cout", 0 0, L_0x5654b0e9dc00;  1 drivers
v0x5654b0e8b080_0 .net "in", 0 0, L_0x5654b0e9d890;  1 drivers
v0x5654b0e8b120_0 .net "inc", 0 0, v0x5654b0e978c0_0;  alias, 1 drivers
v0x5654b0e8b1c0_0 .net "inc_", 0 0, L_0x5654b0e9d4d0;  1 drivers
v0x5654b0e8b260_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e8b390_0 .net "offset", 0 0, L_0x5654b0e9dc70;  1 drivers
v0x5654b0e8b430_0 .net "pc", 0 0, v0x5654b0e8a9b0_0;  1 drivers
v0x5654b0e8b4d0_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
v0x5654b0e8b570_0 .net "sub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
S_0x5654b0e892e0 .scope module, "addsub_0" "addsub" 3 34, 3 16 0, S_0x5654b0e88fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
L_0x5654b0e9d640 .functor XOR 1, v0x5654b0e97b40_0, L_0x5654b0e9dc70, C4<0>, C4<0>;
v0x5654b0e89ef0_0 .net "addsub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
v0x5654b0e89fb0_0 .net "cin", 0 0, L_0x5654b0e9cb30;  alias, 1 drivers
v0x5654b0e8a070_0 .net "cout", 0 0, L_0x5654b0e9dc00;  alias, 1 drivers
v0x5654b0e8a140_0 .net "i0", 0 0, v0x5654b0e8a9b0_0;  alias, 1 drivers
v0x5654b0e8a210_0 .net "i1", 0 0, L_0x5654b0e9dc70;  alias, 1 drivers
v0x5654b0e8a300_0 .net "sumdiff", 0 0, L_0x5654b0e9d890;  alias, 1 drivers
v0x5654b0e8a3a0_0 .net "t", 0 0, L_0x5654b0e9d640;  1 drivers
S_0x5654b0e89580 .scope module, "fa0" "fa" 3 23, 3 1 0, S_0x5654b0e892e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5654b0e9d770 .functor XOR 1, v0x5654b0e8a9b0_0, L_0x5654b0e9d640, C4<0>, C4<0>;
L_0x5654b0e9d890 .functor XOR 1, L_0x5654b0e9d770, L_0x5654b0e9cb30, C4<0>, C4<0>;
L_0x5654b0e9d9b0 .functor AND 1, v0x5654b0e8a9b0_0, L_0x5654b0e9d640, C4<1>, C4<1>;
L_0x5654b0e9dad0 .functor AND 1, L_0x5654b0e9d770, L_0x5654b0e9cb30, C4<1>, C4<1>;
L_0x5654b0e9dc00 .functor OR 1, L_0x5654b0e9d9b0, L_0x5654b0e9dad0, C4<0>, C4<0>;
v0x5654b0e89800_0 .net "cin", 0 0, L_0x5654b0e9cb30;  alias, 1 drivers
v0x5654b0e898e0_0 .net "cout", 0 0, L_0x5654b0e9dc00;  alias, 1 drivers
v0x5654b0e899a0_0 .net "i0", 0 0, v0x5654b0e8a9b0_0;  alias, 1 drivers
v0x5654b0e89a40_0 .net "i1", 0 0, L_0x5654b0e9d640;  alias, 1 drivers
v0x5654b0e89b00_0 .net "sum", 0 0, L_0x5654b0e9d890;  alias, 1 drivers
v0x5654b0e89c10_0 .net "t0", 0 0, L_0x5654b0e9d770;  1 drivers
v0x5654b0e89cd0_0 .net "t1", 0 0, L_0x5654b0e9d9b0;  1 drivers
v0x5654b0e89d90_0 .net "t2", 0 0, L_0x5654b0e9dad0;  1 drivers
S_0x5654b0e8a4b0 .scope module, "dfrl_0" "dfrl" 3 37, 3 53 0, S_0x5654b0e88fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x5654b0e8a760_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e8a800_0 .net "d", 0 0, L_0x5654b0e9d890;  alias, 1 drivers
v0x5654b0e8a910_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e8a9b0_0 .var "q", 0 0;
v0x5654b0e8aaa0_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
S_0x5654b0e8b710 .scope generate, "pc_slices[12]" "pc_slices[12]" 3 75, 3 75 0, S_0x5654b0e30300;
 .timescale 0 0;
P_0x5654b0e8b8c0 .param/l "i" 0 3 75, +C4<01100>;
S_0x5654b0e8b9a0 .scope module, "pc_slice_1" "pc_slice" 3 76, 3 26 0, S_0x5654b0e8b710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 1 "inc";
    .port_info 5 /INPUT 1 "sub";
    .port_info 6 /INPUT 1 "offset";
    .port_info 7 /OUTPUT 1 "cout";
    .port_info 8 /OUTPUT 1 "pc";
L_0x5654b0e9ddd0 .functor NOT 1, v0x5654b0e97b40_0, C4<0>, C4<0>, C4<0>;
L_0x5654b0e9de40 .functor AND 1, v0x5654b0e978c0_0, L_0x5654b0e9ded0, C4<1>, C4<1>;
L_0x5654b0e9ded0 .functor NOT 1, L_0x5654b0ea0970, C4<0>, C4<0>, C4<0>;
v0x5654b0e8d5c0_0 .net *"_ivl_2", 0 0, L_0x5654b0e9ded0;  1 drivers
v0x5654b0e8d6c0_0 .net "and2_0", 0 0, L_0x5654b0e9de40;  1 drivers
v0x5654b0e8d780_0 .net "cin", 0 0, L_0x5654b0e9e570;  1 drivers
v0x5654b0e8d870_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e8d910_0 .net "cout", 0 0, L_0x5654b0e9e500;  1 drivers
v0x5654b0e8da50_0 .net "in", 0 0, L_0x5654b0e9e190;  1 drivers
v0x5654b0e8daf0_0 .net "inc", 0 0, v0x5654b0e978c0_0;  alias, 1 drivers
v0x5654b0e8db90_0 .net "inc_", 0 0, L_0x5654b0e9ddd0;  1 drivers
v0x5654b0e8dc30_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e8dd60_0 .net "offset", 0 0, L_0x5654b0e9e610;  1 drivers
v0x5654b0e8de00_0 .net "pc", 0 0, v0x5654b0e8d380_0;  1 drivers
v0x5654b0e8dea0_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
v0x5654b0e8df40_0 .net "sub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
S_0x5654b0e8bcb0 .scope module, "addsub_0" "addsub" 3 34, 3 16 0, S_0x5654b0e8b9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
L_0x5654b0e9df40 .functor XOR 1, v0x5654b0e97b40_0, L_0x5654b0e9e610, C4<0>, C4<0>;
v0x5654b0e8c8c0_0 .net "addsub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
v0x5654b0e8c980_0 .net "cin", 0 0, L_0x5654b0e9e570;  alias, 1 drivers
v0x5654b0e8ca40_0 .net "cout", 0 0, L_0x5654b0e9e500;  alias, 1 drivers
v0x5654b0e8cb10_0 .net "i0", 0 0, v0x5654b0e8d380_0;  alias, 1 drivers
v0x5654b0e8cbe0_0 .net "i1", 0 0, L_0x5654b0e9e610;  alias, 1 drivers
v0x5654b0e8ccd0_0 .net "sumdiff", 0 0, L_0x5654b0e9e190;  alias, 1 drivers
v0x5654b0e8cd70_0 .net "t", 0 0, L_0x5654b0e9df40;  1 drivers
S_0x5654b0e8bf50 .scope module, "fa0" "fa" 3 23, 3 1 0, S_0x5654b0e8bcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5654b0e9e070 .functor XOR 1, v0x5654b0e8d380_0, L_0x5654b0e9df40, C4<0>, C4<0>;
L_0x5654b0e9e190 .functor XOR 1, L_0x5654b0e9e070, L_0x5654b0e9e570, C4<0>, C4<0>;
L_0x5654b0e9e2b0 .functor AND 1, v0x5654b0e8d380_0, L_0x5654b0e9df40, C4<1>, C4<1>;
L_0x5654b0e9e3d0 .functor AND 1, L_0x5654b0e9e070, L_0x5654b0e9e570, C4<1>, C4<1>;
L_0x5654b0e9e500 .functor OR 1, L_0x5654b0e9e2b0, L_0x5654b0e9e3d0, C4<0>, C4<0>;
v0x5654b0e8c1d0_0 .net "cin", 0 0, L_0x5654b0e9e570;  alias, 1 drivers
v0x5654b0e8c2b0_0 .net "cout", 0 0, L_0x5654b0e9e500;  alias, 1 drivers
v0x5654b0e8c370_0 .net "i0", 0 0, v0x5654b0e8d380_0;  alias, 1 drivers
v0x5654b0e8c410_0 .net "i1", 0 0, L_0x5654b0e9df40;  alias, 1 drivers
v0x5654b0e8c4d0_0 .net "sum", 0 0, L_0x5654b0e9e190;  alias, 1 drivers
v0x5654b0e8c5e0_0 .net "t0", 0 0, L_0x5654b0e9e070;  1 drivers
v0x5654b0e8c6a0_0 .net "t1", 0 0, L_0x5654b0e9e2b0;  1 drivers
v0x5654b0e8c760_0 .net "t2", 0 0, L_0x5654b0e9e3d0;  1 drivers
S_0x5654b0e8ce80 .scope module, "dfrl_0" "dfrl" 3 37, 3 53 0, S_0x5654b0e8b9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x5654b0e8d130_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e8d1d0_0 .net "d", 0 0, L_0x5654b0e9e190;  alias, 1 drivers
v0x5654b0e8d2e0_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e8d380_0 .var "q", 0 0;
v0x5654b0e8d470_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
S_0x5654b0e8e0e0 .scope generate, "pc_slices[13]" "pc_slices[13]" 3 75, 3 75 0, S_0x5654b0e30300;
 .timescale 0 0;
P_0x5654b0e8e290 .param/l "i" 0 3 75, +C4<01101>;
S_0x5654b0e8e370 .scope module, "pc_slice_1" "pc_slice" 3 76, 3 26 0, S_0x5654b0e8e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 1 "inc";
    .port_info 5 /INPUT 1 "sub";
    .port_info 6 /INPUT 1 "offset";
    .port_info 7 /OUTPUT 1 "cout";
    .port_info 8 /OUTPUT 1 "pc";
L_0x5654b0e9e780 .functor NOT 1, v0x5654b0e97b40_0, C4<0>, C4<0>, C4<0>;
L_0x5654b0e9e7f0 .functor AND 1, v0x5654b0e978c0_0, L_0x5654b0e9e880, C4<1>, C4<1>;
L_0x5654b0e9e880 .functor NOT 1, L_0x5654b0ea0970, C4<0>, C4<0>, C4<0>;
v0x5654b0e8ff90_0 .net *"_ivl_2", 0 0, L_0x5654b0e9e880;  1 drivers
v0x5654b0e90090_0 .net "and2_0", 0 0, L_0x5654b0e9e7f0;  1 drivers
v0x5654b0e90150_0 .net "cin", 0 0, L_0x5654b0e9ef20;  1 drivers
v0x5654b0e90240_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e902e0_0 .net "cout", 0 0, L_0x5654b0e9eeb0;  1 drivers
v0x5654b0e90420_0 .net "in", 0 0, L_0x5654b0e9eb40;  1 drivers
v0x5654b0e904c0_0 .net "inc", 0 0, v0x5654b0e978c0_0;  alias, 1 drivers
v0x5654b0e90560_0 .net "inc_", 0 0, L_0x5654b0e9e780;  1 drivers
v0x5654b0e90600_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e90730_0 .net "offset", 0 0, L_0x5654b0e9efc0;  1 drivers
v0x5654b0e907d0_0 .net "pc", 0 0, v0x5654b0e8fd50_0;  1 drivers
v0x5654b0e90870_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
v0x5654b0e90910_0 .net "sub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
S_0x5654b0e8e680 .scope module, "addsub_0" "addsub" 3 34, 3 16 0, S_0x5654b0e8e370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
L_0x5654b0e9e8f0 .functor XOR 1, v0x5654b0e97b40_0, L_0x5654b0e9efc0, C4<0>, C4<0>;
v0x5654b0e8f290_0 .net "addsub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
v0x5654b0e8f350_0 .net "cin", 0 0, L_0x5654b0e9ef20;  alias, 1 drivers
v0x5654b0e8f410_0 .net "cout", 0 0, L_0x5654b0e9eeb0;  alias, 1 drivers
v0x5654b0e8f4e0_0 .net "i0", 0 0, v0x5654b0e8fd50_0;  alias, 1 drivers
v0x5654b0e8f5b0_0 .net "i1", 0 0, L_0x5654b0e9efc0;  alias, 1 drivers
v0x5654b0e8f6a0_0 .net "sumdiff", 0 0, L_0x5654b0e9eb40;  alias, 1 drivers
v0x5654b0e8f740_0 .net "t", 0 0, L_0x5654b0e9e8f0;  1 drivers
S_0x5654b0e8e920 .scope module, "fa0" "fa" 3 23, 3 1 0, S_0x5654b0e8e680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5654b0e9ea20 .functor XOR 1, v0x5654b0e8fd50_0, L_0x5654b0e9e8f0, C4<0>, C4<0>;
L_0x5654b0e9eb40 .functor XOR 1, L_0x5654b0e9ea20, L_0x5654b0e9ef20, C4<0>, C4<0>;
L_0x5654b0e9ec60 .functor AND 1, v0x5654b0e8fd50_0, L_0x5654b0e9e8f0, C4<1>, C4<1>;
L_0x5654b0e9ed80 .functor AND 1, L_0x5654b0e9ea20, L_0x5654b0e9ef20, C4<1>, C4<1>;
L_0x5654b0e9eeb0 .functor OR 1, L_0x5654b0e9ec60, L_0x5654b0e9ed80, C4<0>, C4<0>;
v0x5654b0e8eba0_0 .net "cin", 0 0, L_0x5654b0e9ef20;  alias, 1 drivers
v0x5654b0e8ec80_0 .net "cout", 0 0, L_0x5654b0e9eeb0;  alias, 1 drivers
v0x5654b0e8ed40_0 .net "i0", 0 0, v0x5654b0e8fd50_0;  alias, 1 drivers
v0x5654b0e8ede0_0 .net "i1", 0 0, L_0x5654b0e9e8f0;  alias, 1 drivers
v0x5654b0e8eea0_0 .net "sum", 0 0, L_0x5654b0e9eb40;  alias, 1 drivers
v0x5654b0e8efb0_0 .net "t0", 0 0, L_0x5654b0e9ea20;  1 drivers
v0x5654b0e8f070_0 .net "t1", 0 0, L_0x5654b0e9ec60;  1 drivers
v0x5654b0e8f130_0 .net "t2", 0 0, L_0x5654b0e9ed80;  1 drivers
S_0x5654b0e8f850 .scope module, "dfrl_0" "dfrl" 3 37, 3 53 0, S_0x5654b0e8e370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x5654b0e8fb00_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e8fba0_0 .net "d", 0 0, L_0x5654b0e9eb40;  alias, 1 drivers
v0x5654b0e8fcb0_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e8fd50_0 .var "q", 0 0;
v0x5654b0e8fe40_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
S_0x5654b0e90ab0 .scope generate, "pc_slices[14]" "pc_slices[14]" 3 75, 3 75 0, S_0x5654b0e30300;
 .timescale 0 0;
P_0x5654b0e90c60 .param/l "i" 0 3 75, +C4<01110>;
S_0x5654b0e90d40 .scope module, "pc_slice_1" "pc_slice" 3 76, 3 26 0, S_0x5654b0e90ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 1 "inc";
    .port_info 5 /INPUT 1 "sub";
    .port_info 6 /INPUT 1 "offset";
    .port_info 7 /OUTPUT 1 "cout";
    .port_info 8 /OUTPUT 1 "pc";
L_0x5654b0e9f140 .functor NOT 1, v0x5654b0e97b40_0, C4<0>, C4<0>, C4<0>;
L_0x5654b0e9f1b0 .functor AND 1, v0x5654b0e978c0_0, L_0x5654b0e9f240, C4<1>, C4<1>;
L_0x5654b0e9f240 .functor NOT 1, L_0x5654b0ea0970, C4<0>, C4<0>, C4<0>;
v0x5654b0e92960_0 .net *"_ivl_2", 0 0, L_0x5654b0e9f240;  1 drivers
v0x5654b0e92a60_0 .net "and2_0", 0 0, L_0x5654b0e9f1b0;  1 drivers
v0x5654b0e92b20_0 .net "cin", 0 0, L_0x5654b0e9f8e0;  1 drivers
v0x5654b0e92c10_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e92cb0_0 .net "cout", 0 0, L_0x5654b0e9f870;  1 drivers
v0x5654b0e92df0_0 .net "in", 0 0, L_0x5654b0e9f500;  1 drivers
v0x5654b0e92e90_0 .net "inc", 0 0, v0x5654b0e978c0_0;  alias, 1 drivers
v0x5654b0e92f30_0 .net "inc_", 0 0, L_0x5654b0e9f140;  1 drivers
v0x5654b0e92fd0_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e93100_0 .net "offset", 0 0, L_0x5654b0e9f980;  1 drivers
v0x5654b0e931a0_0 .net "pc", 0 0, v0x5654b0e92720_0;  1 drivers
v0x5654b0e93240_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
v0x5654b0e932e0_0 .net "sub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
S_0x5654b0e91050 .scope module, "addsub_0" "addsub" 3 34, 3 16 0, S_0x5654b0e90d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
L_0x5654b0e9f2b0 .functor XOR 1, v0x5654b0e97b40_0, L_0x5654b0e9f980, C4<0>, C4<0>;
v0x5654b0e91c60_0 .net "addsub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
v0x5654b0e91d20_0 .net "cin", 0 0, L_0x5654b0e9f8e0;  alias, 1 drivers
v0x5654b0e91de0_0 .net "cout", 0 0, L_0x5654b0e9f870;  alias, 1 drivers
v0x5654b0e91eb0_0 .net "i0", 0 0, v0x5654b0e92720_0;  alias, 1 drivers
v0x5654b0e91f80_0 .net "i1", 0 0, L_0x5654b0e9f980;  alias, 1 drivers
v0x5654b0e92070_0 .net "sumdiff", 0 0, L_0x5654b0e9f500;  alias, 1 drivers
v0x5654b0e92110_0 .net "t", 0 0, L_0x5654b0e9f2b0;  1 drivers
S_0x5654b0e912f0 .scope module, "fa0" "fa" 3 23, 3 1 0, S_0x5654b0e91050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5654b0e9f3e0 .functor XOR 1, v0x5654b0e92720_0, L_0x5654b0e9f2b0, C4<0>, C4<0>;
L_0x5654b0e9f500 .functor XOR 1, L_0x5654b0e9f3e0, L_0x5654b0e9f8e0, C4<0>, C4<0>;
L_0x5654b0e9f620 .functor AND 1, v0x5654b0e92720_0, L_0x5654b0e9f2b0, C4<1>, C4<1>;
L_0x5654b0e9f740 .functor AND 1, L_0x5654b0e9f3e0, L_0x5654b0e9f8e0, C4<1>, C4<1>;
L_0x5654b0e9f870 .functor OR 1, L_0x5654b0e9f620, L_0x5654b0e9f740, C4<0>, C4<0>;
v0x5654b0e91570_0 .net "cin", 0 0, L_0x5654b0e9f8e0;  alias, 1 drivers
v0x5654b0e91650_0 .net "cout", 0 0, L_0x5654b0e9f870;  alias, 1 drivers
v0x5654b0e91710_0 .net "i0", 0 0, v0x5654b0e92720_0;  alias, 1 drivers
v0x5654b0e917b0_0 .net "i1", 0 0, L_0x5654b0e9f2b0;  alias, 1 drivers
v0x5654b0e91870_0 .net "sum", 0 0, L_0x5654b0e9f500;  alias, 1 drivers
v0x5654b0e91980_0 .net "t0", 0 0, L_0x5654b0e9f3e0;  1 drivers
v0x5654b0e91a40_0 .net "t1", 0 0, L_0x5654b0e9f620;  1 drivers
v0x5654b0e91b00_0 .net "t2", 0 0, L_0x5654b0e9f740;  1 drivers
S_0x5654b0e92220 .scope module, "dfrl_0" "dfrl" 3 37, 3 53 0, S_0x5654b0e90d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x5654b0e924d0_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e92570_0 .net "d", 0 0, L_0x5654b0e9f500;  alias, 1 drivers
v0x5654b0e92680_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e92720_0 .var "q", 0 0;
v0x5654b0e92810_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
S_0x5654b0e93480 .scope generate, "pc_slices[15]" "pc_slices[15]" 3 75, 3 75 0, S_0x5654b0e30300;
 .timescale 0 0;
P_0x5654b0e93630 .param/l "i" 0 3 75, +C4<01111>;
S_0x5654b0e93710 .scope module, "pc_slice_1" "pc_slice" 3 76, 3 26 0, S_0x5654b0e93480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 1 "inc";
    .port_info 5 /INPUT 1 "sub";
    .port_info 6 /INPUT 1 "offset";
    .port_info 7 /OUTPUT 1 "cout";
    .port_info 8 /OUTPUT 1 "pc";
L_0x5654b0e9fb10 .functor NOT 1, v0x5654b0e97b40_0, C4<0>, C4<0>, C4<0>;
L_0x5654b0e9fb80 .functor AND 1, v0x5654b0e978c0_0, L_0x5654b0ea0020, C4<1>, C4<1>;
L_0x5654b0ea0020 .functor NOT 1, L_0x5654b0ea0970, C4<0>, C4<0>, C4<0>;
v0x5654b0e95330_0 .net *"_ivl_2", 0 0, L_0x5654b0ea0020;  1 drivers
v0x5654b0e95430_0 .net "and2_0", 0 0, L_0x5654b0e9fb80;  1 drivers
v0x5654b0e954f0_0 .net "cin", 0 0, L_0x5654b0ea06c0;  1 drivers
v0x5654b0e955e0_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e95680_0 .net "cout", 0 0, L_0x5654b0ea0650;  1 drivers
v0x5654b0e957c0_0 .net "in", 0 0, L_0x5654b0ea02e0;  1 drivers
v0x5654b0e95860_0 .net "inc", 0 0, v0x5654b0e978c0_0;  alias, 1 drivers
v0x5654b0e95900_0 .net "inc_", 0 0, L_0x5654b0e9fb10;  1 drivers
v0x5654b0e959a0_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e95ad0_0 .net "offset", 0 0, L_0x5654b0ea0760;  1 drivers
v0x5654b0e95b70_0 .net "pc", 0 0, v0x5654b0e950f0_0;  1 drivers
v0x5654b0e95c10_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
v0x5654b0e95cb0_0 .net "sub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
S_0x5654b0e93a20 .scope module, "addsub_0" "addsub" 3 34, 3 16 0, S_0x5654b0e93710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "addsub";
    .port_info 1 /INPUT 1 "i0";
    .port_info 2 /INPUT 1 "i1";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 1 "sumdiff";
    .port_info 5 /OUTPUT 1 "cout";
L_0x5654b0ea0090 .functor XOR 1, v0x5654b0e97b40_0, L_0x5654b0ea0760, C4<0>, C4<0>;
v0x5654b0e94630_0 .net "addsub", 0 0, v0x5654b0e97b40_0;  alias, 1 drivers
v0x5654b0e946f0_0 .net "cin", 0 0, L_0x5654b0ea06c0;  alias, 1 drivers
v0x5654b0e947b0_0 .net "cout", 0 0, L_0x5654b0ea0650;  alias, 1 drivers
v0x5654b0e94880_0 .net "i0", 0 0, v0x5654b0e950f0_0;  alias, 1 drivers
v0x5654b0e94950_0 .net "i1", 0 0, L_0x5654b0ea0760;  alias, 1 drivers
v0x5654b0e94a40_0 .net "sumdiff", 0 0, L_0x5654b0ea02e0;  alias, 1 drivers
v0x5654b0e94ae0_0 .net "t", 0 0, L_0x5654b0ea0090;  1 drivers
S_0x5654b0e93cc0 .scope module, "fa0" "fa" 3 23, 3 1 0, S_0x5654b0e93a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5654b0ea01c0 .functor XOR 1, v0x5654b0e950f0_0, L_0x5654b0ea0090, C4<0>, C4<0>;
L_0x5654b0ea02e0 .functor XOR 1, L_0x5654b0ea01c0, L_0x5654b0ea06c0, C4<0>, C4<0>;
L_0x5654b0ea0400 .functor AND 1, v0x5654b0e950f0_0, L_0x5654b0ea0090, C4<1>, C4<1>;
L_0x5654b0ea0520 .functor AND 1, L_0x5654b0ea01c0, L_0x5654b0ea06c0, C4<1>, C4<1>;
L_0x5654b0ea0650 .functor OR 1, L_0x5654b0ea0400, L_0x5654b0ea0520, C4<0>, C4<0>;
v0x5654b0e93f40_0 .net "cin", 0 0, L_0x5654b0ea06c0;  alias, 1 drivers
v0x5654b0e94020_0 .net "cout", 0 0, L_0x5654b0ea0650;  alias, 1 drivers
v0x5654b0e940e0_0 .net "i0", 0 0, v0x5654b0e950f0_0;  alias, 1 drivers
v0x5654b0e94180_0 .net "i1", 0 0, L_0x5654b0ea0090;  alias, 1 drivers
v0x5654b0e94240_0 .net "sum", 0 0, L_0x5654b0ea02e0;  alias, 1 drivers
v0x5654b0e94350_0 .net "t0", 0 0, L_0x5654b0ea01c0;  1 drivers
v0x5654b0e94410_0 .net "t1", 0 0, L_0x5654b0ea0400;  1 drivers
v0x5654b0e944d0_0 .net "t2", 0 0, L_0x5654b0ea0520;  1 drivers
S_0x5654b0e94bf0 .scope module, "dfrl_0" "dfrl" 3 37, 3 53 0, S_0x5654b0e93710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x5654b0e94ea0_0 .net "clk", 0 0, v0x5654b0e97820_0;  alias, 1 drivers
v0x5654b0e94f40_0 .net "d", 0 0, L_0x5654b0ea02e0;  alias, 1 drivers
v0x5654b0e95050_0 .net "load", 0 0, L_0x5654b0ea0970;  alias, 1 drivers
v0x5654b0e950f0_0 .var "q", 0 0;
v0x5654b0e951e0_0 .net "reset", 0 0, v0x5654b0e97aa0_0;  alias, 1 drivers
    .scope S_0x5654b0e6fba0;
T_0 ;
    %wait E_0x5654b0ddd250;
    %load/vec4 v0x5654b0e70230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5654b0e70140_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5654b0e70050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5654b0e6ff40_0;
    %assign/vec4 v0x5654b0e70140_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5654b0e72560;
T_1 ;
    %wait E_0x5654b0ddd250;
    %load/vec4 v0x5654b0e72bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5654b0e72b30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5654b0e72a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5654b0e72940_0;
    %assign/vec4 v0x5654b0e72b30_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5654b0e75010;
T_2 ;
    %wait E_0x5654b0ddd250;
    %load/vec4 v0x5654b0e75600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5654b0e75510_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5654b0e75470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5654b0e75360_0;
    %assign/vec4 v0x5654b0e75510_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5654b0e77a00;
T_3 ;
    %wait E_0x5654b0ddd250;
    %load/vec4 v0x5654b0e78100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5654b0e78010_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5654b0e77e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5654b0e77d50_0;
    %assign/vec4 v0x5654b0e78010_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5654b0e7a510;
T_4 ;
    %wait E_0x5654b0ddd250;
    %load/vec4 v0x5654b0e7ab00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5654b0e7aa10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5654b0e7a970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5654b0e7a860_0;
    %assign/vec4 v0x5654b0e7aa10_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5654b0e7ce50;
T_5 ;
    %wait E_0x5654b0ddd250;
    %load/vec4 v0x5654b0e7d440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5654b0e7d350_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5654b0e7d2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5654b0e7d1a0_0;
    %assign/vec4 v0x5654b0e7d350_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5654b0e7f790;
T_6 ;
    %wait E_0x5654b0ddd250;
    %load/vec4 v0x5654b0e7fd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5654b0e7fc90_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5654b0e7fbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5654b0e7fae0_0;
    %assign/vec4 v0x5654b0e7fc90_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5654b0e821a0;
T_7 ;
    %wait E_0x5654b0ddd250;
    %load/vec4 v0x5654b0e82bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5654b0e82ac0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5654b0e82810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5654b0e82700_0;
    %assign/vec4 v0x5654b0e82ac0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5654b0e85110;
T_8 ;
    %wait E_0x5654b0ddd250;
    %load/vec4 v0x5654b0e85700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5654b0e85610_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5654b0e85570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5654b0e85460_0;
    %assign/vec4 v0x5654b0e85610_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5654b0e87ae0;
T_9 ;
    %wait E_0x5654b0ddd250;
    %load/vec4 v0x5654b0e880d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5654b0e87fe0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5654b0e87f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5654b0e87e30_0;
    %assign/vec4 v0x5654b0e87fe0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5654b0e8a4b0;
T_10 ;
    %wait E_0x5654b0ddd250;
    %load/vec4 v0x5654b0e8aaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5654b0e8a9b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5654b0e8a910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5654b0e8a800_0;
    %assign/vec4 v0x5654b0e8a9b0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5654b0e8ce80;
T_11 ;
    %wait E_0x5654b0ddd250;
    %load/vec4 v0x5654b0e8d470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5654b0e8d380_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5654b0e8d2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x5654b0e8d1d0_0;
    %assign/vec4 v0x5654b0e8d380_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5654b0e8f850;
T_12 ;
    %wait E_0x5654b0ddd250;
    %load/vec4 v0x5654b0e8fe40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5654b0e8fd50_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5654b0e8fcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5654b0e8fba0_0;
    %assign/vec4 v0x5654b0e8fd50_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5654b0e92220;
T_13 ;
    %wait E_0x5654b0ddd250;
    %load/vec4 v0x5654b0e92810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5654b0e92720_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5654b0e92680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5654b0e92570_0;
    %assign/vec4 v0x5654b0e92720_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5654b0e94bf0;
T_14 ;
    %wait E_0x5654b0ddd250;
    %load/vec4 v0x5654b0e951e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5654b0e950f0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5654b0e95050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x5654b0e94f40_0;
    %assign/vec4 v0x5654b0e950f0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5654b0e6d3a0;
T_15 ;
    %wait E_0x5654b0ddd250;
    %load/vec4 v0x5654b0e6d970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5654b0e6d880_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5654b0e6d7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x5654b0e6d6d0_0;
    %assign/vec4 v0x5654b0e6d880_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5654b0e51b70;
T_16 ;
    %delay 5000, 0;
    %load/vec4 v0x5654b0e97820_0;
    %inv;
    %store/vec4 v0x5654b0e97820_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5654b0e51b70;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654b0e97820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654b0e97aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654b0e978c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654b0e97760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654b0e97b40_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5654b0e97960_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654b0e97aa0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654b0e978c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654b0e97760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654b0e97b40_0, 0, 1;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x5654b0e97960_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654b0e978c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654b0e978c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654b0e97760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654b0e97b40_0, 0, 1;
    %pushi/vec4 165, 0, 16;
    %store/vec4 v0x5654b0e97960_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654b0e97760_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654b0e978c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654b0e97760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654b0e97b40_0, 0, 1;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x5654b0e97960_0, 0, 16;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654b0e978c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654b0e97760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654b0e97b40_0, 0, 1;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x5654b0e97960_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654b0e978c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654b0e978c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654b0e97760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5654b0e97b40_0, 0, 1;
    %pushi/vec4 20, 0, 16;
    %store/vec4 v0x5654b0e97960_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5654b0e97b40_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x5654b0e51b70;
T_18 ;
    %vpi_call 2 66 "$monitor", "Time: %0t | inc: %b, add: %b, sub: %b, offset: %h, pc: %h", $time, v0x5654b0e978c0_0, v0x5654b0e97760_0, v0x5654b0e97b40_0, v0x5654b0e97960_0, v0x5654b0e97a00_0 {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "pc_tb.v";
    "pc.v";
