// Seed: 1614008681
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    module_0,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  integer id_11;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri  id_1,
    input  tri1 id_2,
    input  wand id_3,
    input  wor  id_4,
    input  wor  id_5,
    output wor  id_6
);
  supply1 id_8;
  assign id_8 = 1'd0 == id_5;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
