m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/simulation/modelsim
vUART_Byte_Tx_tb
Z1 !s110 1558448630
!i10b 1
!s100 Wdn3:73OnoXMeIIV?Oc]<2
IegKz6lkZBI^6RUenk@e`V3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1558441051
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/../testbench/UART_Byte_Tx_tb.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/../testbench/UART_Byte_Tx_tb.v
L0 4
Z3 OV;L;10.5b;63
r1
!s85 0
31
!s108 1558448630.000000
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/../testbench/UART_Byte_Tx_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/../testbench|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/../testbench/UART_Byte_Tx_tb.v|
!i113 1
Z4 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/UART_Byte_Tx/prj/../testbench
Z5 tCvgOpt 0
n@u@a@r@t_@byte_@tx_tb
vUART_Tx_top
R1
!i10b 1
!s100 7@e]bmD<g9kd4YB5jS1k[3
I1:g?ZJ`:QYgX9JdM^M_1o2
R2
R0
w1558446278
8UART_Byte_Tx_8_1200mv_85c_slow.vo
FUART_Byte_Tx_8_1200mv_85c_slow.vo
L0 31
R3
r1
!s85 0
31
!s108 1558448629.000000
!s107 UART_Byte_Tx_8_1200mv_85c_slow.vo|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+.|UART_Byte_Tx_8_1200mv_85c_slow.vo|
!i113 1
R4
!s92 -vlog01compat -work work +incdir+.
R5
n@u@a@r@t_@tx_top
