Analysis & Synthesis report for practica2
Thu Nov 24 11:54:07 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |practica2|datapath:inst|pr_state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Port Connectivity Checks: "datapath:inst|registros:regs1"
 14. Port Connectivity Checks: "datapath:inst|ALU:alu1|barrelShifters:barrel_shifters"
 15. Port Connectivity Checks: "datapath:inst|ALU:alu1|Logicas:unidad_logica"
 16. Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|Divisorsito:divi"
 17. Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|multP:mult|fullA10b:multi4"
 18. Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|multP:mult|fullA10b:multi3"
 19. Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|multP:mult|fullA10b:multi2"
 20. Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|multP:mult|fullA10b:multi1"
 21. Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:resta"
 22. Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma|fullAdder:s8"
 23. Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma|fullAdder:s7"
 24. Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma|fullAdder:s6"
 25. Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma|fullAdder:s5"
 26. Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma|fullAdder:s4"
 27. Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma|fullAdder:s3"
 28. Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma|fullAdder:s2"
 29. Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma|fullAdder:s1"
 30. Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma|fullAdder:s0"
 31. Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma"
 32. Port Connectivity Checks: "datapath:inst|ALU:alu1"
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 24 11:54:07 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; practica2                                   ;
; Top-level Entity Name              ; practica2                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 84                                          ;
;     Total combinational functions  ; 69                                          ;
;     Dedicated logic registers      ; 58                                          ;
; Total registers                    ; 58                                          ;
; Total pins                         ; 14                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; practica2          ; practica2          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                             ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------+---------+
; uapro.vhd                        ; yes             ; User VHDL File                     ; /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/uapro.vhd          ;         ;
; negativoP.vhd                    ; yes             ; User VHDL File                     ; /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/negativoP.vhd      ;         ;
; Logicas.vhd                      ; yes             ; User VHDL File                     ; /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/Logicas.vhd        ;         ;
; multP.vhd                        ; yes             ; User VHDL File                     ; /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/multP.vhd          ;         ;
; fullAdder.vhd                    ; yes             ; User VHDL File                     ; /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/fullAdder.vhd      ;         ;
; fullA10b.vhd                     ; yes             ; User VHDL File                     ; /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/fullA10b.vhd       ;         ;
; Divisorsito.vhd                  ; yes             ; User VHDL File                     ; /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/Divisorsito.vhd    ;         ;
; barrelShifters.vhd               ; yes             ; User VHDL File                     ; /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/barrelShifters.vhd ;         ;
; practica2.bdf                    ; yes             ; User Block Diagram/Schematic File  ; /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/practica2.bdf      ;         ;
; ALU.vhd                          ; yes             ; User VHDL File                     ; /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/ALU.vhd            ;         ;
; datapath.vhd                     ; yes             ; User VHDL File                     ; /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/datapath.vhd       ;         ;
; registros.vhd                    ; yes             ; User VHDL File                     ; /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/registros.vhd      ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 84        ;
;                                             ;           ;
; Total combinational functions               ; 69        ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 26        ;
;     -- 3 input functions                    ; 22        ;
;     -- <=2 input functions                  ; 21        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 56        ;
;     -- arithmetic mode                      ; 13        ;
;                                             ;           ;
; Total registers                             ; 58        ;
;     -- Dedicated logic registers            ; 58        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 14        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 58        ;
; Total fan-out                               ; 421       ;
; Average fan-out                             ; 2.72      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                     ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                        ; Entity Name ; Library Name ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------+-------------+--------------+
; |practica2                         ; 69 (0)              ; 58 (0)                    ; 0           ; 0            ; 0       ; 0         ; 14   ; 0            ; |practica2                                                                 ; practica2   ; work         ;
;    |datapath:inst|                 ; 69 (38)             ; 58 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica2|datapath:inst                                                   ; datapath    ; work         ;
;       |ALU:alu1|                   ; 31 (26)             ; 15 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica2|datapath:inst|ALU:alu1                                          ; ALU         ; work         ;
;          |Logicas:unidad_logica|   ; 4 (4)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica2|datapath:inst|ALU:alu1|Logicas:unidad_logica                    ; Logicas     ; work         ;
;          |uapro:unidad_aritmetica| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica2|datapath:inst|ALU:alu1|uapro:unidad_aritmetica                  ; uapro       ; work         ;
;             |Divisorsito:divi|     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |practica2|datapath:inst|ALU:alu1|uapro:unidad_aritmetica|Divisorsito:divi ; Divisorsito ; work         ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |practica2|datapath:inst|pr_state                     ;
+-----------------+-----------------+-----------------+-----------------+
; Name            ; pr_state.state2 ; pr_state.state1 ; pr_state.state0 ;
+-----------------+-----------------+-----------------+-----------------+
; pr_state.state0 ; 0               ; 0               ; 0               ;
; pr_state.state1 ; 0               ; 1               ; 1               ;
; pr_state.state2 ; 1               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                           ;
+-------------------------------------------------------------------------+--------------------------------------------------------------------+
; Register name                                                           ; Reason for Removal                                                 ;
+-------------------------------------------------------------------------+--------------------------------------------------------------------+
; datapath:inst|ALU:alu1|barrelShifters:barrel_shifters|aux[0..9]         ; Stuck at GND due to stuck port data_in                             ;
; datapath:inst|ALU:alu1|barrelShifters:barrel_shifters|salShifters[0..9] ; Stuck at GND due to stuck port data_in                             ;
; datapath:inst|REG_B[5..9]                                               ; Stuck at GND due to stuck port data_in                             ;
; datapath:inst|ALU:alu1|Logicas:unidad_logica|aux[0..9]                  ; Stuck at GND due to stuck port data_in                             ;
; datapath:inst|ALU:alu1|Logicas:unidad_logica|salida[6..9]               ; Merged with datapath:inst|ALU:alu1|Logicas:unidad_logica|salida[5] ;
; datapath:inst|MAR[3]                                                    ; Stuck at GND due to stuck port data_in                             ;
; datapath:inst|ALU:alu1|R[8]                                             ; Merged with datapath:inst|ALU:alu1|R[9]                            ;
; datapath:inst|ALU:alu1|R[6]                                             ; Merged with datapath:inst|ALU:alu1|R[7]                            ;
; datapath:inst|REG_B[4]                                                  ; Merged with datapath:inst|REG_B[1]                                 ;
; datapath:inst|ALU:alu1|Logicas:unidad_logica|salida[4]                  ; Merged with datapath:inst|ALU:alu1|Logicas:unidad_logica|salida[1] ;
; Total Number of Removed Registers = 44                                  ;                                                                    ;
+-------------------------------------------------------------------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                     ;
+--------------------------------------------------------------+---------------------------+----------------------------------------------------------------------+
; Register name                                                ; Reason for Removal        ; Registers Removed due to This Register                               ;
+--------------------------------------------------------------+---------------------------+----------------------------------------------------------------------+
; datapath:inst|ALU:alu1|barrelShifters:barrel_shifters|aux[9] ; Stuck at GND              ; datapath:inst|ALU:alu1|barrelShifters:barrel_shifters|salShifters[9] ;
;                                                              ; due to stuck port data_in ;                                                                      ;
; datapath:inst|ALU:alu1|barrelShifters:barrel_shifters|aux[8] ; Stuck at GND              ; datapath:inst|ALU:alu1|barrelShifters:barrel_shifters|salShifters[8] ;
;                                                              ; due to stuck port data_in ;                                                                      ;
; datapath:inst|ALU:alu1|barrelShifters:barrel_shifters|aux[7] ; Stuck at GND              ; datapath:inst|ALU:alu1|barrelShifters:barrel_shifters|salShifters[7] ;
;                                                              ; due to stuck port data_in ;                                                                      ;
; datapath:inst|ALU:alu1|barrelShifters:barrel_shifters|aux[6] ; Stuck at GND              ; datapath:inst|ALU:alu1|barrelShifters:barrel_shifters|salShifters[6] ;
;                                                              ; due to stuck port data_in ;                                                                      ;
; datapath:inst|ALU:alu1|barrelShifters:barrel_shifters|aux[5] ; Stuck at GND              ; datapath:inst|ALU:alu1|barrelShifters:barrel_shifters|salShifters[5] ;
;                                                              ; due to stuck port data_in ;                                                                      ;
; datapath:inst|ALU:alu1|barrelShifters:barrel_shifters|aux[4] ; Stuck at GND              ; datapath:inst|ALU:alu1|barrelShifters:barrel_shifters|salShifters[4] ;
;                                                              ; due to stuck port data_in ;                                                                      ;
; datapath:inst|ALU:alu1|barrelShifters:barrel_shifters|aux[3] ; Stuck at GND              ; datapath:inst|ALU:alu1|barrelShifters:barrel_shifters|salShifters[3] ;
;                                                              ; due to stuck port data_in ;                                                                      ;
; datapath:inst|ALU:alu1|barrelShifters:barrel_shifters|aux[2] ; Stuck at GND              ; datapath:inst|ALU:alu1|barrelShifters:barrel_shifters|salShifters[2] ;
;                                                              ; due to stuck port data_in ;                                                                      ;
; datapath:inst|ALU:alu1|barrelShifters:barrel_shifters|aux[1] ; Stuck at GND              ; datapath:inst|ALU:alu1|barrelShifters:barrel_shifters|salShifters[1] ;
;                                                              ; due to stuck port data_in ;                                                                      ;
; datapath:inst|ALU:alu1|barrelShifters:barrel_shifters|aux[0] ; Stuck at GND              ; datapath:inst|ALU:alu1|barrelShifters:barrel_shifters|salShifters[0] ;
;                                                              ; due to stuck port data_in ;                                                                      ;
+--------------------------------------------------------------+---------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 58    ;
; Number of registers using Synchronous Clear  ; 4     ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 17    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 40    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |practica2|datapath:inst|PC[11]                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |practica2|datapath:inst|ALU:alu1|Logicas:unidad_logica|salida[4] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |practica2|datapath:inst|MAR[11]                                  ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |practica2|datapath:inst|MAR[2]                                   ;
; 18:1               ; 5 bits    ; 60 LEs        ; 25 LEs               ; 35 LEs                 ; Yes        ; |practica2|datapath:inst|ALU:alu1|R[4]                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 15 LEs               ; 6 LEs                  ; Yes        ; |practica2|datapath:inst|ALU:alu1|R[7]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |practica2|datapath:inst|pr_state                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:inst|registros:regs1"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; wrt    ; Input  ; Info     ; Stuck at GND                                                                        ;
; salida ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:inst|ALU:alu1|barrelShifters:barrel_shifters"                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; cntrl   ; Input  ; Info     ; Stuck at GND                                                                        ;
; iniciar ; Input  ; Info     ; Stuck at VCC                                                                        ;
; salprub ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:inst|ALU:alu1|Logicas:unidad_logica"                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; s_op ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sf   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|Divisorsito:divi"                          ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; resulthigh ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|multP:mult|fullA10b:multi4"              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; yi[3..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; as       ; Input  ; Info     ; Stuck at GND                                                                        ;
; bs       ; Input  ; Info     ; Stuck at GND                                                                        ;
; op       ; Input  ; Info     ; Stuck at GND                                                                        ;
; sf       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|multP:mult|fullA10b:multi3"              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; yi[2..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; yi[8]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; as       ; Input  ; Info     ; Stuck at GND                                                                        ;
; bs       ; Input  ; Info     ; Stuck at GND                                                                        ;
; op       ; Input  ; Info     ; Stuck at GND                                                                        ;
; si[9]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cf       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zf       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ovf      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sf       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|multP:mult|fullA10b:multi2"              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; yi[8..7] ; Input  ; Info     ; Stuck at GND                                                                        ;
; yi[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; as       ; Input  ; Info     ; Stuck at GND                                                                        ;
; bs       ; Input  ; Info     ; Stuck at GND                                                                        ;
; op       ; Input  ; Info     ; Stuck at GND                                                                        ;
; si[9]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cf       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zf       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ovf      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sf       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|multP:mult|fullA10b:multi1"              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; xi[8..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; yi[8..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; yi[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; as       ; Input  ; Info     ; Stuck at GND                                                                        ;
; bs       ; Input  ; Info     ; Stuck at GND                                                                        ;
; op       ; Input  ; Info     ; Stuck at GND                                                                        ;
; si[9]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cf       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zf       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ovf      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sf       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:resta" ;
+-------+-------+----------+----------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                        ;
+-------+-------+----------+----------------------------------------------------------------+
; xi[8] ; Input ; Info     ; Stuck at GND                                                   ;
; yi[8] ; Input ; Info     ; Stuck at GND                                                   ;
; op    ; Input ; Info     ; Stuck at VCC                                                   ;
+-------+-------+----------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma|fullAdder:s8"           ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; cin2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma|fullAdder:s7" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin2 ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma|fullAdder:s6" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin2 ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma|fullAdder:s5" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin2 ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma|fullAdder:s4" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin2 ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma|fullAdder:s3" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin2 ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma|fullAdder:s2" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin2 ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma|fullAdder:s1" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin2 ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma|fullAdder:s0" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin3 ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma" ;
+-------+-------+----------+---------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                       ;
+-------+-------+----------+---------------------------------------------------------------+
; xi[8] ; Input ; Info     ; Stuck at GND                                                  ;
; yi[8] ; Input ; Info     ; Stuck at GND                                                  ;
; op    ; Input ; Info     ; Stuck at GND                                                  ;
+-------+-------+----------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:inst|ALU:alu1"                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; a       ; Input  ; Info     ; Stuck at GND                                                                        ;
; z_flag  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s_flag  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ov_flag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c_flag  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 14                          ;
; cycloneiii_ff         ; 58                          ;
;     CLR               ; 3                           ;
;     ENA               ; 25                          ;
;     ENA CLR           ; 14                          ;
;     ENA SLD           ; 1                           ;
;     SCLR SLD          ; 4                           ;
;     plain             ; 11                          ;
; cycloneiii_lcell_comb ; 69                          ;
;     arith             ; 13                          ;
;         2 data inputs ; 13                          ;
;     normal            ; 56                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 22                          ;
;         4 data inputs ; 26                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.78                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Thu Nov 24 11:53:49 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off practica2 -c practica2
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file divisor.vhd
    Info (12022): Found design unit 1: frecuencia_5Hz-Contador File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/divisor.vhd Line: 13
    Info (12023): Found entity 1: frecuencia_5Hz File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/divisor.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file display.vhd
    Info (12022): Found design unit 1: display-bhr File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/display.vhd Line: 15
    Info (12023): Found entity 1: display File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/display.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file convertidor.vhd
    Info (12022): Found design unit 1: convertidor-bhr File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/convertidor.vhd Line: 14
    Info (12023): Found entity 1: convertidor File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/convertidor.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file uapro.vhd
    Info (12022): Found design unit 1: uapro-Beahvioral File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/uapro.vhd Line: 14
    Info (12023): Found entity 1: uapro File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/uapro.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file negativoP.vhd
    Info (12022): Found design unit 1: negativoP-Behavioral File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/negativoP.vhd Line: 13
    Info (12023): Found entity 1: negativoP File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/negativoP.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Logicas.vhd
    Info (12022): Found design unit 1: Logicas-ArqLogicas File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/Logicas.vhd Line: 16
    Info (12023): Found entity 1: Logicas File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/Logicas.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file multP.vhd
    Info (12022): Found design unit 1: multP-Behavioral File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/multP.vhd Line: 12
    Info (12023): Found entity 1: multP File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/multP.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file intermedio.vhd
    Info (12022): Found design unit 1: intermedio-Behavioral File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/intermedio.vhd Line: 12
    Info (12023): Found entity 1: intermedio File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/intermedio.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fullAdder.vhd
    Info (12022): Found design unit 1: fullAdder-fAdd File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/fullAdder.vhd Line: 11
    Info (12023): Found entity 1: fullAdder File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/fullAdder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fullA10b.vhd
    Info (12022): Found design unit 1: fullA10b-fa10b File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/fullA10b.vhd Line: 13
    Info (12023): Found entity 1: fullA10b File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/fullA10b.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file Divisorsito.vhd
    Info (12022): Found design unit 1: Divisorsito-Behavioral File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/Divisorsito.vhd Line: 12
    Info (12023): Found entity 1: Divisorsito File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/Divisorsito.vhd Line: 4
Warning (12019): Can't analyze file -- file Division.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file comparador4.vhd
    Info (12022): Found design unit 1: comparador4-Behavioral File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/comparador4.vhd Line: 11
    Info (12023): Found entity 1: comparador4 File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/comparador4.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file compara1.vhd
    Info (12022): Found design unit 1: compara1-Behavioral File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/compara1.vhd Line: 10
    Info (12023): Found entity 1: compara1 File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/compara1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file barrelShifters.vhd
    Info (12022): Found design unit 1: barrelShifters-shifters File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/barrelShifters.vhd Line: 14
    Info (12023): Found entity 1: barrelShifters File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/barrelShifters.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file practica2.bdf
    Info (12023): Found entity 1: practica2
Info (12021): Found 2 design units, including 1 entities, in source file ALU.vhd
    Info (12022): Found design unit 1: ALU-bhr File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/ALU.vhd Line: 16
    Info (12023): Found entity 1: ALU File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-bhr File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/datapath.vhd Line: 15
    Info (12023): Found entity 1: datapath File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/datapath.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file registros.vhd
    Info (12022): Found design unit 1: registros-bhr File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/registros.vhd Line: 16
    Info (12023): Found entity 1: registros File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/registros.vhd Line: 7
Info (12127): Elaborating entity "practica2" for the top level hierarchy
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:inst"
Warning (10445): VHDL Subtype or Type Declaration warning at datapath.vhd(27): subtype or type has null range File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/datapath.vhd Line: 27
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(20): object "REG_C" assigned a value but never read File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/datapath.vhd Line: 20
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(20): used implicit default value for signal "REG_D" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/datapath.vhd Line: 20
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(22): object "IR" assigned a value but never read File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/datapath.vhd Line: 22
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(29): used implicit default value for signal "signo1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/datapath.vhd Line: 29
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(29): used implicit default value for signal "signo2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/datapath.vhd Line: 29
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(29): object "zflag" assigned a value but never read File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/datapath.vhd Line: 29
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(29): object "sflag" assigned a value but never read File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/datapath.vhd Line: 29
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(29): object "ovflag" assigned a value but never read File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/datapath.vhd Line: 29
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(29): object "cflag" assigned a value but never read File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/datapath.vhd Line: 29
Warning (10540): VHDL Signal Declaration warning at datapath.vhd(30): used explicit default value for signal "wrt" because signal was never assigned a value File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/datapath.vhd Line: 30
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(31): used implicit default value for signal "dir" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/datapath.vhd Line: 31
Warning (10492): VHDL Process Statement warning at datapath.vhd(87): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/datapath.vhd Line: 87
Warning (10873): Using initial value X (don't care) for net "REG_A" at datapath.vhd(20) File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/datapath.vhd Line: 20
Info (12128): Elaborating entity "ALU" for hierarchy "datapath:inst|ALU:alu1" File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/datapath.vhd Line: 131
Warning (10540): VHDL Signal Declaration warning at ALU.vhd(19): used explicit default value for signal "sel_aux_2" because signal was never assigned a value File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/ALU.vhd Line: 19
Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(22): object "b_aux" assigned a value but never read File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/ALU.vhd Line: 22
Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(22): object "d_aux" assigned a value but never read File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/ALU.vhd Line: 22
Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(23): object "a_aux" assigned a value but never read File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/ALU.vhd Line: 23
Info (12128): Elaborating entity "uapro" for hierarchy "datapath:inst|ALU:alu1|uapro:unidad_aritmetica" File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/ALU.vhd Line: 103
Warning (10540): VHDL Signal Declaration warning at uapro.vhd(31): used explicit default value for signal "auxC4" because signal was never assigned a value File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/uapro.vhd Line: 31
Warning (10036): Verilog HDL or VHDL warning at uapro.vhd(35): object "auxx" assigned a value but never read File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/uapro.vhd Line: 35
Info (12128): Elaborating entity "fullA10b" for hierarchy "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma" File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/uapro.vhd Line: 63
Warning (10873): Using initial value X (don't care) for net "Si[9]" at fullA10b.vhd(9) File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/fullA10b.vhd Line: 9
Info (12128): Elaborating entity "fullAdder" for hierarchy "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma|fullAdder:s0" File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/fullA10b.vhd Line: 63
Info (12128): Elaborating entity "negativoP" for hierarchy "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|fullA10b:suma|negativoP:negativo" File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/fullA10b.vhd Line: 83
Info (12128): Elaborating entity "multP" for hierarchy "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|multP:mult" File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/uapro.vhd Line: 65
Warning (10036): Verilog HDL or VHDL warning at multP.vhd(19): object "Sfmm" assigned a value but never read File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/multP.vhd Line: 19
Info (12128): Elaborating entity "Divisorsito" for hierarchy "datapath:inst|ALU:alu1|uapro:unidad_aritmetica|Divisorsito:divi" File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/uapro.vhd Line: 66
Warning (10620): VHDL warning at Divisorsito.vhd(40): comparison between unequal length operands always returns FALSE File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/Divisorsito.vhd Line: 40
Warning (10492): VHDL Process Statement warning at Divisorsito.vhd(57): signal "aS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/Divisorsito.vhd Line: 57
Warning (10492): VHDL Process Statement warning at Divisorsito.vhd(57): signal "bS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/Divisorsito.vhd Line: 57
Info (12128): Elaborating entity "Logicas" for hierarchy "datapath:inst|ALU:alu1|Logicas:unidad_logica" File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/ALU.vhd Line: 104
Info (12128): Elaborating entity "barrelShifters" for hierarchy "datapath:inst|ALU:alu1|barrelShifters:barrel_shifters" File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/ALU.vhd Line: 105
Info (12128): Elaborating entity "registros" for hierarchy "datapath:inst|registros:regs1" File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/datapath.vhd Line: 132
Warning (10492): VHDL Process Statement warning at registros.vhd(34): signal "wrt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/anshii/Documentos/Arquitectura_VHDL/ArquitecturaComputadoras/p2/registros.vhd Line: 34
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 100 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 86 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 433 megabytes
    Info: Processing ended: Thu Nov 24 11:54:07 2022
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:42


