Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Mon Dec 11 12:31:29 2017
| Host         : ocaepc52 running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.835     -357.379                    479                 7639        0.035        0.000                      0                 7639        2.000        0.000                       0                  2938  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                       ------------         ----------      --------------
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
sys_clock                                                   {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_1_0                             {0.000 5.000}        10.000          100.000         
  clk_out_40_design_1_clk_wiz_1_0                           {0.000 12.500}       25.000          40.000          
  clkfbout_design_1_clk_wiz_1_0                             {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         12.935        0.000                      0                  222        0.061        0.000                      0                  222       15.686        0.000                       0                   233  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.737        0.000                      0                   46        0.275        0.000                      0                   46       16.166        0.000                       0                    39  
sys_clock                                                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                                   1.757        0.000                      0                 4759        0.076        0.000                      0                 4759        3.750        0.000                       0                  1683  
  clk_out_40_design_1_clk_wiz_1_0                                -1.835     -182.813                    128                 1638        0.035        0.000                      0                 1638       12.000        0.000                       0                   979  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                               5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_40_design_1_clk_wiz_1_0  clk_out1_design_1_clk_wiz_1_0          0.160        0.000                      0                  256        2.164        0.000                      0                  256  
clk_out1_design_1_clk_wiz_1_0    clk_out_40_design_1_clk_wiz_1_0       -1.099      -51.105                    106                  264        0.131        0.000                      0                  264  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_design_1_clk_wiz_1_0    clk_out_40_design_1_clk_wiz_1_0       -1.068     -123.461                    245                  715        0.389        0.000                      0                  715  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       12.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.935ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.704ns (20.472%)  route 2.735ns (79.528%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 19.759 - 16.667 ) 
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.767     1.767    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.868 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.659     3.527    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X21Y21         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y21         FDCE (Prop_fdce_C_Q)         0.456     3.983 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           1.186     5.169    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[0][5]
    SLICE_X19Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.293 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.665     5.958    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X19Y21         LUT5 (Prop_lut5_I0_O)        0.124     6.082 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.883     6.966    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X15Y21         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.512    18.178    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.269 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.489    19.759    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X15Y21         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.380    20.138    
                         clock uncertainty           -0.035    20.103    
    SLICE_X15Y21         FDRE (Setup_fdre_C_CE)      -0.202    19.901    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.901    
                         arrival time                          -6.966    
  -------------------------------------------------------------------
                         slack                                 12.935    

Slack (MET) :             13.903ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.703ns  (logic 0.707ns (26.161%)  route 1.996ns (73.839%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.093ns = ( 36.426 - 33.333 ) 
    Source Clock Delay      (SCD):    3.530ns = ( 20.196 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.767    18.433    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.662    20.196    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X15Y21         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.459    20.655 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.342    20.997    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124    21.121 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.654    22.775    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.124    22.899 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.899    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X13Y25         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.512    34.845    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.490    36.426    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y25         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.380    36.806    
                         clock uncertainty           -0.035    36.770    
    SLICE_X13Y25         FDCE (Setup_fdce_C_D)        0.031    36.801    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.801    
                         arrival time                         -22.899    
  -------------------------------------------------------------------
                         slack                                 13.903    

Slack (MET) :             14.331ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.272ns  (logic 0.707ns (31.120%)  route 1.565ns (68.880%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.093ns = ( 36.426 - 33.333 ) 
    Source Clock Delay      (SCD):    3.530ns = ( 20.196 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.767    18.433    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.662    20.196    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X15Y21         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.459    20.655 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.342    20.997    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124    21.121 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.223    22.344    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X13Y24         LUT4 (Prop_lut4_I0_O)        0.124    22.468 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.468    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X13Y24         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.512    34.845    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.490    36.426    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y24         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.380    36.806    
                         clock uncertainty           -0.035    36.770    
    SLICE_X13Y24         FDCE (Setup_fdce_C_D)        0.029    36.799    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.799    
                         arrival time                         -22.468    
  -------------------------------------------------------------------
                         slack                                 14.331    

Slack (MET) :             14.383ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.266ns  (logic 0.701ns (30.937%)  route 1.565ns (69.063%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.093ns = ( 36.426 - 33.333 ) 
    Source Clock Delay      (SCD):    3.530ns = ( 20.196 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.767    18.433    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.662    20.196    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X15Y21         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.459    20.655 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.342    20.997    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124    21.121 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.223    22.344    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X13Y24         LUT5 (Prop_lut5_I0_O)        0.118    22.462 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X13Y24         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.512    34.845    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.490    36.426    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y24         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.380    36.806    
                         clock uncertainty           -0.035    36.770    
    SLICE_X13Y24         FDCE (Setup_fdce_C_D)        0.075    36.845    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.845    
                         arrival time                         -22.462    
  -------------------------------------------------------------------
                         slack                                 14.383    

Slack (MET) :             14.430ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.173ns  (logic 0.707ns (32.541%)  route 1.466ns (67.459%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 36.425 - 33.333 ) 
    Source Clock Delay      (SCD):    3.530ns = ( 20.196 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.767    18.433    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.662    20.196    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X15Y21         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.459    20.655 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.579    21.234    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X18Y20         LUT6 (Prop_lut6_I4_O)        0.124    21.358 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.887    22.245    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_22_out__0
    SLICE_X19Y20         LUT6 (Prop_lut6_I1_O)        0.124    22.369 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.369    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X19Y20         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.512    34.845    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.489    36.425    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X19Y20         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.380    36.805    
                         clock uncertainty           -0.035    36.769    
    SLICE_X19Y20         FDCE (Setup_fdce_C_D)        0.029    36.798    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.798    
                         arrival time                         -22.369    
  -------------------------------------------------------------------
                         slack                                 14.430    

Slack (MET) :             14.433ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.172ns  (logic 0.707ns (32.556%)  route 1.465ns (67.444%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 36.425 - 33.333 ) 
    Source Clock Delay      (SCD):    3.530ns = ( 20.196 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.767    18.433    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.662    20.196    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X15Y21         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.459    20.655 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.579    21.234    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X18Y20         LUT6 (Prop_lut6_I4_O)        0.124    21.358 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.886    22.244    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_22_out__0
    SLICE_X19Y20         LUT6 (Prop_lut6_I1_O)        0.124    22.368 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.368    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X19Y20         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.512    34.845    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.489    36.425    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X19Y20         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.380    36.805    
                         clock uncertainty           -0.035    36.769    
    SLICE_X19Y20         FDCE (Setup_fdce_C_D)        0.031    36.800    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.800    
                         arrival time                         -22.368    
  -------------------------------------------------------------------
                         slack                                 14.433    

Slack (MET) :             14.663ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.971ns  (logic 0.707ns (35.874%)  route 1.264ns (64.126%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.087ns = ( 36.420 - 33.333 ) 
    Source Clock Delay      (SCD):    3.530ns = ( 20.196 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.767    18.433    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.662    20.196    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X15Y21         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.459    20.655 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.342    20.997    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124    21.121 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.922    22.043    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X15Y24         LUT3 (Prop_lut3_I0_O)        0.124    22.167 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.167    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X15Y24         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.512    34.845    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484    36.420    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y24         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.415    36.835    
                         clock uncertainty           -0.035    36.799    
    SLICE_X15Y24         FDCE (Setup_fdce_C_D)        0.031    36.830    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.830    
                         arrival time                         -22.167    
  -------------------------------------------------------------------
                         slack                                 14.663    

Slack (MET) :             14.681ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.997ns  (logic 0.733ns (36.709%)  route 1.264ns (63.291%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.087ns = ( 36.420 - 33.333 ) 
    Source Clock Delay      (SCD):    3.530ns = ( 20.196 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.767    18.433    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.662    20.196    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X15Y21         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.459    20.655 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.342    20.997    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124    21.121 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.922    22.043    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X15Y24         LUT3 (Prop_lut3_I0_O)        0.150    22.193 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.193    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X15Y24         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.512    34.845    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484    36.420    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y24         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.415    36.835    
                         clock uncertainty           -0.035    36.799    
    SLICE_X15Y24         FDCE (Setup_fdce_C_D)        0.075    36.874    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.874    
                         arrival time                         -22.193    
  -------------------------------------------------------------------
                         slack                                 14.681    

Slack (MET) :             14.780ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.819ns  (logic 0.707ns (38.865%)  route 1.112ns (61.135%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.087ns = ( 36.420 - 33.333 ) 
    Source Clock Delay      (SCD):    3.530ns = ( 20.196 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.767    18.433    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.662    20.196    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X15Y21         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.459    20.655 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.342    20.997    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124    21.121 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.770    21.891    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X14Y25         LUT4 (Prop_lut4_I0_O)        0.124    22.015 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.015    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X14Y25         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.512    34.845    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484    36.420    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y25         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.380    36.800    
                         clock uncertainty           -0.035    36.764    
    SLICE_X14Y25         FDCE (Setup_fdce_C_D)        0.031    36.795    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.795    
                         arrival time                         -22.015    
  -------------------------------------------------------------------
                         slack                                 14.780    

Slack (MET) :             14.782ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.815ns  (logic 0.707ns (38.950%)  route 1.108ns (61.050%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.087ns = ( 36.420 - 33.333 ) 
    Source Clock Delay      (SCD):    3.530ns = ( 20.196 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.767    18.433    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.534 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.662    20.196    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X15Y21         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.459    20.655 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.342    20.997    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124    21.121 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.766    21.887    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X14Y25         LUT2 (Prop_lut2_I0_O)        0.124    22.011 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.011    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X14Y25         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.512    34.845    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.936 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484    36.420    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y25         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.380    36.800    
                         clock uncertainty           -0.035    36.764    
    SLICE_X14Y25         FDCE (Setup_fdce_C_D)        0.029    36.793    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                         -22.011    
  -------------------------------------------------------------------
                         slack                                 14.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.626%)  route 0.230ns (58.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.704     0.704    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.547     1.276    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y24         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDCE (Prop_fdce_C_Q)         0.164     1.440 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/Q
                         net (fo=3, routed)           0.230     1.670    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[24]
    SLICE_X19Y24         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.814     0.814    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.815     1.658    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y24         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
                         clock pessimism             -0.118     1.540    
    SLICE_X19Y24         FDCE (Hold_fdce_C_D)         0.070     1.610    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.947%)  route 0.346ns (71.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.704     0.704    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.548     1.277    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X21Y23         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDCE (Prop_fdce_C_Q)         0.141     1.418 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=2, routed)           0.346     1.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[21]
    SLICE_X26Y23         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.814     0.814    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.816     1.659    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y23         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                         clock pessimism             -0.118     1.541    
    SLICE_X26Y23         FDCE (Hold_fdce_C_D)         0.070     1.611    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.137%)  route 0.303ns (64.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.704     0.704    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.547     1.276    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y24         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDCE (Prop_fdce_C_Q)         0.164     1.440 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/Q
                         net (fo=3, routed)           0.303     1.743    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[24]
    SLICE_X21Y26         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.814     0.814    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.815     1.658    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X21Y26         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
                         clock pessimism             -0.118     1.540    
    SLICE_X21Y26         FDCE (Hold_fdce_C_D)         0.047     1.587    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.704     0.704    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.282    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X26Y22         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDCE (Prop_fdce_C_Q)         0.141     1.423 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.118     1.541    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[11]
    SLICE_X27Y22         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.814     0.814    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.818     1.661    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y22         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                         clock pessimism             -0.365     1.295    
    SLICE_X27Y22         FDCE (Hold_fdce_C_D)         0.070     1.365    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.113%)  route 0.361ns (71.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.704     0.704    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.548     1.277    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X21Y23         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDCE (Prop_fdce_C_Q)         0.141     1.418 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=2, routed)           0.361     1.779    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[21]
    SLICE_X24Y23         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.814     0.814    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.813     1.656    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y23         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
                         clock pessimism             -0.118     1.538    
    SLICE_X24Y23         FDCE (Hold_fdce_C_D)         0.059     1.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.704     0.704    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.550     1.279    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y22         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDCE (Prop_fdce_C_Q)         0.141     1.420 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                         net (fo=2, routed)           0.124     1.544    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[16]
    SLICE_X25Y23         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.814     0.814    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.813     1.656    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X25Y23         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                         clock pessimism             -0.365     1.290    
    SLICE_X25Y23         FDCE (Hold_fdce_C_D)         0.070     1.360    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.286ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.704     0.704    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     1.286    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X12Y20         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDCE (Prop_fdce_C_Q)         0.164     1.450 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/Q
                         net (fo=1, routed)           0.112     1.562    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7_n_0
    SLICE_X13Y19         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.814     0.814    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.824     1.667    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X13Y19         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
                         clock pessimism             -0.365     1.301    
    SLICE_X13Y19         FDCE (Hold_fdce_C_D)         0.076     1.377    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.704     0.704    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.287    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X13Y19         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.141     1.428 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/Q
                         net (fo=1, routed)           0.116     1.545    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11_n_0
    SLICE_X13Y19         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.814     0.814    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.824     1.667    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X13Y19         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
                         clock pessimism             -0.379     1.287    
    SLICE_X13Y19         FDCE (Hold_fdce_C_D)         0.071     1.358    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.030%)  route 0.052ns (28.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.704     0.704    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.287    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X13Y19         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.128     1.415 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/Q
                         net (fo=1, routed)           0.052     1.468    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9_n_0
    SLICE_X13Y19         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.814     0.814    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.824     1.667    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X13Y19         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
                         clock pessimism             -0.379     1.287    
    SLICE_X13Y19         FDCE (Hold_fdce_C_D)        -0.006     1.281    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.704     0.704    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.730 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.293    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X12Y39         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.164     1.457 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.101     1.558    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_brki_hit_synced
    SLICE_X10Y39         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.814     0.814    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.843 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.675    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X10Y39         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/C
                         clock pessimism             -0.365     1.309    
    SLICE_X10Y39         FDCE (Hold_fdce_C_D)         0.060     1.369    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X13Y19   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X11Y21   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X11Y21   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X11Y21   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X11Y21   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X12Y21   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X12Y20   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X13Y19   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X13Y19   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X20Y30   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X16Y31   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X16Y33   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X16Y33   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X16Y35   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X20Y35   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X20Y34   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X20Y34   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X16Y20   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X16Y20   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X20Y29   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X20Y29   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X20Y30   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X16Y31   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X16Y33   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X20Y35   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X20Y34   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X16Y20   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X16Y20   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X16Y20   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.737ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.095ns  (logic 0.970ns (19.038%)  route 4.125ns (80.962%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.601ns = ( 33.934 - 33.333 ) 
    Source Clock Delay      (SCD):    1.134ns = ( 17.801 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.134    17.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y19         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDCE (Prop_fdce_C_Q)         0.362    18.163 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.462    19.624    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y22         LUT3 (Prop_lut3_I1_O)        0.124    19.748 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           1.025    20.774    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X15Y21         LUT4 (Prop_lut4_I3_O)        0.152    20.926 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.995    21.921    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X17Y23         LUT5 (Prop_lut5_I4_O)        0.332    22.253 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.643    22.896    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X17Y23         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.601    33.934    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X17Y23         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.032    33.966    
                         clock uncertainty           -0.035    33.931    
    SLICE_X17Y23         FDCE (Setup_fdce_C_CE)      -0.298    33.633    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.633    
                         arrival time                         -22.896    
  -------------------------------------------------------------------
                         slack                                 10.737    

Slack (MET) :             10.737ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.095ns  (logic 0.970ns (19.038%)  route 4.125ns (80.962%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.601ns = ( 33.934 - 33.333 ) 
    Source Clock Delay      (SCD):    1.134ns = ( 17.801 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.134    17.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y19         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDCE (Prop_fdce_C_Q)         0.362    18.163 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.462    19.624    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y22         LUT3 (Prop_lut3_I1_O)        0.124    19.748 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           1.025    20.774    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X15Y21         LUT4 (Prop_lut4_I3_O)        0.152    20.926 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.995    21.921    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X17Y23         LUT5 (Prop_lut5_I4_O)        0.332    22.253 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.643    22.896    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X17Y23         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.601    33.934    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X17Y23         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.032    33.966    
                         clock uncertainty           -0.035    33.931    
    SLICE_X17Y23         FDCE (Setup_fdce_C_CE)      -0.298    33.633    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.633    
                         arrival time                         -22.896    
  -------------------------------------------------------------------
                         slack                                 10.737    

Slack (MET) :             11.620ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.613ns  (logic 0.970ns (21.029%)  route 3.643ns (78.971%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 34.334 - 33.333 ) 
    Source Clock Delay      (SCD):    1.134ns = ( 17.801 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.134    17.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y19         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDCE (Prop_fdce_C_Q)         0.362    18.163 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.462    19.624    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y22         LUT3 (Prop_lut3_I1_O)        0.124    19.748 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           1.025    20.774    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X15Y21         LUT4 (Prop_lut4_I3_O)        0.152    20.926 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.606    21.532    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X17Y24         LUT5 (Prop_lut5_I3_O)        0.332    21.864 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.549    22.413    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X17Y24         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.001    34.334    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X17Y24         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.032    34.366    
                         clock uncertainty           -0.035    34.331    
    SLICE_X17Y24         FDCE (Setup_fdce_C_CE)      -0.298    34.033    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.033    
                         arrival time                         -22.413    
  -------------------------------------------------------------------
                         slack                                 11.620    

Slack (MET) :             11.620ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.613ns  (logic 0.970ns (21.029%)  route 3.643ns (78.971%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 34.334 - 33.333 ) 
    Source Clock Delay      (SCD):    1.134ns = ( 17.801 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.134    17.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y19         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDCE (Prop_fdce_C_Q)         0.362    18.163 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.462    19.624    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y22         LUT3 (Prop_lut3_I1_O)        0.124    19.748 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           1.025    20.774    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X15Y21         LUT4 (Prop_lut4_I3_O)        0.152    20.926 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.606    21.532    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X17Y24         LUT5 (Prop_lut5_I3_O)        0.332    21.864 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.549    22.413    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X17Y24         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.001    34.334    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X17Y24         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.032    34.366    
                         clock uncertainty           -0.035    34.331    
    SLICE_X17Y24         FDCE (Setup_fdce_C_CE)      -0.298    34.033    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.033    
                         arrival time                         -22.413    
  -------------------------------------------------------------------
                         slack                                 11.620    

Slack (MET) :             11.620ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.613ns  (logic 0.970ns (21.029%)  route 3.643ns (78.971%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 34.334 - 33.333 ) 
    Source Clock Delay      (SCD):    1.134ns = ( 17.801 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.134    17.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y19         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDCE (Prop_fdce_C_Q)         0.362    18.163 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.462    19.624    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y22         LUT3 (Prop_lut3_I1_O)        0.124    19.748 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           1.025    20.774    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X15Y21         LUT4 (Prop_lut4_I3_O)        0.152    20.926 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.606    21.532    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X17Y24         LUT5 (Prop_lut5_I3_O)        0.332    21.864 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.549    22.413    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X17Y24         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.001    34.334    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X17Y24         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.032    34.366    
                         clock uncertainty           -0.035    34.331    
    SLICE_X17Y24         FDCE (Setup_fdce_C_CE)      -0.298    34.033    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         34.033    
                         arrival time                         -22.413    
  -------------------------------------------------------------------
                         slack                                 11.620    

Slack (MET) :             11.620ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.613ns  (logic 0.970ns (21.029%)  route 3.643ns (78.971%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 34.334 - 33.333 ) 
    Source Clock Delay      (SCD):    1.134ns = ( 17.801 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.134    17.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y19         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDCE (Prop_fdce_C_Q)         0.362    18.163 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.462    19.624    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y22         LUT3 (Prop_lut3_I1_O)        0.124    19.748 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           1.025    20.774    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X15Y21         LUT4 (Prop_lut4_I3_O)        0.152    20.926 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.606    21.532    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X17Y24         LUT5 (Prop_lut5_I3_O)        0.332    21.864 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.549    22.413    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X17Y24         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.001    34.334    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X17Y24         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.032    34.366    
                         clock uncertainty           -0.035    34.331    
    SLICE_X17Y24         FDCE (Setup_fdce_C_CE)      -0.298    34.033    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         34.033    
                         arrival time                         -22.413    
  -------------------------------------------------------------------
                         slack                                 11.620    

Slack (MET) :             11.623ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.613ns  (logic 0.970ns (21.029%)  route 3.643ns (78.971%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.001ns = ( 34.334 - 33.333 ) 
    Source Clock Delay      (SCD):    1.134ns = ( 17.801 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.134    17.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y19         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDCE (Prop_fdce_C_Q)         0.362    18.163 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.462    19.624    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y22         LUT3 (Prop_lut3_I1_O)        0.124    19.748 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           1.025    20.774    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X15Y21         LUT4 (Prop_lut4_I3_O)        0.152    20.926 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.606    21.532    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X17Y24         LUT5 (Prop_lut5_I3_O)        0.332    21.864 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.549    22.413    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X16Y24         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.001    34.334    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X16Y24         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.032    34.366    
                         clock uncertainty           -0.035    34.331    
    SLICE_X16Y24         FDCE (Setup_fdce_C_CE)      -0.295    34.036    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.036    
                         arrival time                         -22.413    
  -------------------------------------------------------------------
                         slack                                 11.623    

Slack (MET) :             11.642ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.758ns  (logic 0.970ns (20.386%)  route 3.788ns (79.614%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.169ns = ( 34.502 - 33.333 ) 
    Source Clock Delay      (SCD):    1.134ns = ( 17.801 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.134    17.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y19         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDCE (Prop_fdce_C_Q)         0.362    18.163 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.462    19.624    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y22         LUT3 (Prop_lut3_I1_O)        0.124    19.748 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           1.025    20.774    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X15Y21         LUT4 (Prop_lut4_I3_O)        0.152    20.926 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.606    21.532    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X17Y24         LUT5 (Prop_lut5_I3_O)        0.332    21.864 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.695    22.559    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X18Y25         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.169    34.502    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X18Y25         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.032    34.534    
                         clock uncertainty           -0.035    34.499    
    SLICE_X18Y25         FDCE (Setup_fdce_C_CE)      -0.298    34.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.201    
                         arrival time                         -22.559    
  -------------------------------------------------------------------
                         slack                                 11.642    

Slack (MET) :             11.846ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.408ns  (logic 0.970ns (22.008%)  route 3.438ns (77.992%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.023ns = ( 34.356 - 33.333 ) 
    Source Clock Delay      (SCD):    1.134ns = ( 17.801 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.134    17.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y19         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDCE (Prop_fdce_C_Q)         0.362    18.163 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.462    19.624    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y22         LUT3 (Prop_lut3_I1_O)        0.124    19.748 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           1.025    20.774    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X15Y21         LUT4 (Prop_lut4_I3_O)        0.152    20.926 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.606    21.532    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X17Y24         LUT5 (Prop_lut5_I3_O)        0.332    21.864 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.344    22.208    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X18Y24         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.023    34.356    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X18Y24         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.032    34.388    
                         clock uncertainty           -0.035    34.352    
    SLICE_X18Y24         FDCE (Setup_fdce_C_CE)      -0.298    34.054    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.054    
                         arrival time                         -22.208    
  -------------------------------------------------------------------
                         slack                                 11.846    

Slack (MET) :             11.917ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.591ns  (logic 0.970ns (21.130%)  route 3.621ns (78.870%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 34.610 - 33.333 ) 
    Source Clock Delay      (SCD):    1.134ns = ( 17.801 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.134    17.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y19         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDCE (Prop_fdce_C_Q)         0.362    18.163 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.462    19.624    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y22         LUT3 (Prop_lut3_I1_O)        0.124    19.748 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           1.025    20.774    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X15Y21         LUT4 (Prop_lut4_I3_O)        0.152    20.926 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.606    21.532    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X17Y24         LUT5 (Prop_lut5_I3_O)        0.332    21.864 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.527    22.391    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X17Y25         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.277    34.610    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X17Y25         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.032    34.642    
                         clock uncertainty           -0.035    34.606    
    SLICE_X17Y25         FDCE (Setup_fdce_C_CE)      -0.298    34.308    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.308    
                         arrival time                         -22.391    
  -------------------------------------------------------------------
                         slack                                 11.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.163ns (48.182%)  route 0.175ns (51.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.624ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.546     0.546    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X20Y20         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDCE (Prop_fdce_C_Q)         0.118     0.664 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.175     0.839    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X20Y20         LUT3 (Prop_lut3_I2_O)        0.045     0.884 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     0.884    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X20Y20         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.624     0.624    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X20Y20         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.078     0.546    
    SLICE_X20Y20         FDCE (Hold_fdce_C_D)         0.063     0.609    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.157ns (45.934%)  route 0.185ns (54.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.373ns
    Source Clock Delay      (SCD):    0.323ns
    Clock Pessimism Removal (CPR):    0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.323     0.323    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y22         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y22         FDCE (Prop_fdce_C_Q)         0.112     0.435 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.185     0.620    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X18Y22         LUT3 (Prop_lut3_I2_O)        0.045     0.665 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     0.665    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X18Y22         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.373     0.373    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y22         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.050     0.323    
    SLICE_X18Y22         FDCE (Hold_fdce_C_D)         0.055     0.378    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.363ns  (logic 0.163ns (44.957%)  route 0.200ns (55.043%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.507ns = ( 17.174 - 16.667 ) 
    Source Clock Delay      (SCD):    0.435ns = ( 17.102 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.435    17.102    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y19         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y19         FDCE (Prop_fdce_C_Q)         0.118    17.220 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.200    17.419    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y19         LUT1 (Prop_lut1_I0_O)        0.045    17.464 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.000    17.464    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X16Y19         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.507    17.174    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y19         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.072    17.102    
    SLICE_X16Y19         FDCE (Hold_fdce_C_D)         0.063    17.165    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.165    
                         arrival time                          17.464    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.486ns  (logic 0.157ns (32.291%)  route 0.329ns (67.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.555ns = ( 17.222 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns = ( 16.989 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.322    16.989    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X14Y21         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.112    17.101 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.188    17.289    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X14Y21         LUT5 (Prop_lut5_I3_O)        0.045    17.334 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.141    17.475    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X18Y21         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.555    17.222    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y21         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.209    
    SLICE_X18Y21         FDCE (Hold_fdce_C_CE)       -0.075    17.134    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.134    
                         arrival time                          17.475    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.486ns  (logic 0.157ns (32.291%)  route 0.329ns (67.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.555ns = ( 17.222 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns = ( 16.989 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.322    16.989    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X14Y21         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.112    17.101 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.188    17.289    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X14Y21         LUT5 (Prop_lut5_I3_O)        0.045    17.334 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.141    17.475    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X18Y21         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.555    17.222    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y21         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.209    
    SLICE_X18Y21         FDCE (Hold_fdce_C_CE)       -0.075    17.134    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.134    
                         arrival time                          17.475    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.486ns  (logic 0.157ns (32.291%)  route 0.329ns (67.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.555ns = ( 17.222 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns = ( 16.989 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.322    16.989    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X14Y21         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.112    17.101 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.188    17.289    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X14Y21         LUT5 (Prop_lut5_I3_O)        0.045    17.334 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.141    17.475    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X18Y21         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.555    17.222    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y21         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.209    
    SLICE_X18Y21         FDCE (Hold_fdce_C_CE)       -0.075    17.134    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.134    
                         arrival time                          17.475    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.546ns  (logic 0.157ns (28.730%)  route 0.389ns (71.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.555ns = ( 17.222 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns = ( 16.989 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.322    16.989    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X14Y21         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.112    17.101 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.188    17.289    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X14Y21         LUT5 (Prop_lut5_I3_O)        0.045    17.334 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.201    17.535    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X19Y21         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.555    17.222    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y21         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.209    
    SLICE_X19Y21         FDCE (Hold_fdce_C_CE)       -0.075    17.134    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.134    
                         arrival time                          17.535    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.546ns  (logic 0.157ns (28.730%)  route 0.389ns (71.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.555ns = ( 17.222 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns = ( 16.989 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.322    16.989    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X14Y21         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.112    17.101 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.188    17.289    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X14Y21         LUT5 (Prop_lut5_I3_O)        0.045    17.334 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.201    17.535    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X19Y21         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.555    17.222    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y21         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.209    
    SLICE_X19Y21         FDCE (Hold_fdce_C_CE)       -0.075    17.134    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.134    
                         arrival time                          17.535    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.546ns  (logic 0.157ns (28.730%)  route 0.389ns (71.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.555ns = ( 17.222 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns = ( 16.989 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.322    16.989    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X14Y21         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.112    17.101 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.188    17.289    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X14Y21         LUT5 (Prop_lut5_I3_O)        0.045    17.334 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.201    17.535    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X19Y21         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.555    17.222    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y21         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.209    
    SLICE_X19Y21         FDCE (Hold_fdce_C_CE)       -0.075    17.134    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.134    
                         arrival time                          17.535    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.546ns  (logic 0.157ns (28.730%)  route 0.389ns (71.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.555ns = ( 17.222 - 16.667 ) 
    Source Clock Delay      (SCD):    0.322ns = ( 16.989 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.322    16.989    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X14Y21         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.112    17.101 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.188    17.289    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X14Y21         LUT5 (Prop_lut5_I3_O)        0.045    17.334 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.201    17.535    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X19Y21         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.555    17.222    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y21         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.013    17.209    
    SLICE_X19Y21         FDCE (Hold_fdce_C_CE)       -0.075    17.134    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.134    
                         arrival time                          17.535    
  -------------------------------------------------------------------
                         slack                                  0.402    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X15Y20  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X15Y20  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X15Y20  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X15Y20  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X14Y21  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X14Y21  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X14Y21  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X14Y21  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X18Y22  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X18Y22  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X20Y21  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X20Y21  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X20Y21  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X20Y21  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X20Y21  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X20Y21  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X20Y21  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X20Y21  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X20Y20  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X17Y23  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y19  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y19  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X18Y21  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X18Y21  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X19Y21  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X19Y21  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X19Y21  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X19Y21  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X18Y21  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X15Y20  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 1.774ns (23.704%)  route 5.710ns (76.296%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.671    -0.688    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y29         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.232 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=9, routed)           1.617     1.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/LOCKSTEP_Master_Out[32]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.510 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__118/O
                         net (fo=1, routed)           0.000     1.510    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.060 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.060    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.331 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.695     4.025    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X21Y29         LUT3 (Prop_lut3_I1_O)        0.373     4.398 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                         net (fo=9, routed)           2.398     6.796    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.536     8.704    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.191    
                         clock uncertainty           -0.072     9.120    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     8.554    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.554    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.086ns  (logic 1.770ns (24.979%)  route 5.316ns (75.021%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 8.699 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.671    -0.688    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y29         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.232 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=9, routed)           1.617     1.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/LOCKSTEP_Master_Out[32]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.510 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__118/O
                         net (fo=1, routed)           0.000     1.510    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.060 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.060    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.331 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.483     3.814    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X22Y29         LUT3 (Prop_lut3_I1_O)        0.369     4.183 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=9, routed)           2.215     6.398    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.531     8.699    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.186    
                         clock uncertainty           -0.072     9.115    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.769     8.346    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.346    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 1.802ns (25.442%)  route 5.281ns (74.558%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 8.702 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.671    -0.688    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y29         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.232 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=9, routed)           1.617     1.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/LOCKSTEP_Master_Out[32]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.510 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__118/O
                         net (fo=1, routed)           0.000     1.510    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.060 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.060    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.331 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.695     4.025    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X21Y29         LUT3 (Prop_lut3_I1_O)        0.401     4.426 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=9, routed)           1.969     6.395    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.534     8.702    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.189    
                         clock uncertainty           -0.072     9.118    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774     8.344    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.344    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.056ns  (logic 1.770ns (25.084%)  route 5.286ns (74.916%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.671    -0.688    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y29         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.232 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=9, routed)           1.617     1.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/LOCKSTEP_Master_Out[32]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.510 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__118/O
                         net (fo=1, routed)           0.000     1.510    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.060 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.060    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.331 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.483     3.814    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X22Y29         LUT3 (Prop_lut3_I1_O)        0.369     4.183 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=9, routed)           2.186     6.369    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.539     8.707    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.194    
                         clock uncertainty           -0.072     9.123    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.769     8.354    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.354    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             1.987ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.369ns  (logic 1.589ns (21.564%)  route 5.780ns (78.436%))
  Logic Levels:           3  (AND2B1L=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.679    -0.680    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X13Y36         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.224 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg/Q
                         net (fo=13, routed)          1.230     1.006    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_valid
    SLICE_X16Y33         LUT3 (Prop_lut3_I0_O)        0.124     1.130 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Write_Strobe_INST_0_i_1/O
                         net (fo=14, routed)          1.071     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/ex_valid_reg
    SLICE_X11Y36         LUT6 (Prop_lut6_I4_O)        0.124     2.325 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.930     3.255    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X15Y37         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     4.140 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=9, routed)           2.549     6.689    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.536     8.704    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487     9.191    
                         clock uncertainty           -0.072     9.120    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.677    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.677    
                         arrival time                          -6.689    
  -------------------------------------------------------------------
                         slack                                  1.987    

Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.995ns  (logic 1.802ns (25.760%)  route 5.193ns (74.240%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.671    -0.688    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y29         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.232 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=9, routed)           1.617     1.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/LOCKSTEP_Master_Out[32]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.510 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__118/O
                         net (fo=1, routed)           0.000     1.510    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.060 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.060    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.331 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.695     4.025    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X21Y29         LUT3 (Prop_lut3_I1_O)        0.401     4.426 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=9, routed)           1.881     6.308    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.539     8.707    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.194    
                         clock uncertainty           -0.072     9.123    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774     8.349    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.349    
                         arrival time                          -6.308    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.963ns  (logic 1.770ns (25.421%)  route 5.193ns (74.579%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.671    -0.688    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y29         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.232 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=9, routed)           1.617     1.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/LOCKSTEP_Master_Out[32]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.510 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__118/O
                         net (fo=1, routed)           0.000     1.510    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.060 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.060    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.331 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.877     4.208    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X26Y28         LUT3 (Prop_lut3_I1_O)        0.369     4.577 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[29]_INST_0/O
                         net (fo=9, routed)           1.698     6.275    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.539     8.707    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.194    
                         clock uncertainty           -0.072     9.123    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.798     8.325    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.325    
                         arrival time                          -6.275    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 1.774ns (24.716%)  route 5.403ns (75.284%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.671    -0.688    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y29         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.232 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=9, routed)           1.617     1.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/LOCKSTEP_Master_Out[32]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.510 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__118/O
                         net (fo=1, routed)           0.000     1.510    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.060 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.060    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.331 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.693     4.023    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X21Y29         LUT3 (Prop_lut3_I1_O)        0.373     4.396 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=9, routed)           2.093     6.490    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.539     8.707    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.194    
                         clock uncertainty           -0.072     9.123    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566     8.557    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.557    
                         arrival time                          -6.490    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.146ns  (logic 1.774ns (24.825%)  route 5.372ns (75.175%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 8.699 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.671    -0.688    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y29         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.232 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=9, routed)           1.617     1.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/LOCKSTEP_Master_Out[32]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.510 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__118/O
                         net (fo=1, routed)           0.000     1.510    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.060 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.060    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.331 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.695     4.025    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X21Y29         LUT3 (Prop_lut3_I1_O)        0.373     4.398 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                         net (fo=9, routed)           2.060     6.458    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.531     8.699    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.186    
                         clock uncertainty           -0.072     9.115    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     8.549    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -6.458    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.098ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.146ns  (logic 1.774ns (24.825%)  route 5.372ns (75.175%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.671    -0.688    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y29         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.232 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=9, routed)           1.617     1.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/LOCKSTEP_Master_Out[32]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.510 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__118/O
                         net (fo=1, routed)           0.000     1.510    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.060 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.060    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.331 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.695     4.025    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X21Y29         LUT3 (Prop_lut3_I1_O)        0.373     4.398 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                         net (fo=9, routed)           2.060     6.458    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.539     8.707    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.487     9.194    
                         clock uncertainty           -0.072     9.123    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566     8.557    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.557    
                         arrival time                          -6.458    
  -------------------------------------------------------------------
                         slack                                  2.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.913%)  route 0.221ns (61.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.563    -0.498    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X18Y38         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.221    -0.136    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X20Y37         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.828    -0.735    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X20Y37         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.269    -0.466    
    SLICE_X20Y37         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.212    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.913%)  route 0.221ns (61.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.563    -0.498    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X18Y38         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.221    -0.136    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X20Y37         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.828    -0.735    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X20Y37         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.269    -0.466    
    SLICE_X20Y37         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.212    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.913%)  route 0.221ns (61.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.563    -0.498    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X18Y38         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.221    -0.136    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X20Y37         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.828    -0.735    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X20Y37         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.269    -0.466    
    SLICE_X20Y37         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.212    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.913%)  route 0.221ns (61.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.563    -0.498    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X18Y38         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.221    -0.136    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X20Y37         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.828    -0.735    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X20Y37         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.269    -0.466    
    SLICE_X20Y37         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.212    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.913%)  route 0.221ns (61.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.563    -0.498    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X18Y38         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.221    -0.136    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X20Y37         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.828    -0.735    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X20Y37         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMC/CLK
                         clock pessimism              0.269    -0.466    
    SLICE_X20Y37         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.212    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMC
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.913%)  route 0.221ns (61.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.563    -0.498    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X18Y38         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.221    -0.136    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X20Y37         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.828    -0.735    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X20Y37         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
                         clock pessimism              0.269    -0.466    
    SLICE_X20Y37         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.212    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.913%)  route 0.221ns (61.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.563    -0.498    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X18Y38         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.221    -0.136    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X20Y37         RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.828    -0.735    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X20Y37         RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMD/CLK
                         clock pessimism              0.269    -0.466    
    SLICE_X20Y37         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.212    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMD
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.913%)  route 0.221ns (61.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.563    -0.498    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X18Y38         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.221    -0.136    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X20Y37         RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.828    -0.735    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X20Y37         RAMS32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
                         clock pessimism              0.269    -0.466    
    SLICE_X20Y37         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.212    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.862%)  route 0.288ns (67.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.562    -0.499    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X17Y37         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.288    -0.070    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X20Y37         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.828    -0.735    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X20Y37         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.269    -0.466    
    SLICE_X20Y37         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.157    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.862%)  route 0.288ns (67.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.562    -0.499    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X17Y37         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.288    -0.070    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X20Y37         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.828    -0.735    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X20Y37         RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.269    -0.466    
    SLICE_X20Y37         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.157    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y27     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y27     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y27     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y27     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y27     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y27     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y27     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y27     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y37     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y37     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y28     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y28     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y28     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y28     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y28     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y27     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y27     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y27     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y27     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y27     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_40_design_1_clk_wiz_1_0
  To Clock:  clk_out_40_design_1_clk_wiz_1_0

Setup :          128  Failing Endpoints,  Worst Slack       -1.835ns,  Total Violation     -182.813ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.835ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_1/addkey_in_0/D
                            (positive level-sensitive latch clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_1/main_reg/low_data_0/D
                            (falling edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.584ns (32.700%)  route 1.202ns (67.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 11.144 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.651    -0.708    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X22Y62         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_1/addkey_in_0/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    12.250    11.542    
    SLICE_X22Y62                                      0.000    11.542 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_1/addkey_in_0/D
    SLICE_X22Y62         LDCE (DToQ_ldce_D_Q)         0.460    12.002 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_1/addkey_in_0/Q
                         net (fo=1, routed)           0.498    12.500    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_1/addkey_in_0
    SLICE_X22Y62         LUT3 (Prop_lut3_I0_O)        0.124    12.624 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_1/Mxor_addkey_out_post_mc_0_xo<0>1/O
                         net (fo=2, routed)           0.704    13.328    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_1_out[0]
    SLICE_X18Y69         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_1/main_reg/low_data_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.921 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.476    11.144    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X18Y69         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_1/main_reg/low_data_0/C  (IS_INVERTED)
                         clock pessimism              0.487    11.631    
                         clock uncertainty           -0.083    11.548    
    SLICE_X18Y69         FDCE (Setup_fdce_C_D)       -0.055    11.493    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_1/main_reg/low_data_0
  -------------------------------------------------------------------
                         required time                         11.493    
                         arrival time                         -13.328    
  -------------------------------------------------------------------
                         slack                                 -1.835    

Slack (VIOLATED) :        -1.835ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1/addkey_in_4/D
                            (positive level-sensitive latch clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_1/dual_reg/low_data_4/D
                            (falling edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.584ns (31.151%)  route 1.291ns (68.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 11.144 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.653    -0.706    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X9Y71          LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1/addkey_in_4/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    12.250    11.544    
    SLICE_X9Y71                                       0.000    11.544 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1/addkey_in_4/D
    SLICE_X9Y71          LDCE (DToQ_ldce_D_Q)         0.460    12.004 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1/addkey_in_4/Q
                         net (fo=1, routed)           0.759    12.763    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1/addkey_in_4
    SLICE_X15Y70         LUT3 (Prop_lut3_I0_O)        0.124    12.887 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1/Mxor_addkey_out_post_mc_4_xo<0>1/O
                         net (fo=2, routed)           0.532    13.419    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1_out[4]
    SLICE_X15Y71         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_1/dual_reg/low_data_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.921 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.476    11.144    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X15Y71         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_1/dual_reg/low_data_4/C  (IS_INVERTED)
                         clock pessimism              0.588    11.731    
                         clock uncertainty           -0.083    11.648    
    SLICE_X15Y71         FDCE (Setup_fdce_C_D)       -0.064    11.584    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_1/dual_reg/low_data_4
  -------------------------------------------------------------------
                         required time                         11.584    
                         arrival time                         -13.419    
  -------------------------------------------------------------------
                         slack                                 -1.835    

Slack (VIOLATED) :        -1.804ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_1/addkey_in_6/D
                            (positive level-sensitive latch clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_1/main_reg/low_data_6/D
                            (falling edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.620ns (35.450%)  route 1.129ns (64.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 11.139 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.702ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.657    -0.702    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X16Y61         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_1/addkey_in_6/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    12.256    11.554    
    SLICE_X16Y61                                      0.000    11.554 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_1/addkey_in_6/D
    SLICE_X16Y61         LDCE (DToQ_ldce_D_Q)         0.496    12.050 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_1/addkey_in_6/Q
                         net (fo=1, routed)           0.591    12.641    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_1/addkey_in_6
    SLICE_X23Y62         LUT3 (Prop_lut3_I0_O)        0.124    12.765 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_1/Mxor_addkey_out_post_mc_6_xo<0>1/O
                         net (fo=2, routed)           0.538    13.303    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_1_out[6]
    SLICE_X23Y70         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_1/main_reg/low_data_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.921 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.471    11.139    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X23Y70         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_1/main_reg/low_data_6/C  (IS_INVERTED)
                         clock pessimism              0.487    11.626    
                         clock uncertainty           -0.083    11.543    
    SLICE_X23Y70         FDCE (Setup_fdce_C_D)       -0.044    11.499    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_1/main_reg/low_data_6
  -------------------------------------------------------------------
                         required time                         11.499    
                         arrival time                         -13.303    
  -------------------------------------------------------------------
                         slack                                 -1.804    

Slack (VIOLATED) :        -1.804ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_3/addkey_in_4/D
                            (positive level-sensitive latch clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/dual_reg/low_data_4/D
                            (falling edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.584ns (32.836%)  route 1.195ns (67.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 11.143 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.644    -0.715    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X22Y68         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_3/addkey_in_4/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    12.250    11.535    
    SLICE_X22Y68                                      0.000    11.535 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_3/addkey_in_4/D
    SLICE_X22Y68         LDCE (DToQ_ldce_D_Q)         0.460    11.995 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_3/addkey_in_4/Q
                         net (fo=1, routed)           0.559    12.554    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_3/addkey_in_4
    SLICE_X21Y69         LUT3 (Prop_lut3_I0_O)        0.124    12.678 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_3/Mxor_addkey_out_post_mc_4_xo<0>1/O
                         net (fo=2, routed)           0.636    13.314    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_3_out[4]
    SLICE_X21Y69         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/dual_reg/low_data_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.921 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.475    11.143    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X21Y69         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/dual_reg/low_data_4/C  (IS_INVERTED)
                         clock pessimism              0.487    11.630    
                         clock uncertainty           -0.083    11.547    
    SLICE_X21Y69         FDCE (Setup_fdce_C_D)       -0.037    11.510    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/dual_reg/low_data_4
  -------------------------------------------------------------------
                         required time                         11.510    
                         arrival time                         -13.314    
  -------------------------------------------------------------------
                         slack                                 -1.804    

Slack (VIOLATED) :        -1.801ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3/addkey_in_2/D
                            (positive level-sensitive latch clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/dual_reg/low_data_2/D
                            (falling edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.593ns (31.178%)  route 1.309ns (68.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 11.138 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.653    -0.706    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X22Y60         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3/addkey_in_2/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    12.241    11.535    
    SLICE_X22Y60                                      0.000    11.535 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3/addkey_in_2/D
    SLICE_X22Y60         LDCE (DToQ_ldce_D_Q)         0.469    12.004 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3/addkey_in_2/Q
                         net (fo=1, routed)           0.473    12.477    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3/addkey_in_2
    SLICE_X22Y59         LUT3 (Prop_lut3_I0_O)        0.124    12.601 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3/Mxor_addkey_out_post_mc_2_xo<0>1/O
                         net (fo=2, routed)           0.836    13.437    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3_out[2]
    SLICE_X23Y71         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/dual_reg/low_data_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.921 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.470    11.138    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X23Y71         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/dual_reg/low_data_2/C  (IS_INVERTED)
                         clock pessimism              0.622    11.759    
                         clock uncertainty           -0.083    11.676    
    SLICE_X23Y71         FDCE (Setup_fdce_C_D)       -0.040    11.636    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/dual_reg/low_data_2
  -------------------------------------------------------------------
                         required time                         11.636    
                         arrival time                         -13.437    
  -------------------------------------------------------------------
                         slack                                 -1.801    

Slack (VIOLATED) :        -1.780ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_1/addkey_in_0/D
                            (positive level-sensitive latch clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/main_reg/low_data_0/D
                            (falling edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.587ns (31.942%)  route 1.251ns (68.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 11.139 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.653    -0.706    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X22Y59         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_1/addkey_in_0/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    12.247    11.541    
    SLICE_X22Y59                                      0.000    11.541 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_1/addkey_in_0/D
    SLICE_X22Y59         LDCE (DToQ_ldce_D_Q)         0.463    12.004 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_1/addkey_in_0/Q
                         net (fo=1, routed)           0.433    12.437    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_1/addkey_in_0
    SLICE_X23Y59         LUT3 (Prop_lut3_I0_O)        0.124    12.561 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_1/Mxor_addkey_out_post_mc_0_xo<0>1/O
                         net (fo=2, routed)           0.818    13.379    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_1_out[0]
    SLICE_X23Y70         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/main_reg/low_data_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.921 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.471    11.139    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X23Y70         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/main_reg/low_data_0/C  (IS_INVERTED)
                         clock pessimism              0.622    11.760    
                         clock uncertainty           -0.083    11.677    
    SLICE_X23Y70         FDCE (Setup_fdce_C_D)       -0.078    11.599    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/main_reg/low_data_0
  -------------------------------------------------------------------
                         required time                         11.599    
                         arrival time                         -13.379    
  -------------------------------------------------------------------
                         slack                                 -1.780    

Slack (VIOLATED) :        -1.768ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_3/addkey_in_7/D
                            (positive level-sensitive latch clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_2/dual_reg/low_data_7/D
                            (falling edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.587ns (33.821%)  route 1.149ns (66.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 11.143 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.651    -0.708    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X22Y62         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_3/addkey_in_7/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    12.247    11.539    
    SLICE_X22Y62                                      0.000    11.539 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_3/addkey_in_7/D
    SLICE_X22Y62         LDCE (DToQ_ldce_D_Q)         0.463    12.002 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_3/addkey_in_7/Q
                         net (fo=1, routed)           0.620    12.622    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_3/addkey_in_7
    SLICE_X19Y65         LUT3 (Prop_lut3_I0_O)        0.124    12.746 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_3/Mxor_addkey_out_post_mc_7_xo<0>1/O
                         net (fo=2, routed)           0.529    13.275    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_3_out[7]
    SLICE_X21Y69         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_2/dual_reg/low_data_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.921 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.475    11.143    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X21Y69         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_2/dual_reg/low_data_7/C  (IS_INVERTED)
                         clock pessimism              0.487    11.630    
                         clock uncertainty           -0.083    11.547    
    SLICE_X21Y69         FDCE (Setup_fdce_C_D)       -0.040    11.507    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_2/dual_reg/low_data_7
  -------------------------------------------------------------------
                         required time                         11.507    
                         arrival time                         -13.275    
  -------------------------------------------------------------------
                         slack                                 -1.768    

Slack (VIOLATED) :        -1.742ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_1/addkey_in_6/D
                            (positive level-sensitive latch clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_1/dual_reg/low_data_6/D
                            (falling edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.620ns (36.485%)  route 1.079ns (63.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 11.148 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.702ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.657    -0.702    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X16Y61         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_1/addkey_in_6/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    12.256    11.554    
    SLICE_X16Y61                                      0.000    11.554 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_1/addkey_in_6/D
    SLICE_X16Y61         LDCE (DToQ_ldce_D_Q)         0.496    12.050 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_1/addkey_in_6/Q
                         net (fo=1, routed)           0.591    12.641    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_1/addkey_in_6
    SLICE_X23Y62         LUT3 (Prop_lut3_I0_O)        0.124    12.765 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_1/Mxor_addkey_out_post_mc_6_xo<0>1/O
                         net (fo=2, routed)           0.489    13.253    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/lin_1_out[6]
    SLICE_X23Y59         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_1/dual_reg/low_data_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.921 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.480    11.148    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X23Y59         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_1/dual_reg/low_data_6/C  (IS_INVERTED)
                         clock pessimism              0.487    11.635    
                         clock uncertainty           -0.083    11.552    
    SLICE_X23Y59         FDCE (Setup_fdce_C_D)       -0.040    11.512    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_1/dual_reg/low_data_6
  -------------------------------------------------------------------
                         required time                         11.512    
                         arrival time                         -13.253    
  -------------------------------------------------------------------
                         slack                                 -1.742    

Slack (VIOLATED) :        -1.742ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1/addkey_in_3/D
                            (positive level-sensitive latch clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_1/dual_reg/low_data_3/D
                            (falling edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.593ns (32.429%)  route 1.236ns (67.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 11.144 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.653    -0.706    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X9Y71          LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1/addkey_in_3/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    12.241    11.535    
    SLICE_X9Y71                                       0.000    11.535 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1/addkey_in_3/D
    SLICE_X9Y71          LDCE (DToQ_ldce_D_Q)         0.469    12.004 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1/addkey_in_3/Q
                         net (fo=1, routed)           0.403    12.407    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1/addkey_in_3
    SLICE_X9Y71          LUT3 (Prop_lut3_I0_O)        0.124    12.531 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1/Mxor_addkey_out_post_mc_3_xo<0>1/O
                         net (fo=2, routed)           0.832    13.364    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1_out[3]
    SLICE_X16Y70         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_1/dual_reg/low_data_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.921 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.476    11.144    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X16Y70         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_1/dual_reg/low_data_3/C  (IS_INVERTED)
                         clock pessimism              0.588    11.731    
                         clock uncertainty           -0.083    11.648    
    SLICE_X16Y70         FDCE (Setup_fdce_C_D)       -0.026    11.622    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_1/dual_reg/low_data_3
  -------------------------------------------------------------------
                         required time                         11.622    
                         arrival time                         -13.364    
  -------------------------------------------------------------------
                         slack                                 -1.742    

Slack (VIOLATED) :        -1.741ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3/addkey_in_7/D
                            (positive level-sensitive latch clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/dual_reg/low_data_7/D
                            (falling edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.587ns (33.826%)  route 1.148ns (66.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 11.144 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.654    -0.705    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X26Y64         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3/addkey_in_7/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint    12.247    11.542    
    SLICE_X26Y64                                      0.000    11.542 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3/addkey_in_7/D
    SLICE_X26Y64         LDCE (DToQ_ldce_D_Q)         0.463    12.005 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3/addkey_in_7/Q
                         net (fo=1, routed)           0.804    12.809    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3/addkey_in_7
    SLICE_X21Y66         LUT3 (Prop_lut3_I0_O)        0.124    12.933 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3/Mxor_addkey_out_post_mc_7_xo<0>1/O
                         net (fo=2, routed)           0.344    13.277    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3_out[7]
    SLICE_X20Y68         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/dual_reg/low_data_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.921 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.476    11.144    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X20Y68         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/dual_reg/low_data_7/C  (IS_INVERTED)
                         clock pessimism              0.487    11.631    
                         clock uncertainty           -0.083    11.548    
    SLICE_X20Y68         FDCE (Setup_fdce_C_D)       -0.011    11.537    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/dual_reg/low_data_7
  -------------------------------------------------------------------
                         required time                         11.537    
                         arrival time                         -13.277    
  -------------------------------------------------------------------
                         slack                                 -1.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/state_lo_FSM_FFd4/C
                            (falling edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/state_lo_FSM_FFd3/D
                            (falling edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns)
  Data Path Delay:        0.316ns  (logic 0.133ns (42.061%)  route 0.183ns (57.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 11.750 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.511ns = ( 11.989 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259    12.759 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.199    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    10.932 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    11.414    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    11.440 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.550    11.989    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X18Y70         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/state_lo_FSM_FFd4/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y70         FDCE (Prop_fdce_C_Q)         0.133    12.122 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/state_lo_FSM_FFd4/Q
                         net (fo=1, routed)           0.183    12.305    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/state_lo_FSM_FFd3-In
    SLICE_X22Y71         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/state_lo_FSM_FFd3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447    12.947 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.427    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    10.380 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    10.908    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.937 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.813    11.750    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X22Y71         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/state_lo_FSM_FFd3/C  (IS_INVERTED)
                         clock pessimism              0.498    12.248    
    SLICE_X22Y71         FDCE (Hold_fdce_C_D)         0.023    12.271    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/state_lo_FSM_FFd3
  -------------------------------------------------------------------
                         required time                        -12.271    
                         arrival time                          12.305    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/main_reg/low_data_5/C
                            (falling edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_117/D
                            (falling edge-triggered cell FDRE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns)
  Data Path Delay:        0.437ns  (logic 0.231ns (52.865%)  route 0.206ns (47.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns = ( 11.760 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.509ns = ( 11.991 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259    12.759 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.199    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    10.932 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    11.414    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    11.440 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.552    11.991    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X21Y65         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/main_reg/low_data_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDCE (Prop_fdce_C_Q)         0.133    12.124 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/main_reg/low_data_5/Q
                         net (fo=3, routed)           0.206    12.330    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/main_reg/low_data[5]
    SLICE_X25Y61         LUT3 (Prop_lut3_I1_O)        0.098    12.428 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/Mmux_dout_lo61/O
                         net (fo=1, routed)           0.000    12.428    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/s_data_out_H[117]
    SLICE_X25Y61         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_117/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447    12.947 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.427    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    10.380 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    10.908    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.937 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.823    11.760    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X25Y61         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_117/C  (IS_INVERTED)
                         clock pessimism              0.498    12.258    
    SLICE_X25Y61         FDRE (Hold_fdre_C_D)         0.098    12.356    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_117
  -------------------------------------------------------------------
                         required time                        -12.356    
                         arrival time                          12.428    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_2/dual_reg/low_data_7/C
                            (falling edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_71/D
                            (falling edge-triggered cell FDRE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns)
  Data Path Delay:        0.453ns  (logic 0.231ns (50.957%)  route 0.222ns (49.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 11.752 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.513ns = ( 11.987 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259    12.759 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.199    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    10.932 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    11.414    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    11.440 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.548    11.987    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X21Y69         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_2/dual_reg/low_data_7/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y69         FDCE (Prop_fdce_C_Q)         0.133    12.120 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_2/dual_reg/low_data_7/Q
                         net (fo=2, routed)           0.222    12.343    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_2/dual_reg/low_data[7]
    SLICE_X23Y69         LUT6 (Prop_lut6_I5_O)        0.098    12.441 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_2/Mmux_dout_lo81/O
                         net (fo=1, routed)           0.000    12.441    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/s_data_out_H[71]
    SLICE_X23Y69         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_71/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447    12.947 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.427    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    10.380 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    10.908    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.937 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.815    11.752    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X23Y69         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_71/C  (IS_INVERTED)
                         clock pessimism              0.498    12.250    
    SLICE_X23Y69         FDRE (Hold_fdre_C_D)         0.099    12.349    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_71
  -------------------------------------------------------------------
                         required time                        -12.349    
                         arrival time                          12.441    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_2/main_reg/low_data_1/C
                            (falling edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_33/D
                            (falling edge-triggered cell FDRE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns)
  Data Path Delay:        0.517ns  (logic 0.191ns (36.937%)  route 0.326ns (63.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns = ( 11.758 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.511ns = ( 11.989 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259    12.759 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.199    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    10.932 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    11.414    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    11.440 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.550    11.989    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X21Y67         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_2/main_reg/low_data_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y67         FDCE (Prop_fdce_C_Q)         0.146    12.135 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_2/main_reg/low_data_1/Q
                         net (fo=2, routed)           0.326    12.461    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_2/main_reg/low_data[1]
    SLICE_X28Y66         LUT6 (Prop_lut6_I1_O)        0.045    12.506 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_2/Mmux_dout_lo21/O
                         net (fo=1, routed)           0.000    12.506    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/s_data_out_H[33]
    SLICE_X28Y66         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_33/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447    12.947 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.427    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    10.380 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    10.908    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.937 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.821    11.758    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X28Y66         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_33/C  (IS_INVERTED)
                         clock pessimism              0.498    12.256    
    SLICE_X28Y66         FDRE (Hold_fdre_C_D)         0.124    12.380    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_33
  -------------------------------------------------------------------
                         required time                        -12.380    
                         arrival time                          12.506    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_1/main_reg/low_data_5/C
                            (falling edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_21/D
                            (falling edge-triggered cell FDRE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns)
  Data Path Delay:        0.488ns  (logic 0.212ns (43.415%)  route 0.276ns (56.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns = ( 11.755 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 11.994 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259    12.759 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.199    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    10.932 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    11.414    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    11.440 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.555    11.994    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X16Y65         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_1/main_reg/low_data_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y65         FDCE (Prop_fdce_C_Q)         0.167    12.161 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_1/main_reg/low_data_5/Q
                         net (fo=3, routed)           0.276    12.438    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_1/main_reg/low_data[5]
    SLICE_X25Y66         LUT3 (Prop_lut3_I1_O)        0.045    12.483 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_1/Mmux_dout_lo61/O
                         net (fo=1, routed)           0.000    12.483    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/s_data_out_H[21]
    SLICE_X25Y66         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_21/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447    12.947 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.427    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    10.380 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    10.908    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.937 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.818    11.755    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X25Y66         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_21/C  (IS_INVERTED)
                         clock pessimism              0.498    12.253    
    SLICE_X25Y66         FDRE (Hold_fdre_C_D)         0.098    12.351    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_21
  -------------------------------------------------------------------
                         required time                        -12.351    
                         arrival time                          12.483    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/RCon_inst/s_last_rcon_0/C
                            (rising edge-triggered cell FDPE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/RCon_inst/rc_reg_0/D
                            (rising edge-triggered cell FDPE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.558    -0.503    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X7Y63          FDPE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/RCon_inst/s_last_rcon_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDPE (Prop_fdpe_C_Q)         0.141    -0.362 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/RCon_inst/s_last_rcon_0/Q
                         net (fo=1, routed)           0.091    -0.271    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/RCon_inst/s_last_rcon[0]
    SLICE_X6Y63          LUT6 (Prop_lut6_I5_O)        0.045    -0.226 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/RCon_inst/Mmux_rc_reg[7]_s_next_rc[7]_mux_6_OUT11/O
                         net (fo=1, routed)           0.000    -0.226    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/RCon_inst/rc_reg[7]_s_next_rc[7]_mux_6_OUT[0]
    SLICE_X6Y63          FDPE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/RCon_inst/rc_reg_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.826    -0.737    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X6Y63          FDPE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/RCon_inst/rc_reg_0/C
                         clock pessimism              0.247    -0.490    
    SLICE_X6Y63          FDPE (Hold_fdpe_C_D)         0.121    -0.369    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/RCon_inst/rc_reg_0
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/s_iter_2/C
                            (rising edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/s_iter_3/D
                            (rising edge-triggered cell FDPE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.917%)  route 0.101ns (35.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.550    -0.511    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X35Y70         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/s_iter_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.370 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/s_iter_2/Q
                         net (fo=5, routed)           0.101    -0.269    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/s_iter[2]
    SLICE_X34Y70         LUT6 (Prop_lut6_I2_O)        0.045    -0.224 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/Mmux_state_hi[3]_s_iter[3]_wide_mux_36_OUT41/O
                         net (fo=1, routed)           0.000    -0.224    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/state_hi[3]_s_iter[3]_wide_mux_36_OUT[3]
    SLICE_X34Y70         FDPE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/s_iter_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.818    -0.745    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X34Y70         FDPE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/s_iter_3/C
                         clock pessimism              0.247    -0.498    
    SLICE_X34Y70         FDPE (Hold_fdpe_C_D)         0.120    -0.378    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/s_iter_3
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_2/dual_reg/low_data_4/C
                            (falling edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_36/D
                            (falling edge-triggered cell FDRE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns)
  Data Path Delay:        0.549ns  (logic 0.212ns (38.587%)  route 0.337ns (61.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 11.756 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.512ns = ( 11.988 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259    12.759 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.199    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    10.932 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    11.414    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    11.440 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.549    11.988    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X20Y68         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_2/dual_reg/low_data_4/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         FDCE (Prop_fdce_C_Q)         0.167    12.155 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_2/dual_reg/low_data_4/Q
                         net (fo=2, routed)           0.337    12.493    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_2/dual_reg/low_data[4]
    SLICE_X28Y68         LUT6 (Prop_lut6_I5_O)        0.045    12.538 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_2/Mmux_dout_lo51/O
                         net (fo=1, routed)           0.000    12.538    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/s_data_out_H[36]
    SLICE_X28Y68         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_36/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447    12.947 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.427    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    10.380 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    10.908    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.937 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.819    11.756    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X28Y68         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_36/C  (IS_INVERTED)
                         clock pessimism              0.498    12.254    
    SLICE_X28Y68         FDRE (Hold_fdre_C_D)         0.125    12.379    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_36
  -------------------------------------------------------------------
                         required time                        -12.379    
                         arrival time                          12.538    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/state_lo_FSM_FFd1/C
                            (falling edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/s_check_dual_0/D
                            (falling edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns)
  Data Path Delay:        0.477ns  (logic 0.146ns (30.579%)  route 0.331ns (69.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns = ( 11.751 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.515ns = ( 11.985 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259    12.759 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.199    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    10.932 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    11.414    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    11.440 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.546    11.985    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X22Y71         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/state_lo_FSM_FFd1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y71         FDCE (Prop_fdce_C_Q)         0.146    12.131 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/state_lo_FSM_FFd1/Q
                         net (fo=70, routed)          0.331    12.463    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/state_lo_FSM_FFd1
    SLICE_X21Y72         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/s_check_dual_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447    12.947 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.427    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    10.380 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    10.908    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.937 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.814    11.751    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X21Y72         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/s_check_dual_0/C  (IS_INVERTED)
                         clock pessimism              0.498    12.249    
    SLICE_X21Y72         FDCE (Hold_fdce_C_D)         0.053    12.302    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/s_check_dual_0
  -------------------------------------------------------------------
                         required time                        -12.302    
                         arrival time                          12.463    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_1/main_reg/low_data_5/C
                            (falling edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_53/D
                            (falling edge-triggered cell FDRE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns)
  Data Path Delay:        0.525ns  (logic 0.231ns (43.971%)  route 0.294ns (56.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns = ( 11.755 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.511ns = ( 11.989 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259    12.759 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.199    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    10.932 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    11.414    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    11.440 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.550    11.989    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X21Y67         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_1/main_reg/low_data_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y67         FDCE (Prop_fdce_C_Q)         0.133    12.122 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_1/main_reg/low_data_5/Q
                         net (fo=3, routed)           0.294    12.417    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_1/main_reg/low_data[5]
    SLICE_X25Y66         LUT3 (Prop_lut3_I1_O)        0.098    12.515 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_1/Mmux_dout_lo61/O
                         net (fo=1, routed)           0.000    12.515    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/s_data_out_H[53]
    SLICE_X25Y66         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_53/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447    12.947 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.427    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    10.380 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    10.908    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.937 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.818    11.755    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X25Y66         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_53/C  (IS_INVERTED)
                         clock pessimism              0.498    12.253    
    SLICE_X25Y66         FDRE (Hold_fdre_C_D)         0.099    12.352    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_53
  -------------------------------------------------------------------
                         required time                        -12.352    
                         arrival time                          12.515    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_40_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X13Y61     design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_1/dual_reg/low_data_7/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X27Y61     design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_1/main_reg/high_data_0/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X16Y57     design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_1/main_reg/high_data_1/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X6Y64      design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_1/main_reg/high_data_2/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X10Y64     design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_1/main_reg/high_data_3/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X21Y58     design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_1/main_reg/high_data_4/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X28Y59     design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_1/main_reg/high_data_5/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X28Y59     design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_1/main_reg/high_data_6/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X6Y64      design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_1/main_reg/high_data_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y64     design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_1/main_reg/high_data_3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X15Y74     design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/i_sbox/temp_reg_r/high_data_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X33Y60     design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_2/dual_reg/high_data_0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X33Y60     design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_2/dual_reg/high_data_5/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X32Y60     design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_2/main_reg/high_data_0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X32Y60     design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_2/main_reg/high_data_5/C
Low Pulse Width   Slow    LDCE/G              n/a            0.500         12.500      12.000     SLICE_X10Y66     design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_2/addkey_in_7/G
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X30Y56     design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_104/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X30Y56     design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_110/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y65     design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_1/main_reg/low_data_4/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X23Y70     design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_1/main_reg/low_data_6/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X25Y70     design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_2/dual_reg/low_data_4/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X25Y69     design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_2/dual_reg/low_data_6/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X24Y69     design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_2/main_reg/low_data_0/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X23Y70     design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_2/main_reg/low_data_4/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X22Y69     design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_2/main_reg/low_data_5/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X24Y69     design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_2/main_reg/low_data_6/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X25Y70     design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_2/dual_reg/low_data_5/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X24Y69     design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_2/main_reg/low_data_0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_40_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/C
                            (falling edge-triggered cell FDRE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_1_0 rise@40.000ns - clk_out_40_design_1_clk_wiz_1_0 fall@37.500ns)
  Data Path Delay:        1.586ns  (logic 0.459ns (28.946%)  route 1.127ns (71.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 38.643 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 36.791 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     37.500    37.500 f  
    L16                                               0.000    37.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    37.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    38.991 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    40.276    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    33.280 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    35.040    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    35.141 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.650    36.791    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X22Y64         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y64         FDRE (Prop_fdre_C_Q)         0.459    37.250 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/Q
                         net (fo=128, routed)         1.127    38.377    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/aes_valid
    SLICE_X29Y70         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.475    38.643    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y70         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[4]/C
                         clock pessimism              0.303    38.945    
                         clock uncertainty           -0.203    38.742    
    SLICE_X29Y70         FDRE (Setup_fdre_C_CE)      -0.205    38.537    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[4]
  -------------------------------------------------------------------
                         required time                         38.537    
                         arrival time                         -38.377    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/C
                            (falling edge-triggered cell FDRE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg10_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_1_0 rise@40.000ns - clk_out_40_design_1_clk_wiz_1_0 fall@37.500ns)
  Data Path Delay:        1.536ns  (logic 0.459ns (29.877%)  route 1.077ns (70.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 38.642 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 36.791 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     37.500    37.500 f  
    L16                                               0.000    37.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    37.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    38.991 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    40.276    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    33.280 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    35.040    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    35.141 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.650    36.791    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X22Y64         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y64         FDRE (Prop_fdre_C_Q)         0.459    37.250 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/Q
                         net (fo=128, routed)         1.077    38.328    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/aes_valid
    SLICE_X29Y71         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg10_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.474    38.642    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y71         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg10_reg[2]/C
                         clock pessimism              0.303    38.944    
                         clock uncertainty           -0.203    38.741    
    SLICE_X29Y71         FDRE (Setup_fdre_C_CE)      -0.205    38.536    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg10_reg[2]
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                         -38.328    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/C
                            (falling edge-triggered cell FDRE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_1_0 rise@40.000ns - clk_out_40_design_1_clk_wiz_1_0 fall@37.500ns)
  Data Path Delay:        1.536ns  (logic 0.459ns (29.877%)  route 1.077ns (70.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 38.642 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 36.791 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     37.500    37.500 f  
    L16                                               0.000    37.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    37.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    38.991 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    40.276    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    33.280 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    35.040    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    35.141 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.650    36.791    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X22Y64         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y64         FDRE (Prop_fdre_C_Q)         0.459    37.250 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/Q
                         net (fo=128, routed)         1.077    38.328    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/aes_valid
    SLICE_X29Y71         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.474    38.642    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y71         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[2]/C
                         clock pessimism              0.303    38.944    
                         clock uncertainty           -0.203    38.741    
    SLICE_X29Y71         FDRE (Setup_fdre_C_CE)      -0.205    38.536    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[2]
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                         -38.328    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/C
                            (falling edge-triggered cell FDRE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_1_0 rise@40.000ns - clk_out_40_design_1_clk_wiz_1_0 fall@37.500ns)
  Data Path Delay:        1.536ns  (logic 0.459ns (29.877%)  route 1.077ns (70.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 38.642 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 36.791 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     37.500    37.500 f  
    L16                                               0.000    37.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    37.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    38.991 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    40.276    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    33.280 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    35.040    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    35.141 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.650    36.791    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X22Y64         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y64         FDRE (Prop_fdre_C_Q)         0.459    37.250 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/Q
                         net (fo=128, routed)         1.077    38.328    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/aes_valid
    SLICE_X29Y71         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.474    38.642    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y71         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[2]/C
                         clock pessimism              0.303    38.944    
                         clock uncertainty           -0.203    38.741    
    SLICE_X29Y71         FDRE (Setup_fdre_C_CE)      -0.205    38.536    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[2]
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                         -38.328    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/C
                            (falling edge-triggered cell FDRE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_1_0 rise@40.000ns - clk_out_40_design_1_clk_wiz_1_0 fall@37.500ns)
  Data Path Delay:        1.545ns  (logic 0.459ns (29.718%)  route 1.086ns (70.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 38.654 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 36.791 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     37.500    37.500 f  
    L16                                               0.000    37.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    37.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    38.991 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    40.276    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    33.280 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    35.040    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    35.141 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.650    36.791    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X22Y64         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y64         FDRE (Prop_fdre_C_Q)         0.459    37.250 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/Q
                         net (fo=128, routed)         1.086    38.336    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/aes_valid
    SLICE_X31Y56         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.486    38.654    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y56         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[8]/C
                         clock pessimism              0.303    38.956    
                         clock uncertainty           -0.203    38.753    
    SLICE_X31Y56         FDRE (Setup_fdre_C_CE)      -0.205    38.548    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[8]
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                         -38.336    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/C
                            (falling edge-triggered cell FDRE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg10_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_1_0 rise@40.000ns - clk_out_40_design_1_clk_wiz_1_0 fall@37.500ns)
  Data Path Delay:        1.506ns  (logic 0.459ns (30.483%)  route 1.047ns (69.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 38.644 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 36.791 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     37.500    37.500 f  
    L16                                               0.000    37.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    37.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    38.991 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    40.276    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    33.280 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    35.040    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    35.141 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.650    36.791    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X22Y64         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y64         FDRE (Prop_fdre_C_Q)         0.459    37.250 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/Q
                         net (fo=128, routed)         1.047    38.297    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/aes_valid
    SLICE_X27Y68         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg10_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.476    38.644    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y68         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg10_reg[12]/C
                         clock pessimism              0.303    38.946    
                         clock uncertainty           -0.203    38.743    
    SLICE_X27Y68         FDRE (Setup_fdre_C_CE)      -0.205    38.538    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg10_reg[12]
  -------------------------------------------------------------------
                         required time                         38.538    
                         arrival time                         -38.297    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/C
                            (falling edge-triggered cell FDRE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_1_0 rise@40.000ns - clk_out_40_design_1_clk_wiz_1_0 fall@37.500ns)
  Data Path Delay:        1.506ns  (logic 0.459ns (30.483%)  route 1.047ns (69.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 38.644 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 36.791 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     37.500    37.500 f  
    L16                                               0.000    37.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    37.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    38.991 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    40.276    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    33.280 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    35.040    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    35.141 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.650    36.791    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X22Y64         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y64         FDRE (Prop_fdre_C_Q)         0.459    37.250 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/Q
                         net (fo=128, routed)         1.047    38.297    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/aes_valid
    SLICE_X27Y68         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.476    38.644    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y68         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[12]/C
                         clock pessimism              0.303    38.946    
                         clock uncertainty           -0.203    38.743    
    SLICE_X27Y68         FDRE (Setup_fdre_C_CE)      -0.205    38.538    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[12]
  -------------------------------------------------------------------
                         required time                         38.538    
                         arrival time                         -38.297    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/C
                            (falling edge-triggered cell FDRE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg12_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_1_0 rise@40.000ns - clk_out_40_design_1_clk_wiz_1_0 fall@37.500ns)
  Data Path Delay:        1.506ns  (logic 0.459ns (30.483%)  route 1.047ns (69.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 38.644 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 36.791 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     37.500    37.500 f  
    L16                                               0.000    37.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    37.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    38.991 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    40.276    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    33.280 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    35.040    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    35.141 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.650    36.791    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X22Y64         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y64         FDRE (Prop_fdre_C_Q)         0.459    37.250 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/Q
                         net (fo=128, routed)         1.047    38.297    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/aes_valid
    SLICE_X27Y68         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg12_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.476    38.644    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y68         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg12_reg[3]/C
                         clock pessimism              0.303    38.946    
                         clock uncertainty           -0.203    38.743    
    SLICE_X27Y68         FDRE (Setup_fdre_C_CE)      -0.205    38.538    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg12_reg[3]
  -------------------------------------------------------------------
                         required time                         38.538    
                         arrival time                         -38.297    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/C
                            (falling edge-triggered cell FDRE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg12_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_1_0 rise@40.000ns - clk_out_40_design_1_clk_wiz_1_0 fall@37.500ns)
  Data Path Delay:        1.506ns  (logic 0.459ns (30.483%)  route 1.047ns (69.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 38.644 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 36.791 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     37.500    37.500 f  
    L16                                               0.000    37.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    37.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    38.991 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    40.276    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    33.280 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    35.040    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    35.141 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.650    36.791    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X22Y64         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y64         FDRE (Prop_fdre_C_Q)         0.459    37.250 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/Q
                         net (fo=128, routed)         1.047    38.297    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/aes_valid
    SLICE_X27Y68         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg12_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.476    38.644    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y68         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg12_reg[4]/C
                         clock pessimism              0.303    38.946    
                         clock uncertainty           -0.203    38.743    
    SLICE_X27Y68         FDRE (Setup_fdre_C_CE)      -0.205    38.538    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg12_reg[4]
  -------------------------------------------------------------------
                         required time                         38.538    
                         arrival time                         -38.297    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/C
                            (falling edge-triggered cell FDRE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_1_0 rise@40.000ns - clk_out_40_design_1_clk_wiz_1_0 fall@37.500ns)
  Data Path Delay:        1.506ns  (logic 0.459ns (30.483%)  route 1.047ns (69.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 38.644 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.709ns = ( 36.791 - 37.500 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     37.500    37.500 f  
    L16                                               0.000    37.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    37.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    38.991 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    40.276    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    33.280 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    35.040    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    35.141 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.650    36.791    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X22Y64         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y64         FDRE (Prop_fdre_C_Q)         0.459    37.250 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_out_ok/Q
                         net (fo=128, routed)         1.047    38.297    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/aes_valid
    SLICE_X27Y68         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.478 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.077    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.476    38.644    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y68         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[12]/C
                         clock pessimism              0.303    38.946    
                         clock uncertainty           -0.203    38.743    
    SLICE_X27Y68         FDRE (Setup_fdre_C_CE)      -0.205    38.538    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[12]
  -------------------------------------------------------------------
                         required time                         38.538    
                         arrival time                         -38.297    
  -------------------------------------------------------------------
                         slack                                  0.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.164ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_20/C
                            (falling edge-triggered cell FDRE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.674%)  route 0.116ns (44.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns = ( 9.260 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.509ns = ( 11.991 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259    12.759 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.199    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    10.932 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    11.414    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    11.440 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.552    11.991    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X23Y63         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_20/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y63         FDRE (Prop_fdre_C_Q)         0.146    12.137 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_20/Q
                         net (fo=1, routed)           0.116    12.253    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/dout[20]
    SLICE_X23Y61         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447    10.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047     7.880 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     8.408    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.437 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.823     9.260    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y61         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[20]/C
                         clock pessimism              0.552     9.812    
                         clock uncertainty            0.203    10.015    
    SLICE_X23Y61         FDRE (Hold_fdre_C_D)         0.075    10.090    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[20]
  -------------------------------------------------------------------
                         required time                        -10.090    
                         arrival time                          12.253    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.171ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_25/C
                            (falling edge-triggered cell FDRE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns)
  Data Path Delay:        0.245ns  (logic 0.146ns (59.533%)  route 0.099ns (40.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns = ( 9.258 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.509ns = ( 11.991 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259    12.759 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.199    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    10.932 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    11.414    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    11.440 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.552    11.991    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X23Y63         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_25/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y63         FDRE (Prop_fdre_C_Q)         0.146    12.137 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_25/Q
                         net (fo=1, routed)           0.099    12.236    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/dout[25]
    SLICE_X24Y62         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447    10.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047     7.880 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     8.408    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.437 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.821     9.258    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y62         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[25]/C
                         clock pessimism              0.552     9.810    
                         clock uncertainty            0.203    10.013    
    SLICE_X24Y62         FDRE (Hold_fdre_C_D)         0.053    10.066    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[25]
  -------------------------------------------------------------------
                         required time                        -10.066    
                         arrival time                          12.236    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.171ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_8/C
                            (falling edge-triggered cell FDRE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.674%)  route 0.116ns (44.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns = ( 9.265 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.502ns = ( 11.998 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259    12.759 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.199    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    10.932 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    11.414    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    11.440 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.559    11.998    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X31Y54         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_8/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.146    12.144 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_8/Q
                         net (fo=1, routed)           0.116    12.260    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/dout[8]
    SLICE_X31Y56         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447    10.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047     7.880 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     8.408    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.437 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.828     9.265    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y56         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[8]/C
                         clock pessimism              0.552     9.817    
                         clock uncertainty            0.203    10.020    
    SLICE_X31Y56         FDRE (Hold_fdre_C_D)         0.070    10.090    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[8]
  -------------------------------------------------------------------
                         required time                        -10.090    
                         arrival time                          12.260    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.171ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_65/C
                            (falling edge-triggered cell FDRE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.815%)  route 0.116ns (44.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns = ( 9.258 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 11.992 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259    12.759 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.199    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    10.932 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    11.414    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    11.440 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.553    11.992    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X26Y67         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_65/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y67         FDRE (Prop_fdre_C_Q)         0.146    12.138 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_65/Q
                         net (fo=1, routed)           0.116    12.254    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/dout[65]
    SLICE_X27Y66         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447    10.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047     7.880 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     8.408    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.437 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.821     9.258    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y66         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[1]/C
                         clock pessimism              0.552     9.810    
                         clock uncertainty            0.203    10.013    
    SLICE_X27Y66         FDRE (Hold_fdre_C_D)         0.070    10.083    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.083    
                         arrival time                          12.254    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.173ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_92/C
                            (falling edge-triggered cell FDRE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns)
  Data Path Delay:        0.266ns  (logic 0.167ns (62.725%)  route 0.099ns (37.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns = ( 9.260 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.507ns = ( 11.993 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259    12.759 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.199    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    10.932 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    11.414    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    11.440 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.554    11.993    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X24Y61         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_92/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDRE (Prop_fdre_C_Q)         0.167    12.160 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_92/Q
                         net (fo=1, routed)           0.099    12.259    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/dout[92]
    SLICE_X23Y61         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447    10.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047     7.880 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     8.408    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.437 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.823     9.260    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y61         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[28]/C
                         clock pessimism              0.552     9.812    
                         clock uncertainty            0.203    10.015    
    SLICE_X23Y61         FDRE (Hold_fdre_C_D)         0.072    10.087    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[28]
  -------------------------------------------------------------------
                         required time                        -10.087    
                         arrival time                          12.259    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.176ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_108/C
                            (falling edge-triggered cell FDRE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg12_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns)
  Data Path Delay:        0.272ns  (logic 0.146ns (53.740%)  route 0.126ns (46.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns = ( 9.260 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 11.994 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259    12.759 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.199    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    10.932 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    11.414    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    11.440 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.555    11.994    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X26Y65         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_108/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y65         FDRE (Prop_fdre_C_Q)         0.146    12.140 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_108/Q
                         net (fo=1, routed)           0.126    12.266    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/dout[108]
    SLICE_X26Y63         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg12_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447    10.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047     7.880 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     8.408    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.437 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.823     9.260    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y63         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg12_reg[12]/C
                         clock pessimism              0.552     9.812    
                         clock uncertainty            0.203    10.015    
    SLICE_X26Y63         FDRE (Hold_fdre_C_D)         0.075    10.090    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg12_reg[12]
  -------------------------------------------------------------------
                         required time                        -10.090    
                         arrival time                          12.266    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.180ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_59/C
                            (falling edge-triggered cell FDRE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg10_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns)
  Data Path Delay:        0.272ns  (logic 0.146ns (53.740%)  route 0.126ns (46.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns = ( 9.263 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.504ns = ( 11.996 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259    12.759 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.199    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    10.932 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    11.414    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    11.440 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.557    11.996    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X14Y61         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_59/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.146    12.142 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_59/Q
                         net (fo=1, routed)           0.126    12.268    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/dout[59]
    SLICE_X18Y61         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg10_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447    10.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047     7.880 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     8.408    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.437 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.826     9.263    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y61         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg10_reg[27]/C
                         clock pessimism              0.552     9.815    
                         clock uncertainty            0.203    10.018    
    SLICE_X18Y61         FDRE (Hold_fdre_C_D)         0.070    10.088    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg10_reg[27]
  -------------------------------------------------------------------
                         required time                        -10.088    
                         arrival time                          12.268    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.182ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_66/C
                            (falling edge-triggered cell FDRE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns)
  Data Path Delay:        0.268ns  (logic 0.167ns (62.312%)  route 0.101ns (37.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 9.253 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.512ns = ( 11.988 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259    12.759 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.199    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    10.932 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    11.414    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    11.440 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.549    11.988    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X30Y71         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_66/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.167    12.155 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_66/Q
                         net (fo=1, routed)           0.101    12.256    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/dout[66]
    SLICE_X29Y71         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447    10.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047     7.880 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     8.408    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.437 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.816     9.253    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y71         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[2]/C
                         clock pessimism              0.552     9.805    
                         clock uncertainty            0.203    10.008    
    SLICE_X29Y71         FDRE (Hold_fdre_C_D)         0.066    10.074    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.074    
                         arrival time                          12.256    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.184ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_93/C
                            (falling edge-triggered cell FDRE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns)
  Data Path Delay:        0.251ns  (logic 0.146ns (58.128%)  route 0.105ns (41.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns = ( 9.263 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.503ns = ( 11.997 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259    12.759 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.199    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    10.932 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    11.414    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    11.440 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.558    11.997    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X29Y59         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_93/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_fdre_C_Q)         0.146    12.143 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_93/Q
                         net (fo=1, routed)           0.105    12.248    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/dout[93]
    SLICE_X29Y60         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447    10.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047     7.880 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     8.408    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.437 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.826     9.263    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y60         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[29]/C
                         clock pessimism              0.552     9.815    
                         clock uncertainty            0.203    10.018    
    SLICE_X29Y60         FDRE (Hold_fdre_C_D)         0.047    10.065    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg11_reg[29]
  -------------------------------------------------------------------
                         required time                        -10.065    
                         arrival time                          12.248    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.186ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_17/C
                            (falling edge-triggered cell FDRE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns)
  Data Path Delay:        0.283ns  (logic 0.167ns (58.976%)  route 0.116ns (41.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns = ( 9.261 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 11.994 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259    12.759 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.199    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    10.932 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    11.414    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    11.440 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.555    11.994    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X24Y59         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_17/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y59         FDRE (Prop_fdre_C_Q)         0.167    12.161 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_outH_17/Q
                         net (fo=1, routed)           0.116    12.277    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/dout[17]
    SLICE_X25Y59         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447    10.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047     7.880 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     8.408    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.437 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.824     9.261    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y59         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[17]/C
                         clock pessimism              0.552     9.813    
                         clock uncertainty            0.203    10.016    
    SLICE_X25Y59         FDRE (Hold_fdre_C_D)         0.076    10.092    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg9_reg[17]
  -------------------------------------------------------------------
                         required time                        -10.092    
                         arrival time                          12.277    
  -------------------------------------------------------------------
                         slack                                  2.186    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out_40_design_1_clk_wiz_1_0

Setup :          106  Failing Endpoints,  Worst Slack       -1.099ns,  Total Violation      -51.105ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.099ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_3/addkey_in_6/D
                            (positive level-sensitive latch clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        3.003ns  (logic 0.704ns (23.440%)  route 2.299ns (76.560%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns
    Source Clock Delay      (SCD):    -0.711ns = ( 9.289 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         12.453ns
    Time borrowed from endpoint:      12.453ns
    Open edge uncertainty:           -0.203ns
    Time given to startpoint:         12.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    11.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.780 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.540    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.641 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.648     9.289    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y65         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y65         FDRE (Prop_fdre_C_Q)         0.456     9.745 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg1_reg[6]/Q
                         net (fo=2, routed)           0.670    10.416    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_inH[6]
    SLICE_X25Y65         LUT5 (Prop_lut5_I4_O)        0.124    10.540 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_3/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>161/O
                         net (fo=1, routed)           0.809    11.349    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_3/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>16
    SLICE_X26Y64         LUT6 (Prop_lut6_I2_O)        0.124    11.473 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_3/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>165/O
                         net (fo=1, routed)           0.820    12.293    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_3/data_in[7]_mc_out[7]_mux_7_OUT[6]
    SLICE_X23Y67         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_3/addkey_in_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -4.522 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -2.923    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.474    -1.358    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X23Y67         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_3/addkey_in_6/G
                         clock pessimism              0.303    -1.056    
                         clock uncertainty           -0.203    -1.259    
                         time borrowed               12.453    11.194    
  -------------------------------------------------------------------
                         required time                         11.194    
                         arrival time                         -12.293    
  -------------------------------------------------------------------
                         slack                                 -1.099    

Slack (VIOLATED) :        -1.081ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1/addkey_in_1/D
                            (positive level-sensitive latch clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.810%)  route 2.202ns (74.190%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns
    Source Clock Delay      (SCD):    -0.705ns = ( 9.295 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         12.450ns
    Time borrowed from endpoint:      12.450ns
    Open edge uncertainty:           -0.203ns
    Time given to startpoint:         12.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    11.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.780 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.540    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.641 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.654     9.295    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y70         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.518     9.813 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg1_reg[17]/Q
                         net (fo=2, routed)           0.533    10.347    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_inH[17]
    SLICE_X10Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.471 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>114_SW0/O
                         net (fo=1, routed)           0.580    11.051    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/N462
    SLICE_X9Y70          LUT6 (Prop_lut6_I1_O)        0.124    11.175 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>115/O
                         net (fo=1, routed)           1.089    12.263    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1/data_in[7]_mc_out[7]_mux_7_OUT[1]
    SLICE_X25Y74         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1/addkey_in_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -4.522 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -2.923    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.465    -1.367    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X25Y74         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1/addkey_in_1/G
                         clock pessimism              0.303    -1.065    
                         clock uncertainty           -0.203    -1.268    
                         time borrowed               12.450    11.182    
  -------------------------------------------------------------------
                         required time                         11.182    
                         arrival time                         -12.263    
  -------------------------------------------------------------------
                         slack                                 -1.081    

Slack (VIOLATED) :        -1.044ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1/addkey_in_6/D
                            (positive level-sensitive latch clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        2.926ns  (logic 0.704ns (24.058%)  route 2.222ns (75.942%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns
    Source Clock Delay      (SCD):    -0.705ns = ( 9.295 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:              -0.070ns
    Computed max time borrow:         12.430ns
    Time borrowed from endpoint:      12.430ns
    Open edge uncertainty:           -0.203ns
    Time given to startpoint:         12.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    11.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.780 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.540    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.641 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.654     9.295    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y66         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.456     9.751 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q
                         net (fo=2, routed)           0.778    10.529    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_inH[22]
    SLICE_X17Y65         LUT5 (Prop_lut5_I4_O)        0.124    10.653 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>161/O
                         net (fo=1, routed)           0.772    11.425    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>16
    SLICE_X21Y62         LUT6 (Prop_lut6_I5_O)        0.124    11.549 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>166/O
                         net (fo=1, routed)           0.673    12.222    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1/data_in[7]_mc_out[7]_mux_7_OUT[6]
    SLICE_X19Y65         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1/addkey_in_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -4.522 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -2.923    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.481    -1.351    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X19Y65         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_1/addkey_in_6/G
                         clock pessimism              0.303    -1.049    
                         clock uncertainty           -0.203    -1.252    
                         time borrowed               12.430    11.178    
  -------------------------------------------------------------------
                         required time                         11.178    
                         arrival time                         -12.222    
  -------------------------------------------------------------------
                         slack                                 -1.044    

Slack (VIOLATED) :        -1.011ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_2/addkey_in_2/D
                            (positive level-sensitive latch clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        2.916ns  (logic 0.704ns (24.147%)  route 2.212ns (75.853%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns
    Source Clock Delay      (SCD):    -0.708ns = ( 9.292 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:              -0.050ns
    Computed max time borrow:         12.450ns
    Time borrowed from endpoint:      12.450ns
    Open edge uncertainty:           -0.203ns
    Time given to startpoint:         12.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    11.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.780 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.540    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.641 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.651     9.292    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y68         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDRE (Prop_fdre_C_Q)         0.456     9.748 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q
                         net (fo=2, routed)           0.871    10.619    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_inH[10]
    SLICE_X14Y67         LUT5 (Prop_lut5_I4_O)        0.124    10.743 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_2/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>121/O
                         net (fo=1, routed)           0.773    11.516    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_2/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>12
    SLICE_X14Y67         LUT6 (Prop_lut6_I2_O)        0.124    11.640 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_2/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>125/O
                         net (fo=1, routed)           0.568    12.208    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_2/data_in[7]_mc_out[7]_mux_7_OUT[2]
    SLICE_X14Y67         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_2/addkey_in_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -4.522 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -2.923    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.480    -1.352    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X14Y67         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_2/addkey_in_2/G
                         clock pessimism              0.303    -1.050    
                         clock uncertainty           -0.203    -1.253    
                         time borrowed               12.450    11.197    
  -------------------------------------------------------------------
                         required time                         11.197    
                         arrival time                         -12.208    
  -------------------------------------------------------------------
                         slack                                 -1.011    

Slack (VIOLATED) :        -0.985ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3/addkey_in_1/D
                            (positive level-sensitive latch clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        2.879ns  (logic 0.704ns (24.456%)  route 2.175ns (75.544%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns
    Source Clock Delay      (SCD):    -0.705ns = ( 9.295 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         12.444ns
    Time borrowed from endpoint:      12.444ns
    Open edge uncertainty:           -0.203ns
    Time given to startpoint:         12.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    11.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.780 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.540    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.641 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.654     9.295    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y58         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y58         FDRE (Prop_fdre_C_Q)         0.456     9.751 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg4_reg[1]/Q
                         net (fo=2, routed)           0.774    10.525    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_inH[97]
    SLICE_X25Y58         LUT5 (Prop_lut5_I4_O)        0.124    10.649 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>111/O
                         net (fo=1, routed)           0.582    11.232    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>11
    SLICE_X25Y55         LUT6 (Prop_lut6_I4_O)        0.124    11.356 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>117/O
                         net (fo=1, routed)           0.818    12.174    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3/data_in[7]_mc_out[7]_mux_7_OUT[1]
    SLICE_X22Y62         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3/addkey_in_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -4.522 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -2.923    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.478    -1.354    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X22Y62         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3/addkey_in_1/G
                         clock pessimism              0.303    -1.052    
                         clock uncertainty           -0.203    -1.255    
                         time borrowed               12.444    11.189    
  -------------------------------------------------------------------
                         required time                         11.189    
                         arrival time                         -12.174    
  -------------------------------------------------------------------
                         slack                                 -0.985    

Slack (VIOLATED) :        -0.961ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3/addkey_in_4/D
                            (positive level-sensitive latch clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        2.864ns  (logic 0.704ns (24.581%)  route 2.160ns (75.419%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns
    Source Clock Delay      (SCD):    -0.702ns = ( 9.298 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:              -0.041ns
    Computed max time borrow:         12.459ns
    Time borrowed from endpoint:      12.459ns
    Open edge uncertainty:           -0.203ns
    Time given to startpoint:         12.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    11.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.780 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.540    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.641 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.657     9.298    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y59         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDRE (Prop_fdre_C_Q)         0.456     9.754 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg4_reg[4]/Q
                         net (fo=2, routed)           0.685    10.440    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_inH[100]
    SLICE_X26Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.564 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>141/O
                         net (fo=1, routed)           0.667    11.231    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>14
    SLICE_X26Y59         LUT6 (Prop_lut6_I2_O)        0.124    11.355 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>147/O
                         net (fo=1, routed)           0.808    12.162    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3/data_in[7]_mc_out[7]_mux_7_OUT[4]
    SLICE_X30Y69         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3/addkey_in_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -4.522 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -2.923    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.475    -1.357    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X30Y69         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/lin_3/addkey_in_4/G
                         clock pessimism              0.303    -1.055    
                         clock uncertainty           -0.203    -1.258    
                         time borrowed               12.459    11.201    
  -------------------------------------------------------------------
                         required time                         11.201    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                 -0.961    

Slack (VIOLATED) :        -0.913ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_2/addkey_in_4/D
                            (positive level-sensitive latch clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        2.835ns  (logic 0.704ns (24.833%)  route 2.131ns (75.167%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns
    Source Clock Delay      (SCD):    -0.705ns = ( 9.295 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:              -0.027ns
    Computed max time borrow:         12.473ns
    Time borrowed from endpoint:      12.473ns
    Open edge uncertainty:           -0.203ns
    Time given to startpoint:         12.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    11.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.780 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.540    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.641 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.654     9.295    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y63         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y63         FDRE (Prop_fdre_C_Q)         0.456     9.751 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg1_reg[12]/Q
                         net (fo=2, routed)           0.586    10.338    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_inH[12]
    SLICE_X27Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.462 f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_2/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>143_SW0/O
                         net (fo=1, routed)           0.862    11.323    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/N357
    SLICE_X25Y64         LUT6 (Prop_lut6_I2_O)        0.124    11.447 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_2/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>146/O
                         net (fo=1, routed)           0.683    12.130    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_2/data_in[7]_mc_out[7]_mux_7_OUT[4]
    SLICE_X24Y64         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_2/addkey_in_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -4.522 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -2.923    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.477    -1.355    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X24Y64         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_2/addkey_in_4/G
                         clock pessimism              0.303    -1.053    
                         clock uncertainty           -0.203    -1.256    
                         time borrowed               12.473    11.217    
  -------------------------------------------------------------------
                         required time                         11.217    
                         arrival time                         -12.130    
  -------------------------------------------------------------------
                         slack                                 -0.913    

Slack (VIOLATED) :        -0.879ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_2/addkey_in_6/D
                            (positive level-sensitive latch clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        2.775ns  (logic 0.704ns (25.367%)  route 2.071ns (74.633%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns
    Source Clock Delay      (SCD):    -0.705ns = ( 9.295 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         12.444ns
    Time borrowed from endpoint:      12.444ns
    Open edge uncertainty:           -0.203ns
    Time given to startpoint:         12.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    11.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.780 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.540    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.641 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.654     9.295    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y63         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y63         FDRE (Prop_fdre_C_Q)         0.456     9.751 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg1_reg[14]/Q
                         net (fo=2, routed)           0.814    10.565    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_inH[14]
    SLICE_X27Y64         LUT5 (Prop_lut5_I4_O)        0.124    10.689 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_2/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>161/O
                         net (fo=1, routed)           0.640    11.329    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_2/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>16
    SLICE_X26Y64         LUT6 (Prop_lut6_I2_O)        0.124    11.453 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_2/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>166/O
                         net (fo=1, routed)           0.618    12.071    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_2/data_in[7]_mc_out[7]_mux_7_OUT[6]
    SLICE_X26Y64         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_2/addkey_in_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -4.522 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -2.923    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.481    -1.351    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X26Y64         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/lin_2/addkey_in_6/G
                         clock pessimism              0.303    -1.049    
                         clock uncertainty           -0.203    -1.252    
                         time borrowed               12.444    11.192    
  -------------------------------------------------------------------
                         required time                         11.192    
                         arrival time                         -12.071    
  -------------------------------------------------------------------
                         slack                                 -0.879    

Slack (VIOLATED) :        -0.858ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/lin_0/addkey_in_0/D
                            (positive level-sensitive latch clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        2.757ns  (logic 0.766ns (27.787%)  route 1.991ns (72.213%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns
    Source Clock Delay      (SCD):    -0.697ns = ( 9.303 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:              -0.047ns
    Computed max time borrow:         12.453ns
    Time borrowed from endpoint:      12.453ns
    Open edge uncertainty:           -0.203ns
    Time given to startpoint:         12.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    11.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.780 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.540    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.641 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.662     9.303    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y63         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDRE (Prop_fdre_C_Q)         0.518     9.821 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg2_reg[24]/Q
                         net (fo=2, routed)           0.869    10.690    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_inH[56]
    SLICE_X14Y64         LUT5 (Prop_lut5_I4_O)        0.124    10.814 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/lin_0/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>11/O
                         net (fo=1, routed)           0.648    11.462    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/lin_0/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>1
    SLICE_X14Y64         LUT6 (Prop_lut6_I5_O)        0.124    11.586 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/lin_0/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>15/O
                         net (fo=1, routed)           0.474    12.060    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/lin_0/data_in[7]_mc_out[7]_mux_7_OUT[0]
    SLICE_X14Y65         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/lin_0/addkey_in_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -4.522 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -2.923    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.482    -1.350    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X14Y65         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/lin_0/addkey_in_0/G
                         clock pessimism              0.303    -1.048    
                         clock uncertainty           -0.203    -1.251    
                         time borrowed               12.453    11.202    
  -------------------------------------------------------------------
                         required time                         11.202    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                 -0.858    

Slack (VIOLATED) :        -0.855ns  (required time - arrival time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/lin_2/addkey_in_2/D
                            (positive level-sensitive latch clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        2.754ns  (logic 0.766ns (27.816%)  route 1.988ns (72.184%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns
    Source Clock Delay      (SCD):    -0.709ns = ( 9.291 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Time Borrowing:         
    Nominal pulse width:              12.500ns
    Library setup time:              -0.056ns
    Computed max time borrow:         12.444ns
    Time borrowed from endpoint:      12.444ns
    Open edge uncertainty:           -0.203ns
    Time given to startpoint:         12.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    11.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.780 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.540    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.641 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.650     9.291    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y67         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         FDRE (Prop_fdre_C_Q)         0.518     9.809 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg2_reg[10]/Q
                         net (fo=2, routed)           0.813    10.622    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/data_inH[42]
    SLICE_X21Y66         LUT5 (Prop_lut5_I4_O)        0.124    10.746 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/lin_2/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>121/O
                         net (fo=1, routed)           0.681    11.427    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/lin_2/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>12
    SLICE_X23Y66         LUT6 (Prop_lut6_I2_O)        0.124    11.551 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/lin_2/Mmux_data_in[7]_mc_out[7]_mux_7_OUT<0>125/O
                         net (fo=1, routed)           0.494    12.045    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/lin_2/data_in[7]_mc_out[7]_mux_7_OUT[2]
    SLICE_X21Y66         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/lin_2/addkey_in_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -4.522 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -2.923    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.479    -1.353    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X21Y66         LDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/lin_2/addkey_in_2/G
                         clock pessimism              0.303    -1.051    
                         clock uncertainty           -0.203    -1.254    
                         time borrowed               12.444    11.190    
  -------------------------------------------------------------------
                         required time                         11.190    
                         arrival time                         -12.045    
  -------------------------------------------------------------------
                         slack                                 -0.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_96/D
                            (rising edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.941%)  route 0.560ns (75.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.554    -0.507    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y66         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[0]/Q
                         net (fo=2, routed)           0.560     0.194    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/input_key[96]
    SLICE_X31Y62         LUT6 (Prop_lut6_I0_O)        0.045     0.239 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out[127]_next_key[127]_mux_13_OUT<96>1/O
                         net (fo=1, routed)           0.000     0.239    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out[127]_next_key[127]_mux_13_OUT[96]
    SLICE_X31Y62         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_96/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.824    -0.739    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X31Y62         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_96/C
                         clock pessimism              0.552    -0.187    
                         clock uncertainty            0.203     0.016    
    SLICE_X31Y62         FDCE (Hold_fdce_C_D)         0.092     0.108    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_96
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_105/D
                            (rising edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.186ns (24.502%)  route 0.573ns (75.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.558    -0.503    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y58         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[9]/Q
                         net (fo=2, routed)           0.573     0.211    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/input_key[105]
    SLICE_X31Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.256 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out[127]_next_key[127]_mux_13_OUT<105>1/O
                         net (fo=1, routed)           0.000     0.256    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out[127]_next_key[127]_mux_13_OUT[105]
    SLICE_X31Y59         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_105/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.827    -0.736    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X31Y59         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_105/C
                         clock pessimism              0.552    -0.184    
                         clock uncertainty            0.203     0.019    
    SLICE_X31Y59         FDCE (Hold_fdce_C_D)         0.091     0.110    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_105
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_104/D
                            (rising edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.186ns (23.191%)  route 0.616ns (76.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.558    -0.503    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y58         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[8]/Q
                         net (fo=2, routed)           0.616     0.254    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/input_key[104]
    SLICE_X30Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.299 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out[127]_next_key[127]_mux_13_OUT<104>1/O
                         net (fo=1, routed)           0.000     0.299    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out[127]_next_key[127]_mux_13_OUT[104]
    SLICE_X30Y56         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_104/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.828    -0.735    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X30Y56         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_104/C
                         clock pessimism              0.552    -0.183    
                         clock uncertainty            0.203     0.020    
    SLICE_X30Y56         FDCE (Hold_fdce_C_D)         0.120     0.140    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_104
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_108/D
                            (rising edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.867%)  route 0.627ns (77.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.552    -0.509    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y64         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[12]/Q
                         net (fo=2, routed)           0.627     0.260    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/input_key[108]
    SLICE_X28Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.305 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out[127]_next_key[127]_mux_13_OUT<108>1/O
                         net (fo=1, routed)           0.000     0.305    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out[127]_next_key[127]_mux_13_OUT[108]
    SLICE_X28Y61         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_108/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.826    -0.737    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X28Y61         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_108/C
                         clock pessimism              0.552    -0.185    
                         clock uncertainty            0.203     0.018    
    SLICE_X28Y61         FDCE (Hold_fdce_C_D)         0.120     0.138    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_108
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_121/D
                            (rising edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.924%)  route 0.625ns (77.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.561    -0.500    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y57         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[25]/Q
                         net (fo=2, routed)           0.625     0.267    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/input_key[121]
    SLICE_X12Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.312 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out[127]_next_key[127]_mux_13_OUT<121>/O
                         net (fo=1, routed)           0.000     0.312    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out[127]_next_key[127]_mux_13_OUT[121]
    SLICE_X12Y56         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_121/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.831    -0.732    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X12Y56         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_121/C
                         clock pessimism              0.552    -0.180    
                         clock uncertainty            0.203     0.023    
    SLICE_X12Y56         FDCE (Hold_fdce_C_D)         0.120     0.143    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_121
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_97/D
                            (rising edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.538%)  route 0.604ns (76.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.554    -0.507    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y66         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[1]/Q
                         net (fo=2, routed)           0.604     0.238    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/input_key[97]
    SLICE_X31Y62         LUT6 (Prop_lut6_I0_O)        0.045     0.283 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out[127]_next_key[127]_mux_13_OUT<97>1/O
                         net (fo=1, routed)           0.000     0.283    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out[127]_next_key[127]_mux_13_OUT[97]
    SLICE_X31Y62         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_97/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.824    -0.739    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X31Y62         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_97/C
                         clock pessimism              0.552    -0.187    
                         clock uncertainty            0.203     0.016    
    SLICE_X31Y62         FDCE (Hold_fdce_C_D)         0.092     0.108    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_97
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg5_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_18/D
                            (rising edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.231ns (29.682%)  route 0.547ns (70.318%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.559    -0.502    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y62         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg5_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg5_reg[18]/Q
                         net (fo=2, routed)           0.283    -0.078    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/input_key[18]
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.045    -0.033 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out[127]_next_key[127]_mux_13_OUT<18>3/O
                         net (fo=1, routed)           0.264     0.231    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out[127]_next_key[127]_mux_13_OUT<18>3
    SLICE_X13Y74         LUT6 (Prop_lut6_I5_O)        0.045     0.276 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out[127]_next_key[127]_mux_13_OUT<18>4/O
                         net (fo=1, routed)           0.000     0.276    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out[127]_next_key[127]_mux_13_OUT[18]
    SLICE_X13Y74         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.815    -0.748    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X13Y74         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_18/C
                         clock pessimism              0.552    -0.196    
                         clock uncertainty            0.203     0.007    
    SLICE_X13Y74         FDCE (Hold_fdce_C_D)         0.091     0.098    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_18
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_112/D
                            (rising edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.125%)  route 0.618ns (76.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.554    -0.507    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y61         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[16]/Q
                         net (fo=2, routed)           0.618     0.253    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/input_key[112]
    SLICE_X26Y60         LUT6 (Prop_lut6_I0_O)        0.045     0.298 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out[127]_next_key[127]_mux_13_OUT<112>1/O
                         net (fo=1, routed)           0.000     0.298    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out[127]_next_key[127]_mux_13_OUT[112]
    SLICE_X26Y60         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_112/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.826    -0.737    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X26Y60         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_112/C
                         clock pessimism              0.552    -0.185    
                         clock uncertainty            0.203     0.018    
    SLICE_X26Y60         FDCE (Hold_fdce_C_D)         0.091     0.109    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_112
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_102/D
                            (rising edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.226ns (28.237%)  route 0.574ns (71.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.554    -0.507    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y66         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.379 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[6]/Q
                         net (fo=2, routed)           0.574     0.196    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/input_key[102]
    SLICE_X31Y68         LUT6 (Prop_lut6_I0_O)        0.098     0.294 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out[127]_next_key[127]_mux_13_OUT<102>1/O
                         net (fo=1, routed)           0.000     0.294    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out[127]_next_key[127]_mux_13_OUT[102]
    SLICE_X31Y68         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_102/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.819    -0.744    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X31Y68         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_102/C
                         clock pessimism              0.552    -0.192    
                         clock uncertainty            0.203     0.011    
    SLICE_X31Y68         FDCE (Hold_fdce_C_D)         0.091     0.102    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_102
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_110/D
                            (rising edge-triggered cell FDCE clocked by clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out_40_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.186ns (22.067%)  route 0.657ns (77.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.558    -0.503    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y58         FDRE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/slv_reg8_reg[14]/Q
                         net (fo=2, routed)           0.657     0.295    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/input_key[110]
    SLICE_X30Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.340 r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out[127]_next_key[127]_mux_13_OUT<110>1/O
                         net (fo=1, routed)           0.000     0.340    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out[127]_next_key[127]_mux_13_OUT[110]
    SLICE_X30Y56         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_110/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.828    -0.735    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X30Y56         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_110/C
                         clock pessimism              0.552    -0.183    
                         clock uncertainty            0.203     0.020    
    SLICE_X30Y56         FDCE (Hold_fdce_C_D)         0.121     0.141    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/KU/regs_out_110
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.199    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out_40_design_1_clk_wiz_1_0

Setup :          245  Failing Endpoints,  Worst Slack       -1.068ns,  Total Violation     -123.461ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.068ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/main_reg/low_data_0/CLR
                            (recovery check against rising-edge clock clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out1_design_1_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        2.628ns  (logic 0.642ns (24.427%)  route 1.986ns (75.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 11.153 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 9.289 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    11.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.780 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.540    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.641 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.648     9.289    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y69         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.518     9.807 r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.583    10.390    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/rst
    SLICE_X20Y71         LUT1 (Prop_lut1_I0_O)        0.124    10.514 f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/dual_reg/rst_inv1_INV_0/O
                         net (fo=715, routed)         1.403    11.918    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv
    SLICE_X26Y57         FDCE                                         f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/main_reg/low_data_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.921 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.485    11.153    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X26Y57         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/main_reg/low_data_0/C  (IS_INVERTED)
                         clock pessimism              0.303    11.455    
                         clock uncertainty           -0.203    11.252    
    SLICE_X26Y57         FDCE (Recov_fdce_C_CLR)     -0.402    10.850    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/main_reg/low_data_0
  -------------------------------------------------------------------
                         required time                         10.850    
                         arrival time                         -11.918    
  -------------------------------------------------------------------
                         slack                                 -1.068    

Slack (VIOLATED) :        -1.055ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/dual_reg/low_data_1/CLR
                            (recovery check against rising-edge clock clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out1_design_1_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        2.618ns  (logic 0.642ns (24.524%)  route 1.976ns (75.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 11.155 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 9.289 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    11.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.780 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.540    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.641 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.648     9.289    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y69         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.518     9.807 r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.583    10.390    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/rst
    SLICE_X20Y71         LUT1 (Prop_lut1_I0_O)        0.124    10.514 f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/dual_reg/rst_inv1_INV_0/O
                         net (fo=715, routed)         1.393    11.907    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv
    SLICE_X17Y55         FDCE                                         f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/dual_reg/low_data_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.921 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.487    11.155    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X17Y55         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/dual_reg/low_data_1/C  (IS_INVERTED)
                         clock pessimism              0.303    11.457    
                         clock uncertainty           -0.203    11.254    
    SLICE_X17Y55         FDCE (Recov_fdce_C_CLR)     -0.402    10.852    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/dual_reg/low_data_1
  -------------------------------------------------------------------
                         required time                         10.852    
                         arrival time                         -11.907    
  -------------------------------------------------------------------
                         slack                                 -1.055    

Slack (VIOLATED) :        -1.028ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/main_reg/low_data_5/CLR
                            (recovery check against rising-edge clock clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out1_design_1_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        2.588ns  (logic 0.642ns (24.808%)  route 1.946ns (75.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 11.152 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 9.289 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    11.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.780 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.540    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.641 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.648     9.289    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y69         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.518     9.807 r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.583    10.390    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/rst
    SLICE_X20Y71         LUT1 (Prop_lut1_I0_O)        0.124    10.514 f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/dual_reg/rst_inv1_INV_0/O
                         net (fo=715, routed)         1.363    11.877    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv
    SLICE_X31Y60         FDCE                                         f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/main_reg/low_data_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.921 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.484    11.152    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X31Y60         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/main_reg/low_data_5/C  (IS_INVERTED)
                         clock pessimism              0.303    11.454    
                         clock uncertainty           -0.203    11.251    
    SLICE_X31Y60         FDCE (Recov_fdce_C_CLR)     -0.402    10.849    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/main_reg/low_data_5
  -------------------------------------------------------------------
                         required time                         10.849    
                         arrival time                         -11.877    
  -------------------------------------------------------------------
                         slack                                 -1.028    

Slack (VIOLATED) :        -1.012ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/main_reg/low_data_1/CLR
                            (recovery check against rising-edge clock clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out1_design_1_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        2.575ns  (logic 0.642ns (24.933%)  route 1.933ns (75.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 11.155 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 9.289 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    11.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.780 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.540    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.641 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.648     9.289    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y69         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.518     9.807 r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.583    10.390    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/rst
    SLICE_X20Y71         LUT1 (Prop_lut1_I0_O)        0.124    10.514 f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/dual_reg/rst_inv1_INV_0/O
                         net (fo=715, routed)         1.350    11.864    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv
    SLICE_X17Y54         FDCE                                         f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/main_reg/low_data_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.921 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.487    11.155    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X17Y54         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/main_reg/low_data_1/C  (IS_INVERTED)
                         clock pessimism              0.303    11.457    
                         clock uncertainty           -0.203    11.254    
    SLICE_X17Y54         FDCE (Recov_fdce_C_CLR)     -0.402    10.852    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/main_reg/low_data_1
  -------------------------------------------------------------------
                         required time                         10.852    
                         arrival time                         -11.864    
  -------------------------------------------------------------------
                         slack                                 -1.012    

Slack (VIOLATED) :        -0.992ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/dual_reg/low_data_5/CLR
                            (recovery check against rising-edge clock clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out1_design_1_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        2.596ns  (logic 0.642ns (24.733%)  route 1.954ns (75.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 11.150 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 9.289 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    11.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.780 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.540    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.641 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.648     9.289    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y69         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.518     9.807 r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.583    10.390    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/rst
    SLICE_X20Y71         LUT1 (Prop_lut1_I0_O)        0.124    10.514 f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/dual_reg/rst_inv1_INV_0/O
                         net (fo=715, routed)         1.371    11.885    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv
    SLICE_X30Y62         FDCE                                         f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/dual_reg/low_data_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.921 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.482    11.150    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X30Y62         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/dual_reg/low_data_5/C  (IS_INVERTED)
                         clock pessimism              0.303    11.452    
                         clock uncertainty           -0.203    11.249    
    SLICE_X30Y62         FDCE (Recov_fdce_C_CLR)     -0.356    10.893    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/dual_reg/low_data_5
  -------------------------------------------------------------------
                         required time                         10.893    
                         arrival time                         -11.885    
  -------------------------------------------------------------------
                         slack                                 -0.992    

Slack (VIOLATED) :        -0.984ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/main_reg/low_data_2/CLR
                            (recovery check against rising-edge clock clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out1_design_1_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        2.544ns  (logic 0.642ns (25.233%)  route 1.902ns (74.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 11.153 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 9.289 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    11.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.780 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.540    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.641 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.648     9.289    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y69         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.518     9.807 r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.583    10.390    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/rst
    SLICE_X20Y71         LUT1 (Prop_lut1_I0_O)        0.124    10.514 f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/dual_reg/rst_inv1_INV_0/O
                         net (fo=715, routed)         1.319    11.834    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv
    SLICE_X17Y60         FDCE                                         f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/main_reg/low_data_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.921 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.485    11.153    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X17Y60         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/main_reg/low_data_2/C  (IS_INVERTED)
                         clock pessimism              0.303    11.455    
                         clock uncertainty           -0.203    11.252    
    SLICE_X17Y60         FDCE (Recov_fdce_C_CLR)     -0.402    10.850    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/main_reg/low_data_2
  -------------------------------------------------------------------
                         required time                         10.850    
                         arrival time                         -11.834    
  -------------------------------------------------------------------
                         slack                                 -0.984    

Slack (VIOLATED) :        -0.945ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/dual_reg/low_data_7/CLR
                            (recovery check against rising-edge clock clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out1_design_1_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        2.508ns  (logic 0.642ns (25.601%)  route 1.866ns (74.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 11.155 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 9.289 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    11.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.780 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.540    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.641 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.648     9.289    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y69         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.518     9.807 r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.583    10.390    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/rst
    SLICE_X20Y71         LUT1 (Prop_lut1_I0_O)        0.124    10.514 f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/dual_reg/rst_inv1_INV_0/O
                         net (fo=715, routed)         1.283    11.797    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv
    SLICE_X18Y56         FDCE                                         f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/dual_reg/low_data_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.921 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.487    11.155    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X18Y56         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/dual_reg/low_data_7/C  (IS_INVERTED)
                         clock pessimism              0.303    11.457    
                         clock uncertainty           -0.203    11.254    
    SLICE_X18Y56         FDCE (Recov_fdce_C_CLR)     -0.402    10.852    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/dual_reg/low_data_7
  -------------------------------------------------------------------
                         required time                         10.852    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                 -0.945    

Slack (VIOLATED) :        -0.933ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/dual_reg/low_data_6/CLR
                            (recovery check against rising-edge clock clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out1_design_1_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        2.490ns  (logic 0.642ns (25.784%)  route 1.848ns (74.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 11.149 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 9.289 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    11.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.780 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.540    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.641 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.648     9.289    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y69         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.518     9.807 r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.583    10.390    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/rst
    SLICE_X20Y71         LUT1 (Prop_lut1_I0_O)        0.124    10.514 f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/dual_reg/rst_inv1_INV_0/O
                         net (fo=715, routed)         1.265    11.779    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv
    SLICE_X22Y58         FDCE                                         f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/dual_reg/low_data_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.921 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.481    11.149    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X22Y58         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/dual_reg/low_data_6/C  (IS_INVERTED)
                         clock pessimism              0.303    11.451    
                         clock uncertainty           -0.203    11.248    
    SLICE_X22Y58         FDCE (Recov_fdce_C_CLR)     -0.402    10.846    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_1/dual_reg/low_data_6
  -------------------------------------------------------------------
                         required time                         10.846    
                         arrival time                         -11.779    
  -------------------------------------------------------------------
                         slack                                 -0.933    

Slack (VIOLATED) :        -0.933ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/dual_reg/low_data_0/CLR
                            (recovery check against rising-edge clock clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out1_design_1_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        2.490ns  (logic 0.642ns (25.784%)  route 1.848ns (74.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 11.149 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 9.289 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    11.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.780 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.540    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.641 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.648     9.289    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y69         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.518     9.807 r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.583    10.390    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/rst
    SLICE_X20Y71         LUT1 (Prop_lut1_I0_O)        0.124    10.514 f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/dual_reg/rst_inv1_INV_0/O
                         net (fo=715, routed)         1.265    11.779    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv
    SLICE_X22Y58         FDCE                                         f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/dual_reg/low_data_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.921 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.481    11.149    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X22Y58         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/dual_reg/low_data_0/C  (IS_INVERTED)
                         clock pessimism              0.303    11.451    
                         clock uncertainty           -0.203    11.248    
    SLICE_X22Y58         FDCE (Recov_fdce_C_CLR)     -0.402    10.846    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/dual_reg/low_data_0
  -------------------------------------------------------------------
                         required time                         10.846    
                         arrival time                         -11.779    
  -------------------------------------------------------------------
                         slack                                 -0.933    

Slack (VIOLATED) :        -0.927ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_1/main_reg/low_data_4/CLR
                            (recovery check against rising-edge clock clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out_40_design_1_clk_wiz_1_0 fall@12.500ns - clk_out1_design_1_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        2.488ns  (logic 0.642ns (25.800%)  route 1.846ns (74.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.154 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.711ns = ( 9.289 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491    11.491 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.776    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.780 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.540    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.641 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        1.648     9.289    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y69         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.518     9.807 r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.583    10.390    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/rst
    SLICE_X20Y71         LUT1 (Prop_lut1_I0_O)        0.124    10.514 f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/dual_reg/rst_inv1_INV_0/O
                         net (fo=715, routed)         1.263    11.778    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv
    SLICE_X7Y66          FDCE                                         f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_1/main_reg/low_data_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 fall edge)
                                                     12.500    12.500 f  
    L16                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    13.921 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 f  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 f  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        1.486    11.154    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X7Y66          FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_1/main_reg/low_data_4/C  (IS_INVERTED)
                         clock pessimism              0.303    11.456    
                         clock uncertainty           -0.203    11.253    
    SLICE_X7Y66          FDCE (Recov_fdce_C_CLR)     -0.402    10.851    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_1/main_reg/low_data_4
  -------------------------------------------------------------------
                         required time                         10.851    
                         arrival time                         -11.778    
  -------------------------------------------------------------------
                         slack                                 -0.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/main_reg/high_data_7/CLR
                            (removal check against rising-edge clock clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.209ns (25.648%)  route 0.606ns (74.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.551    -0.510    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y69         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.224    -0.122    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/rst
    SLICE_X20Y71         LUT1 (Prop_lut1_I0_O)        0.045    -0.077 f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/dual_reg/rst_inv1_INV_0/O
                         net (fo=715, routed)         0.382     0.305    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv
    SLICE_X14Y71         FDCE                                         f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/main_reg/high_data_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.816    -0.747    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X14Y71         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/main_reg/high_data_7/C
                         clock pessimism              0.552    -0.195    
                         clock uncertainty            0.203     0.008    
    SLICE_X14Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.084    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/main_reg/high_data_7
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_2/main_reg/high_data_3/CLR
                            (removal check against rising-edge clock clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.209ns (25.648%)  route 0.606ns (74.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.551    -0.510    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y69         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.224    -0.122    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/rst
    SLICE_X20Y71         LUT1 (Prop_lut1_I0_O)        0.045    -0.077 f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/dual_reg/rst_inv1_INV_0/O
                         net (fo=715, routed)         0.382     0.305    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv
    SLICE_X14Y71         FDCE                                         f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_2/main_reg/high_data_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.816    -0.747    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X14Y71         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_2/main_reg/high_data_3/C
                         clock pessimism              0.552    -0.195    
                         clock uncertainty            0.203     0.008    
    SLICE_X14Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.084    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_2/main_reg/high_data_3
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_2/main_reg/high_data_3/CLR
                            (removal check against rising-edge clock clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.209ns (25.648%)  route 0.606ns (74.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.551    -0.510    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y69         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.224    -0.122    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/rst
    SLICE_X20Y71         LUT1 (Prop_lut1_I0_O)        0.045    -0.077 f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/dual_reg/rst_inv1_INV_0/O
                         net (fo=715, routed)         0.382     0.305    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv
    SLICE_X14Y71         FDCE                                         f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_2/main_reg/high_data_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.816    -0.747    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X14Y71         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_2/main_reg/high_data_3/C
                         clock pessimism              0.552    -0.195    
                         clock uncertainty            0.203     0.008    
    SLICE_X14Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.084    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col2/ddr_layer_2/main_reg/high_data_3
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_1/main_reg/high_data_0/CLR
                            (removal check against rising-edge clock clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.209ns (23.595%)  route 0.677ns (76.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.551    -0.510    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y69         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.224    -0.122    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/rst
    SLICE_X20Y71         LUT1 (Prop_lut1_I0_O)        0.045    -0.077 f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/dual_reg/rst_inv1_INV_0/O
                         net (fo=715, routed)         0.453     0.376    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv
    SLICE_X20Y66         FDCE                                         f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_1/main_reg/high_data_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.820    -0.743    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X20Y66         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_1/main_reg/high_data_0/C
                         clock pessimism              0.552    -0.191    
                         clock uncertainty            0.203     0.012    
    SLICE_X20Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -0.055    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_1/main_reg/high_data_0
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_1/main_reg/high_data_4/CLR
                            (removal check against rising-edge clock clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.209ns (23.595%)  route 0.677ns (76.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.551    -0.510    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y69         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.224    -0.122    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/rst
    SLICE_X20Y71         LUT1 (Prop_lut1_I0_O)        0.045    -0.077 f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/dual_reg/rst_inv1_INV_0/O
                         net (fo=715, routed)         0.453     0.376    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv
    SLICE_X20Y66         FDCE                                         f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_1/main_reg/high_data_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.820    -0.743    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X20Y66         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_1/main_reg/high_data_4/C
                         clock pessimism              0.552    -0.191    
                         clock uncertainty            0.203     0.012    
    SLICE_X20Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -0.055    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col1/ddr_layer_1/main_reg/high_data_4
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/main_reg/high_data_7/CLR
                            (removal check against rising-edge clock clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.209ns (23.595%)  route 0.677ns (76.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.551    -0.510    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y69         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.224    -0.122    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/rst
    SLICE_X20Y71         LUT1 (Prop_lut1_I0_O)        0.045    -0.077 f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/dual_reg/rst_inv1_INV_0/O
                         net (fo=715, routed)         0.453     0.376    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv
    SLICE_X20Y66         FDCE                                         f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/main_reg/high_data_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.820    -0.743    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X20Y66         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/main_reg/high_data_7/C
                         clock pessimism              0.552    -0.191    
                         clock uncertainty            0.203     0.012    
    SLICE_X20Y66         FDCE (Remov_fdce_C_CLR)     -0.067    -0.055    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/ddr_layer_2/main_reg/high_data_7
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/i_sbox/temp_reg_p/high_data_3/CLR
                            (removal check against rising-edge clock clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.209ns (23.603%)  route 0.676ns (76.397%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.551    -0.510    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y69         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.224    -0.122    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/rst
    SLICE_X20Y71         LUT1 (Prop_lut1_I0_O)        0.045    -0.077 f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/dual_reg/rst_inv1_INV_0/O
                         net (fo=715, routed)         0.453     0.376    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv
    SLICE_X20Y73         FDCE                                         f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/i_sbox/temp_reg_p/high_data_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.812    -0.751    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X20Y73         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/i_sbox/temp_reg_p/high_data_3/C
                         clock pessimism              0.552    -0.199    
                         clock uncertainty            0.203     0.004    
    SLICE_X20Y73         FDCE (Remov_fdce_C_CLR)     -0.067    -0.063    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col3/i_sbox/temp_reg_p/high_data_3
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/sbox_regs_layer[0].sbox_DDR/high_data_6/CLR
                            (removal check against rising-edge clock clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.209ns (23.958%)  route 0.663ns (76.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.551    -0.510    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y69         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.224    -0.122    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/rst
    SLICE_X20Y71         LUT1 (Prop_lut1_I0_O)        0.045    -0.077 f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/dual_reg/rst_inv1_INV_0/O
                         net (fo=715, routed)         0.439     0.363    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv
    SLICE_X15Y70         FDCE                                         f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/sbox_regs_layer[0].sbox_DDR/high_data_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.817    -0.746    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X15Y70         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/sbox_regs_layer[0].sbox_DDR/high_data_6/C
                         clock pessimism              0.552    -0.194    
                         clock uncertainty            0.203     0.009    
    SLICE_X15Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.083    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/sbox_regs_layer[0].sbox_DDR/high_data_6
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/sbox_regs_layer[0].sbox_DDR/high_data_7/CLR
                            (removal check against rising-edge clock clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.209ns (23.958%)  route 0.663ns (76.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.551    -0.510    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y69         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.224    -0.122    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/rst
    SLICE_X20Y71         LUT1 (Prop_lut1_I0_O)        0.045    -0.077 f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/dual_reg/rst_inv1_INV_0/O
                         net (fo=715, routed)         0.439     0.363    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv
    SLICE_X15Y70         FDCE                                         f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/sbox_regs_layer[0].sbox_DDR/high_data_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.817    -0.746    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X15Y70         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/sbox_regs_layer[0].sbox_DDR/high_data_7/C
                         clock pessimism              0.552    -0.194    
                         clock uncertainty            0.203     0.009    
    SLICE_X15Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.083    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/sbox_regs_layer[0].sbox_DDR/high_data_7
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/sbox_regs_layer[1].sbox_DDR/high_data_1/CLR
                            (removal check against rising-edge clock clk_out_40_design_1_clk_wiz_1_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_40_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.209ns (23.958%)  route 0.663ns (76.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1681, routed)        0.551    -0.510    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X16Y69         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.224    -0.122    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/rst
    SLICE_X20Y71         LUT1 (Prop_lut1_I0_O)        0.045    -0.077 f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/col0/ddr_layer_2/dual_reg/rst_inv1_INV_0/O
                         net (fo=715, routed)         0.439     0.363    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/CU/reset_inv
    SLICE_X15Y70         FDCE                                         f  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/sbox_regs_layer[1].sbox_DDR/high_data_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_40_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_1/inst/clk_out_40_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1107, routed)        0.817    -0.746    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/ck
    SLICE_X15Y70         FDCE                                         r  design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/sbox_regs_layer[1].sbox_DDR/high_data_1/C
                         clock pessimism              0.552    -0.194    
                         clock uncertainty            0.203     0.009    
    SLICE_X15Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.083    design_1_i/aes_ddr_1/U0/aes_ddr_v1_0_S00_AXI_inst/i_aes/DU/sbox_regs_layer[1].sbox_DDR/high_data_1
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.446    





