{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 30 13:26:53 2014 " "Info: Processing started: Tue Dec 30 13:26:53 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LCD_Driver -c LCD_Driver " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off LCD_Driver -c LCD_Driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "LCD_Driver EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"LCD_Driver\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "super_clocker:u1\|altpll:altpll_component\|super_clocker_altpll:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"super_clocker:u1\|altpll:altpll_component\|super_clocker_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "super_clocker:u1\|altpll:altpll_component\|super_clocker_altpll:auto_generated\|wire_pll1_clk\[0\] 56 25 0 0 " "Info: Implementing clock multiplication of 56, clock division of 25, and phase shift of 0 degrees (0 ps) for super_clocker:u1\|altpll:altpll_component\|super_clocker_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/db/super_clocker_altpll.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/db/super_clocker_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/db/super_clocker_altpll.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/db/super_clocker_altpll.v" 77 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "4 " "Warning: Following 4 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pair2 pair2(n) " "Warning: Pin \"pair2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pair2(n)\"" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pair2 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pair2" } } } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 6 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pair2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pair2(n) } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pair2(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pair1 pair1(n) " "Warning: Pin \"pair1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pair1(n)\"" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pair1 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pair1" } } } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pair1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pair1(n) } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pair1(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pair0 pair0(n) " "Warning: Pin \"pair0\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pair0(n)\"" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pair0 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pair0" } { 0 "pair0(n)" } } } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 8 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pair0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pair0(n) } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pair0(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "pairCLK pairCLK(n) " "Warning: Pin \"pairCLK\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"pairCLK(n)\"" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pairCLK } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "pairCLK" } } } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 9 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pairCLK } "NODE_NAME" } } { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { pairCLK(n) } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pairCLK(n) } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "super_clocker:u1\|altpll:altpll_component\|super_clocker_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Info: Automatically promoted node super_clocker:u1\|altpll:altpll_component\|super_clocker_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/db/super_clocker_altpll.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/db/super_clocker_altpll.v" 77 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { super_clocker:u1|altpll:altpll_component|super_clocker_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LCD_Driver.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'LCD_Driver.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.196 " "Info: Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.196" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 1 " "Info: -npaths 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.196  " "Info: Path #1: Setup slack is 6.196 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : cnt\[2\] " "Info: From Node    : cnt\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : cnt\[23\] " "Info: To Node      : cnt\[23\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info: Launch Clock : u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info: Latch Clock  : u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.324      0.324  R        clock network delay " "Info:      0.324      0.324  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.523      0.199     uTco  cnt\[2\] " "Info:      0.523      0.199     uTco  cnt\[2\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[2] } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.523      0.000 FF  CELL  cnt\[2\]\|q " "Info:      0.523      0.000 FF  CELL  cnt\[2\]\|q" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[2] } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.739      0.216 FF    IC  cnt\[2\]~25\|dataa " "Info:      0.739      0.216 FF    IC  cnt\[2\]~25\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[2]~25 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.175      0.436 FR  CELL  cnt\[2\]~25\|cout " "Info:      1.175      0.436 FR  CELL  cnt\[2\]~25\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[2]~26 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.175      0.000 RR    IC  cnt\[3\]~27\|cin " "Info:      1.175      0.000 RR    IC  cnt\[3\]~27\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[3]~27 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.233      0.058 RF  CELL  cnt\[3\]~27\|cout " "Info:      1.233      0.058 RF  CELL  cnt\[3\]~27\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[3]~28 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.233      0.000 FF    IC  cnt\[4\]~29\|cin " "Info:      1.233      0.000 FF    IC  cnt\[4\]~29\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[4]~29 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.291      0.058 FR  CELL  cnt\[4\]~29\|cout " "Info:      1.291      0.058 FR  CELL  cnt\[4\]~29\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[4]~30 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.291      0.000 RR    IC  cnt\[5\]~31\|cin " "Info:      1.291      0.000 RR    IC  cnt\[5\]~31\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[5]~31 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.349      0.058 RF  CELL  cnt\[5\]~31\|cout " "Info:      1.349      0.058 RF  CELL  cnt\[5\]~31\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[5]~32 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.349      0.000 FF    IC  cnt\[6\]~33\|cin " "Info:      1.349      0.000 FF    IC  cnt\[6\]~33\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[6]~33 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.407      0.058 FR  CELL  cnt\[6\]~33\|cout " "Info:      1.407      0.058 FR  CELL  cnt\[6\]~33\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[6]~34 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.407      0.000 RR    IC  cnt\[7\]~35\|cin " "Info:      1.407      0.000 RR    IC  cnt\[7\]~35\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[7]~35 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.465      0.058 RF  CELL  cnt\[7\]~35\|cout " "Info:      1.465      0.058 RF  CELL  cnt\[7\]~35\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[7]~36 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.465      0.000 FF    IC  cnt\[8\]~37\|cin " "Info:      1.465      0.000 FF    IC  cnt\[8\]~37\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[8]~37 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.523      0.058 FR  CELL  cnt\[8\]~37\|cout " "Info:      1.523      0.058 FR  CELL  cnt\[8\]~37\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[8]~38 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.523      0.000 RR    IC  cnt\[9\]~39\|cin " "Info:      1.523      0.000 RR    IC  cnt\[9\]~39\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[9]~39 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.581      0.058 RF  CELL  cnt\[9\]~39\|cout " "Info:      1.581      0.058 RF  CELL  cnt\[9\]~39\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[9]~40 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.581      0.000 FF    IC  cnt\[10\]~41\|cin " "Info:      1.581      0.000 FF    IC  cnt\[10\]~41\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[10]~41 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.639      0.058 FR  CELL  cnt\[10\]~41\|cout " "Info:      1.639      0.058 FR  CELL  cnt\[10\]~41\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[10]~42 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.639      0.000 RR    IC  cnt\[11\]~43\|cin " "Info:      1.639      0.000 RR    IC  cnt\[11\]~43\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[11]~43 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.697      0.058 RF  CELL  cnt\[11\]~43\|cout " "Info:      1.697      0.058 RF  CELL  cnt\[11\]~43\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[11]~44 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.697      0.000 FF    IC  cnt\[12\]~45\|cin " "Info:      1.697      0.000 FF    IC  cnt\[12\]~45\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[12]~45 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.755      0.058 FR  CELL  cnt\[12\]~45\|cout " "Info:      1.755      0.058 FR  CELL  cnt\[12\]~45\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[12]~46 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.755      0.000 RR    IC  cnt\[13\]~47\|cin " "Info:      1.755      0.000 RR    IC  cnt\[13\]~47\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[13]~47 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.813      0.058 RF  CELL  cnt\[13\]~47\|cout " "Info:      1.813      0.058 RF  CELL  cnt\[13\]~47\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[13]~48 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.813      0.000 FF    IC  cnt\[14\]~49\|cin " "Info:      1.813      0.000 FF    IC  cnt\[14\]~49\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[14]~49 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.871      0.058 FR  CELL  cnt\[14\]~49\|cout " "Info:      1.871      0.058 FR  CELL  cnt\[14\]~49\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[14]~50 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.871      0.000 RR    IC  cnt\[15\]~51\|cin " "Info:      1.871      0.000 RR    IC  cnt\[15\]~51\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[15]~51 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.929      0.058 RF  CELL  cnt\[15\]~51\|cout " "Info:      1.929      0.058 RF  CELL  cnt\[15\]~51\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[15]~52 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.929      0.000 FF    IC  cnt\[16\]~53\|cin " "Info:      1.929      0.000 FF    IC  cnt\[16\]~53\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[16]~53 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.987      0.058 FR  CELL  cnt\[16\]~53\|cout " "Info:      1.987      0.058 FR  CELL  cnt\[16\]~53\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[16]~54 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.987      0.000 RR    IC  cnt\[17\]~55\|cin " "Info:      1.987      0.000 RR    IC  cnt\[17\]~55\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[17]~55 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.045      0.058 RF  CELL  cnt\[17\]~55\|cout " "Info:      2.045      0.058 RF  CELL  cnt\[17\]~55\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[17]~56 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.045      0.000 FF    IC  cnt\[18\]~57\|cin " "Info:      2.045      0.000 FF    IC  cnt\[18\]~57\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[18]~57 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.103      0.058 FR  CELL  cnt\[18\]~57\|cout " "Info:      2.103      0.058 FR  CELL  cnt\[18\]~57\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[18]~58 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.103      0.000 RR    IC  cnt\[19\]~59\|cin " "Info:      2.103      0.000 RR    IC  cnt\[19\]~59\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[19]~59 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.161      0.058 RF  CELL  cnt\[19\]~59\|cout " "Info:      2.161      0.058 RF  CELL  cnt\[19\]~59\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[19]~60 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.161      0.000 FF    IC  cnt\[20\]~61\|cin " "Info:      2.161      0.000 FF    IC  cnt\[20\]~61\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[20]~61 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.219      0.058 FR  CELL  cnt\[20\]~61\|cout " "Info:      2.219      0.058 FR  CELL  cnt\[20\]~61\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[20]~62 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.219      0.000 RR    IC  cnt\[21\]~63\|cin " "Info:      2.219      0.000 RR    IC  cnt\[21\]~63\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[21]~63 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.277      0.058 RF  CELL  cnt\[21\]~63\|cout " "Info:      2.277      0.058 RF  CELL  cnt\[21\]~63\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[21]~64 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.277      0.000 FF    IC  cnt\[22\]~65\|cin " "Info:      2.277      0.000 FF    IC  cnt\[22\]~65\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[22]~65 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.335      0.058 FR  CELL  cnt\[22\]~65\|cout " "Info:      2.335      0.058 FR  CELL  cnt\[22\]~65\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[22]~66 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.335      0.000 RR    IC  cnt\[23\]~67\|cin " "Info:      2.335      0.000 RR    IC  cnt\[23\]~67\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[23]~67 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.790      0.455 RR  CELL  cnt\[23\]~67\|combout " "Info:      2.790      0.455 RR  CELL  cnt\[23\]~67\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[23]~67 } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.790      0.000 RR    IC  cnt\[23\]\|d " "Info:      2.790      0.000 RR    IC  cnt\[23\]\|d" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[23] } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.864      0.074 RR  CELL  cnt\[23\] " "Info:      2.864      0.074 RR  CELL  cnt\[23\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[23] } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.928      8.928           latch edge time " "Info:      8.928      8.928           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.045      0.117  R        clock network delay " "Info:      9.045      0.117  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.060      0.015     uTsu  cnt\[23\] " "Info:      9.060      0.015     uTsu  cnt\[23\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[23] } "NODE_NAME" } } { "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" "" { Text "//Benheck-server/tbhs/Episode 169 - FPGA/LCD_Driver/LCD_Driver.v" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.864 " "Info: Data Arrival Time  :     2.864" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.060 " "Info: Data Required Time :     9.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.196  " "Info: Slack              :     6.196 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X9_Y9 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "274 " "Info: Peak virtual memory: 274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 30 13:27:01 2014 " "Info: Processing ended: Tue Dec 30 13:27:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
