Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\WSW14\wsw-neuro\ISE\NN\neuron_13in.v" into library work
Parsing module <neuron_13in>.
Analyzing Verilog file "D:\WSW14\wsw-neuro\ISE\NN\neuron2.v" into library work
Parsing module <neuron_2warstwy>.
Analyzing Verilog file "D:\WSW14\wsw-neuro\ISE\NN\neuron1.v" into library work
Parsing module <neuron_1warstwy>.
Analyzing Verilog file "D:\WSW14\wsw-neuro\ISE\NN\main.v" into library work
Parsing module <main>.
WARNING:HDLCompiler:568 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 99: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 100: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 101: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 102: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 103: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 104: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 105: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 106: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 107: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 108: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 109: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 110: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 111: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 112: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 113: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 114: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 115: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 116: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 117: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 118: Constant value is truncated to fit in <16> bits.
WARNING:HDLCompiler:568 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 119: Constant value is truncated to fit in <16> bits.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <neuron_1warstwy>.
ERROR:HDLCompiler:1654 - "D:\WSW14\wsw-neuro\ISE\NN\neuron1.v" Line 42: Instantiating <mnozarka> from unknown module <mul17>
Module neuron_1warstwy remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "D:\WSW14\wsw-neuro\ISE\NN\neuron1.v" Line 21: Empty module <neuron_1warstwy> remains a black box.
WARNING:HDLCompiler:189 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 125: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 134: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 143: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 152: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 161: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 170: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 179: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.

Elaborating module <neuron_2warstwy>.
ERROR:HDLCompiler:1654 - "D:\WSW14\wsw-neuro\ISE\NN\neuron2.v" Line 101: Instantiating <dodaj1> from unknown module <adder>
Module neuron_2warstwy remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "D:\WSW14\wsw-neuro\ISE\NN\neuron2.v" Line 21: Empty module <neuron_2warstwy> remains a black box.
WARNING:HDLCompiler:189 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 194: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 204: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 214: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 224: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 234: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 244: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 254: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 264: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 274: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 284: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 294: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 304: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 314: Size mismatch in connection of port <threshold>. Formal port size is 20-bit while actual signal size is 1-bit.

Elaborating module <neuron_13in>.
WARNING:HDLCompiler:413 - "D:\WSW14\wsw-neuro\ISE\NN\neuron_13in.v" Line 68: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "D:\WSW14\wsw-neuro\ISE\NN\neuron_13in.v" Line 70: Result of 15-bit expression is truncated to fit in 11-bit target.
ERROR:HDLCompiler:1654 - "D:\WSW14\wsw-neuro\ISE\NN\neuron_13in.v" Line 77: Instantiating <your_instance_name> from unknown module <LUTSigma>
Module neuron_13in remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "D:\WSW14\wsw-neuro\ISE\NN\neuron_13in.v" Line 21: Empty module <neuron_13in> remains a black box.
WARNING:HDLCompiler:189 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 329: Size mismatch in connection of port <threshold>. Formal port size is 21-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 330: Assignment to y_out ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\WSW14\wsw-neuro\ISE\NN\main.v" Line 125: Net <threshold> does not have a driver.
--> 

Total memory usage is 251856 kilobytes

Number of errors   :    3 (   0 filtered)
Number of warnings :   49 (   0 filtered)
Number of infos    :    0 (   0 filtered)

