vendor_name = ModelSim
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/cpu_statemachine.v
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/MU0CPU.bdf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/ram.qip
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/ram.v
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/cpu_decoder.v
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/3_bit_register.bdf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/MU0CPUFINAL.mif
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform.vwf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform1.vwf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform3.vwf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/constant.qip
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/constant.v
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform4.vwf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/ram111.qip
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/ram111.v
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Mif1.mif
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform5.vwf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform8.vwf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform9.vwf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform10.vwf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform11.vwf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform12.vwf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform13.vwf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform14.vwf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform15.vwf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform16.vwf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform6.vwf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform7.vwf
source_file = 1, statemachine-isolated-test.bdf
source_file = 1, isolatedSM.vwf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/MU0CPUFINAL.bdf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/statemachineisolatedtest.bdf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform17.vwf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform18.vwf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform19.vwf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform20.vwf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform2.vwf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/DECODER_CHECK.v
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform21.vwf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform22.vwf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/Waveform23.vwf
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/busmux.tdf
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/db/mux_pjc.tdf
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/db/mux_flc.tdf
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/db/add_sub_i1b.tdf
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/db/altsyncram_skp1.tdf
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/MU0CPUFINAL_TASK10.mif
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/db/mux_blc.tdf
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, /home/wz1119/nfshome/MU0CPUFINAL/db/cntr_0gh.tdf
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_ff.tdf
source_file = 1, /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_constant.tdf
design_name = MU0CPU
instance = comp, \MUXX~output , MUXX~output, MU0CPU, 1
instance = comp, \ACC_OUT[15]~output , ACC_OUT[15]~output, MU0CPU, 1
instance = comp, \ACC_OUT[14]~output , ACC_OUT[14]~output, MU0CPU, 1
instance = comp, \ACC_OUT[13]~output , ACC_OUT[13]~output, MU0CPU, 1
instance = comp, \ACC_OUT[12]~output , ACC_OUT[12]~output, MU0CPU, 1
instance = comp, \ACC_OUT[11]~output , ACC_OUT[11]~output, MU0CPU, 1
instance = comp, \ACC_OUT[10]~output , ACC_OUT[10]~output, MU0CPU, 1
instance = comp, \ACC_OUT[9]~output , ACC_OUT[9]~output, MU0CPU, 1
instance = comp, \ACC_OUT[8]~output , ACC_OUT[8]~output, MU0CPU, 1
instance = comp, \ACC_OUT[7]~output , ACC_OUT[7]~output, MU0CPU, 1
instance = comp, \ACC_OUT[6]~output , ACC_OUT[6]~output, MU0CPU, 1
instance = comp, \ACC_OUT[5]~output , ACC_OUT[5]~output, MU0CPU, 1
instance = comp, \ACC_OUT[4]~output , ACC_OUT[4]~output, MU0CPU, 1
instance = comp, \ACC_OUT[3]~output , ACC_OUT[3]~output, MU0CPU, 1
instance = comp, \ACC_OUT[2]~output , ACC_OUT[2]~output, MU0CPU, 1
instance = comp, \ACC_OUT[1]~output , ACC_OUT[1]~output, MU0CPU, 1
instance = comp, \ACC_OUT[0]~output , ACC_OUT[0]~output, MU0CPU, 1
instance = comp, \ctrl_mux3~output , ctrl_mux3~output, MU0CPU, 1
instance = comp, \RAM_OUT[15]~output , RAM_OUT[15]~output, MU0CPU, 1
instance = comp, \RAM_OUT[14]~output , RAM_OUT[14]~output, MU0CPU, 1
instance = comp, \RAM_OUT[13]~output , RAM_OUT[13]~output, MU0CPU, 1
instance = comp, \RAM_OUT[12]~output , RAM_OUT[12]~output, MU0CPU, 1
instance = comp, \RAM_OUT[11]~output , RAM_OUT[11]~output, MU0CPU, 1
instance = comp, \RAM_OUT[10]~output , RAM_OUT[10]~output, MU0CPU, 1
instance = comp, \RAM_OUT[9]~output , RAM_OUT[9]~output, MU0CPU, 1
instance = comp, \RAM_OUT[8]~output , RAM_OUT[8]~output, MU0CPU, 1
instance = comp, \RAM_OUT[7]~output , RAM_OUT[7]~output, MU0CPU, 1
instance = comp, \RAM_OUT[6]~output , RAM_OUT[6]~output, MU0CPU, 1
instance = comp, \RAM_OUT[5]~output , RAM_OUT[5]~output, MU0CPU, 1
instance = comp, \RAM_OUT[4]~output , RAM_OUT[4]~output, MU0CPU, 1
instance = comp, \RAM_OUT[3]~output , RAM_OUT[3]~output, MU0CPU, 1
instance = comp, \RAM_OUT[2]~output , RAM_OUT[2]~output, MU0CPU, 1
instance = comp, \RAM_OUT[1]~output , RAM_OUT[1]~output, MU0CPU, 1
instance = comp, \RAM_OUT[0]~output , RAM_OUT[0]~output, MU0CPU, 1
instance = comp, \RAM_ADDRESS_IN[11]~output , RAM_ADDRESS_IN[11]~output, MU0CPU, 1
instance = comp, \RAM_ADDRESS_IN[10]~output , RAM_ADDRESS_IN[10]~output, MU0CPU, 1
instance = comp, \RAM_ADDRESS_IN[9]~output , RAM_ADDRESS_IN[9]~output, MU0CPU, 1
instance = comp, \RAM_ADDRESS_IN[8]~output , RAM_ADDRESS_IN[8]~output, MU0CPU, 1
instance = comp, \RAM_ADDRESS_IN[7]~output , RAM_ADDRESS_IN[7]~output, MU0CPU, 1
instance = comp, \RAM_ADDRESS_IN[6]~output , RAM_ADDRESS_IN[6]~output, MU0CPU, 1
instance = comp, \RAM_ADDRESS_IN[5]~output , RAM_ADDRESS_IN[5]~output, MU0CPU, 1
instance = comp, \RAM_ADDRESS_IN[4]~output , RAM_ADDRESS_IN[4]~output, MU0CPU, 1
instance = comp, \RAM_ADDRESS_IN[3]~output , RAM_ADDRESS_IN[3]~output, MU0CPU, 1
instance = comp, \RAM_ADDRESS_IN[2]~output , RAM_ADDRESS_IN[2]~output, MU0CPU, 1
instance = comp, \RAM_ADDRESS_IN[1]~output , RAM_ADDRESS_IN[1]~output, MU0CPU, 1
instance = comp, \RAM_ADDRESS_IN[0]~output , RAM_ADDRESS_IN[0]~output, MU0CPU, 1
instance = comp, \PC_OUT[11]~output , PC_OUT[11]~output, MU0CPU, 1
instance = comp, \PC_OUT[10]~output , PC_OUT[10]~output, MU0CPU, 1
instance = comp, \PC_OUT[9]~output , PC_OUT[9]~output, MU0CPU, 1
instance = comp, \PC_OUT[8]~output , PC_OUT[8]~output, MU0CPU, 1
instance = comp, \PC_OUT[7]~output , PC_OUT[7]~output, MU0CPU, 1
instance = comp, \PC_OUT[6]~output , PC_OUT[6]~output, MU0CPU, 1
instance = comp, \PC_OUT[5]~output , PC_OUT[5]~output, MU0CPU, 1
instance = comp, \PC_OUT[4]~output , PC_OUT[4]~output, MU0CPU, 1
instance = comp, \PC_OUT[3]~output , PC_OUT[3]~output, MU0CPU, 1
instance = comp, \PC_OUT[2]~output , PC_OUT[2]~output, MU0CPU, 1
instance = comp, \PC_OUT[1]~output , PC_OUT[1]~output, MU0CPU, 1
instance = comp, \PC_OUT[0]~output , PC_OUT[0]~output, MU0CPU, 1
instance = comp, \k[15]~output , k[15]~output, MU0CPU, 1
instance = comp, \k[14]~output , k[14]~output, MU0CPU, 1
instance = comp, \k[13]~output , k[13]~output, MU0CPU, 1
instance = comp, \k[12]~output , k[12]~output, MU0CPU, 1
instance = comp, \k[11]~output , k[11]~output, MU0CPU, 1
instance = comp, \k[10]~output , k[10]~output, MU0CPU, 1
instance = comp, \k[9]~output , k[9]~output, MU0CPU, 1
instance = comp, \k[8]~output , k[8]~output, MU0CPU, 1
instance = comp, \k[7]~output , k[7]~output, MU0CPU, 1
instance = comp, \k[6]~output , k[6]~output, MU0CPU, 1
instance = comp, \k[5]~output , k[5]~output, MU0CPU, 1
instance = comp, \k[4]~output , k[4]~output, MU0CPU, 1
instance = comp, \k[3]~output , k[3]~output, MU0CPU, 1
instance = comp, \k[2]~output , k[2]~output, MU0CPU, 1
instance = comp, \k[1]~output , k[1]~output, MU0CPU, 1
instance = comp, \k[0]~output , k[0]~output, MU0CPU, 1
instance = comp, \FETCH~output , FETCH~output, MU0CPU, 1
instance = comp, \EXEC2~output , EXEC2~output, MU0CPU, 1
instance = comp, \EXEC1~output , EXEC1~output, MU0CPU, 1
instance = comp, \COUNT_debug~output , COUNT_debug~output, MU0CPU, 1
instance = comp, \PL~output , PL~output, MU0CPU, 1
instance = comp, \MERGED[15]~output , MERGED[15]~output, MU0CPU, 1
instance = comp, \MERGED[14]~output , MERGED[14]~output, MU0CPU, 1
instance = comp, \MERGED[13]~output , MERGED[13]~output, MU0CPU, 1
instance = comp, \MERGED[12]~output , MERGED[12]~output, MU0CPU, 1
instance = comp, \MERGED[11]~output , MERGED[11]~output, MU0CPU, 1
instance = comp, \MERGED[10]~output , MERGED[10]~output, MU0CPU, 1
instance = comp, \MERGED[9]~output , MERGED[9]~output, MU0CPU, 1
instance = comp, \MERGED[8]~output , MERGED[8]~output, MU0CPU, 1
instance = comp, \MERGED[7]~output , MERGED[7]~output, MU0CPU, 1
instance = comp, \MERGED[6]~output , MERGED[6]~output, MU0CPU, 1
instance = comp, \MERGED[5]~output , MERGED[5]~output, MU0CPU, 1
instance = comp, \MERGED[4]~output , MERGED[4]~output, MU0CPU, 1
instance = comp, \MERGED[3]~output , MERGED[3]~output, MU0CPU, 1
instance = comp, \MERGED[2]~output , MERGED[2]~output, MU0CPU, 1
instance = comp, \MERGED[1]~output , MERGED[1]~output, MU0CPU, 1
instance = comp, \MERGED[0]~output , MERGED[0]~output, MU0CPU, 1
instance = comp, \RESULT[15]~output , RESULT[15]~output, MU0CPU, 1
instance = comp, \RESULT[14]~output , RESULT[14]~output, MU0CPU, 1
instance = comp, \RESULT[13]~output , RESULT[13]~output, MU0CPU, 1
instance = comp, \RESULT[12]~output , RESULT[12]~output, MU0CPU, 1
instance = comp, \RESULT[11]~output , RESULT[11]~output, MU0CPU, 1
instance = comp, \RESULT[10]~output , RESULT[10]~output, MU0CPU, 1
instance = comp, \RESULT[9]~output , RESULT[9]~output, MU0CPU, 1
instance = comp, \RESULT[8]~output , RESULT[8]~output, MU0CPU, 1
instance = comp, \RESULT[7]~output , RESULT[7]~output, MU0CPU, 1
instance = comp, \RESULT[6]~output , RESULT[6]~output, MU0CPU, 1
instance = comp, \RESULT[5]~output , RESULT[5]~output, MU0CPU, 1
instance = comp, \RESULT[4]~output , RESULT[4]~output, MU0CPU, 1
instance = comp, \RESULT[3]~output , RESULT[3]~output, MU0CPU, 1
instance = comp, \RESULT[2]~output , RESULT[2]~output, MU0CPU, 1
instance = comp, \RESULT[1]~output , RESULT[1]~output, MU0CPU, 1
instance = comp, \RESULT[0]~output , RESULT[0]~output, MU0CPU, 1
instance = comp, \inst11|NS~0 , inst11|NS~0, MU0CPU, 1
instance = comp, \inst|PL~1 , inst|PL~1, MU0CPU, 1
instance = comp, \inst|PL~2 , inst|PL~2, MU0CPU, 1
instance = comp, \inst|MUX3~0 , inst|MUX3~0, MU0CPU, 1
instance = comp, \inst|add_sub~0 , inst|add_sub~0, MU0CPU, 1
instance = comp, \inst|pipeline_enable~0 , inst|pipeline_enable~0, MU0CPU, 1
instance = comp, \inst|MUX1~1 , inst|MUX1~1, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_comb_bita0 , inst4|auto_generated|counter_comb_bita0, MU0CPU, 1
instance = comp, \inst|CNT_EN~0 , inst|CNT_EN~0, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[0] , inst4|auto_generated|counter_reg_bit[0], MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_comb_bita1 , inst4|auto_generated|counter_comb_bita1, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[1] , inst4|auto_generated|counter_reg_bit[1], MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_comb_bita2 , inst4|auto_generated|counter_comb_bita2, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[2] , inst4|auto_generated|counter_reg_bit[2], MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_comb_bita3 , inst4|auto_generated|counter_comb_bita3, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[3] , inst4|auto_generated|counter_reg_bit[3], MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_comb_bita4 , inst4|auto_generated|counter_comb_bita4, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[4] , inst4|auto_generated|counter_reg_bit[4], MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_comb_bita5 , inst4|auto_generated|counter_comb_bita5, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[5] , inst4|auto_generated|counter_reg_bit[5], MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_comb_bita6 , inst4|auto_generated|counter_comb_bita6, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[6] , inst4|auto_generated|counter_reg_bit[6], MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_comb_bita7 , inst4|auto_generated|counter_comb_bita7, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[7] , inst4|auto_generated|counter_reg_bit[7], MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_comb_bita8 , inst4|auto_generated|counter_comb_bita8, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[8] , inst4|auto_generated|counter_reg_bit[8], MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_comb_bita9 , inst4|auto_generated|counter_comb_bita9, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[9] , inst4|auto_generated|counter_reg_bit[9], MU0CPU, 1
instance = comp, \IR|dffs[9] , IR|dffs[9], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w9_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w9_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_comb_bita10 , inst4|auto_generated|counter_comb_bita10, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[10] , inst4|auto_generated|counter_reg_bit[10], MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_comb_bita11 , inst4|auto_generated|counter_comb_bita11, MU0CPU, 1
instance = comp, \inst4|auto_generated|counter_reg_bit[11] , inst4|auto_generated|counter_reg_bit[11], MU0CPU, 1
instance = comp, \IR|dffs[11] , IR|dffs[11], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w11_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w11_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a10 , ram|altsyncram_component|auto_generated|ram_block1a10, MU0CPU, 1
instance = comp, \IR|dffs[10] , IR|dffs[10], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w10_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w10_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a8 , ram|altsyncram_component|auto_generated|ram_block1a8, MU0CPU, 1
instance = comp, \IR|dffs[8] , IR|dffs[8], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w8_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w8_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a7 , ram|altsyncram_component|auto_generated|ram_block1a7, MU0CPU, 1
instance = comp, \IR|dffs[7] , IR|dffs[7], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w7_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w7_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a6 , ram|altsyncram_component|auto_generated|ram_block1a6, MU0CPU, 1
instance = comp, \IR|dffs[6] , IR|dffs[6], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w6_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w6_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a5 , ram|altsyncram_component|auto_generated|ram_block1a5, MU0CPU, 1
instance = comp, \IR|dffs[5] , IR|dffs[5], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w5_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w5_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a4 , ram|altsyncram_component|auto_generated|ram_block1a4, MU0CPU, 1
instance = comp, \IR|dffs[4] , IR|dffs[4], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w4_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w4_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a3 , ram|altsyncram_component|auto_generated|ram_block1a3, MU0CPU, 1
instance = comp, \IR|dffs[3] , IR|dffs[3], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w3_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w3_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a2 , ram|altsyncram_component|auto_generated|ram_block1a2, MU0CPU, 1
instance = comp, \IR|dffs[2] , IR|dffs[2], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w2_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w2_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a9 , ram|altsyncram_component|auto_generated|ram_block1a9, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a1 , ram|altsyncram_component|auto_generated|ram_block1a1, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a0 , ram|altsyncram_component|auto_generated|ram_block1a0, MU0CPU, 1
instance = comp, \ALU2|auto_generated|add_sub_cella[0]~2 , ALU2|auto_generated|add_sub_cella[0]~2, MU0CPU, 1
instance = comp, \ALU2|auto_generated|add_sub_cella[0] , ALU2|auto_generated|add_sub_cella[0], MU0CPU, 1
instance = comp, \ALU2|auto_generated|add_sub_cella[1] , ALU2|auto_generated|add_sub_cella[1], MU0CPU, 1
instance = comp, \ALU2|auto_generated|add_sub_cella[2] , ALU2|auto_generated|add_sub_cella[2], MU0CPU, 1
instance = comp, \ALU2|auto_generated|add_sub_cella[3] , ALU2|auto_generated|add_sub_cella[3], MU0CPU, 1
instance = comp, \ALU2|auto_generated|add_sub_cella[4] , ALU2|auto_generated|add_sub_cella[4], MU0CPU, 1
instance = comp, \ALU2|auto_generated|add_sub_cella[5] , ALU2|auto_generated|add_sub_cella[5], MU0CPU, 1
instance = comp, \ALU2|auto_generated|add_sub_cella[6] , ALU2|auto_generated|add_sub_cella[6], MU0CPU, 1
instance = comp, \ALU2|auto_generated|add_sub_cella[7] , ALU2|auto_generated|add_sub_cella[7], MU0CPU, 1
instance = comp, \ALU2|auto_generated|add_sub_cella[8] , ALU2|auto_generated|add_sub_cella[8], MU0CPU, 1
instance = comp, \ALU2|auto_generated|add_sub_cella[9] , ALU2|auto_generated|add_sub_cella[9], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w9_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w9_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst|SLOAD_ACC , inst|SLOAD_ACC, MU0CPU, 1
instance = comp, \inst|enable_acc , inst|enable_acc, MU0CPU, 1
instance = comp, \inst1|dffs[9] , inst1|dffs[9], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w8_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w8_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst1|dffs[8] , inst1|dffs[8], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w7_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w7_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst1|dffs[7] , inst1|dffs[7], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w6_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w6_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst1|dffs[6] , inst1|dffs[6], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w5_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w5_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst1|dffs[5] , inst1|dffs[5], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w4_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w4_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst1|dffs[4] , inst1|dffs[4], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w3_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w3_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst1|dffs[3] , inst1|dffs[3], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w2_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w2_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst1|dffs[2] , inst1|dffs[2], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w1_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w1_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst1|dffs[1] , inst1|dffs[1], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w0_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w0_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst1|dffs[0] , inst1|dffs[0], MU0CPU, 1
instance = comp, \inst|pipeline_enable~1 , inst|pipeline_enable~1, MU0CPU, 1
instance = comp, \inst|pipeline_enable~2 , inst|pipeline_enable~2, MU0CPU, 1
instance = comp, \inst|pipeline_enable~4 , inst|pipeline_enable~4, MU0CPU, 1
instance = comp, \inst|pipeline_enable~5 , inst|pipeline_enable~5, MU0CPU, 1
instance = comp, \IR|dffs[1] , IR|dffs[1], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w1_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w1_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a11 , ram|altsyncram_component|auto_generated|ram_block1a11, MU0CPU, 1
instance = comp, \ALU2|auto_generated|add_sub_cella[10] , ALU2|auto_generated|add_sub_cella[10], MU0CPU, 1
instance = comp, \ALU2|auto_generated|add_sub_cella[11] , ALU2|auto_generated|add_sub_cella[11], MU0CPU, 1
instance = comp, \ALU2|auto_generated|add_sub_cella[12] , ALU2|auto_generated|add_sub_cella[12], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w12_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w12_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst1|dffs[12] , inst1|dffs[12], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w11_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w11_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst1|dffs[11] , inst1|dffs[11], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w10_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w10_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst1|dffs[10] , inst1|dffs[10], MU0CPU, 1
instance = comp, \inst|pipeline_enable~3 , inst|pipeline_enable~3, MU0CPU, 1
instance = comp, \inst11|NS[0]~2 , inst11|NS[0]~2, MU0CPU, 1
instance = comp, \inst11|NS[0]~3 , inst11|NS[0]~3, MU0CPU, 1
instance = comp, \register3|stupid_dff , register3|stupid_dff, MU0CPU, 1
instance = comp, \inst|MUX1~0 , inst|MUX1~0, MU0CPU, 1
instance = comp, \IR|dffs[0] , IR|dffs[0], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w0_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w0_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0 , MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a15 , ram|altsyncram_component|auto_generated|ram_block1a15, MU0CPU, 1
instance = comp, \IR|dffs[15] , IR|dffs[15], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst|shift~0 , inst|shift~0, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a14 , ram|altsyncram_component|auto_generated|ram_block1a14, MU0CPU, 1
instance = comp, \ALU2|auto_generated|add_sub_cella[13] , ALU2|auto_generated|add_sub_cella[13], MU0CPU, 1
instance = comp, \ALU2|auto_generated|add_sub_cella[14] , ALU2|auto_generated|add_sub_cella[14], MU0CPU, 1
instance = comp, \ALU2|auto_generated|add_sub_cella[15] , ALU2|auto_generated|add_sub_cella[15], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w15_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w15_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst1|dffs[15] , inst1|dffs[15], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w14_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w14_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst1|dffs[14] , inst1|dffs[14], MU0CPU, 1
instance = comp, \MUX3|$00000|auto_generated|l1_w13_n0_mux_dataout~0 , MUX3|$00000|auto_generated|l1_w13_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst1|dffs[13] , inst1|dffs[13], MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a13 , ram|altsyncram_component|auto_generated|ram_block1a13, MU0CPU, 1
instance = comp, \IR|dffs[13] , IR|dffs[13], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst11|NS[1]~1 , inst11|NS[1]~1, MU0CPU, 1
instance = comp, \register3|inst1 , register3|inst1, MU0CPU, 1
instance = comp, \inst11|EXEC1~0 , inst11|EXEC1~0, MU0CPU, 1
instance = comp, \inst|WREN~0 , inst|WREN~0, MU0CPU, 1
instance = comp, \ram|altsyncram_component|auto_generated|ram_block1a12 , ram|altsyncram_component|auto_generated|ram_block1a12, MU0CPU, 1
instance = comp, \IR|dffs[12] , IR|dffs[12], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \CLK_INPUT~input , CLK_INPUT~input, MU0CPU, 1
instance = comp, \inst9|$00000|auto_generated|l1_w0_n0_mux_dataout~0 , inst9|$00000|auto_generated|l1_w0_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \IR|dffs[14] , IR|dffs[14], MU0CPU, 1
instance = comp, \MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0 , MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0, MU0CPU, 1
instance = comp, \inst|PL~0 , inst|PL~0, MU0CPU, 1
instance = comp, \inst|MUX1~2 , inst|MUX1~2, MU0CPU, 1
instance = comp, \inst11|EXEC2~0 , inst11|EXEC2~0, MU0CPU, 1
