set ::env(PROJECT_NAME) i2c
set ::env(DESIGN_TOP) i2c
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/EPFL/i2c/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/EPFL/i2c/rtl/i2c.vhd
set ::env(CLOCK_COUNT) 0
set ::env(DOMAIN) EPFL
