Intel(R) Advisor can now assist with vectorization and show optimization
  report messages with your source code.
See "https://software.intel.com/en-us/intel-advisor-xe" for details.


    Report from: Interprocedural optimizations [ipo]

INLINING OPTION VALUES:
  -inline-factor: 100
  -inline-min-size: 30
  -inline-max-size: 230
  -inline-max-total-size: 2000
  -inline-max-per-routine: 10000
  -inline-max-per-compile: 500000


Begin optimization report for: glide_io._

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (glide_io._) [1] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(44,8)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(44,8):remark #34051: REGISTER ALLOCATION : [glide_io._] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:44

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    0[ reg_null]
        
    Routine temporaries
        Total         :       6
            Global    :       0
            Local     :       6
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_IO_CREATEALL

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_IO_CREATEALL) [2] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(80,14)
  -> (98,13) GLIDE_IO::GLIDE_IO_CREATE


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]



Non-optimizable loops:


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(99,8)
   remark #15521: loop was not vectorized: loop control variable was not identified. Explicitly compute the iteration count before executing the loop or try using canonical loop form from OpenMP specification
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(80,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_io_createall_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:80

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    8[ rax rdx rcx rsi rdi r12-r14]
        
    Routine temporaries
        Total         :      21
            Global    :      11
            Local     :      10
        Regenerable   :       3
        Spilled       :       3
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_IO_CREATE

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_IO_CREATE) [3] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(147,14)
  -> CP_CLONE (309,56) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (325,57) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (337,59) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (349,60) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (365,64) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (381,53) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (395,53) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (409,53) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (423,53) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (437,55) GLIDE_IO::GET_XTYPE..0
  -> (455,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (457,60) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (466,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (469,16) GLIDE_IO::GET_XTYPE..0
  -> (489,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (491,60) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (500,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (503,16) GLIDE_IO::GET_XTYPE..0
  -> (523,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (525,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (535,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (538,16) GLIDE_IO::GET_XTYPE..0
  -> (558,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (560,58) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (570,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (573,16) GLIDE_IO::GET_XTYPE..0
  -> (593,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (595,63) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (605,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (608,16) GLIDE_IO::GET_XTYPE..0
  -> (628,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (630,63) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (640,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (643,16) GLIDE_IO::GET_XTYPE..0
  -> (663,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (665,68) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (679,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (682,16) GLIDE_IO::GET_XTYPE..0
  -> (702,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (704,65) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (714,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (717,16) GLIDE_IO::GET_XTYPE..0
  -> (737,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (739,61) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (749,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (752,16) GLIDE_IO::GET_XTYPE..0
  -> (772,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (774,59) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (784,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (787,16) GLIDE_IO::GET_XTYPE..0
  -> (807,9) GLIDE_IO::IS_ENABLED_0DREAL
  -> CP_CLONE (809,61) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (816,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (819,16) GLIDE_IO::GET_XTYPE..0
  -> (839,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (841,62) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (848,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (851,16) GLIDE_IO::GET_XTYPE..0
  -> (871,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (873,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (884,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (887,16) GLIDE_IO::GET_XTYPE..0
  -> (907,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (909,58) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (918,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (921,16) GLIDE_IO::GET_XTYPE..0
  -> (941,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (943,63) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (952,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (955,16) GLIDE_IO::GET_XTYPE..0
  -> (975,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (977,61) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (987,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (990,16) GLIDE_IO::GET_XTYPE..0
  -> (1010,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1012,59) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1021,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1024,16) GLIDE_IO::GET_XTYPE..0
  -> (1044,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1046,66) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1055,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1058,16) GLIDE_IO::GET_XTYPE..0
  -> (1078,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1080,71) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1093,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1096,16) GLIDE_IO::GET_XTYPE..0
  -> (1116,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1118,73) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1125,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1128,16) GLIDE_IO::GET_XTYPE..0
  -> (1148,9) GLIDE_IO::IS_ENABLED_2DINT
  -> CP_CLONE (1150,63) GLIDE_IO::GET_XTYPE..1
  -> (1175,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1177,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1185,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1188,16) GLIDE_IO::GET_XTYPE..0
  -> (1208,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1210,64) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1218,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1221,16) GLIDE_IO::GET_XTYPE..0
  -> (1241,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1243,59) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1250,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1253,16) GLIDE_IO::GET_XTYPE..0
  -> (1273,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1275,59) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1282,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1285,16) GLIDE_IO::GET_XTYPE..0
  -> (1305,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1307,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1317,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1320,16) GLIDE_IO::GET_XTYPE..0
  -> (1340,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1342,63) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1352,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1355,16) GLIDE_IO::GET_XTYPE..0
  -> (1375,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1377,68) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1391,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1394,16) GLIDE_IO::GET_XTYPE..0
  -> (1414,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1416,61) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1426,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1429,16) GLIDE_IO::GET_XTYPE..0
  -> (1449,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1451,69) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1461,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1464,16) GLIDE_IO::GET_XTYPE..0
  -> (1484,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1486,70) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1496,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1499,16) GLIDE_IO::GET_XTYPE..0
  -> (1519,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1521,62) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1531,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1534,16) GLIDE_IO::GET_XTYPE..0
  -> (1554,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1556,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1565,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1568,16) GLIDE_IO::GET_XTYPE..0
  -> (1588,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1590,56) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1599,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1602,16) GLIDE_IO::GET_XTYPE..0
  -> (1622,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1624,62) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1633,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1636,16) GLIDE_IO::GET_XTYPE..0
  -> (1656,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1658,63) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1667,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1670,16) GLIDE_IO::GET_XTYPE..0
  -> (1690,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1692,57) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1700,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1703,16) GLIDE_IO::GET_XTYPE..0
  -> (1723,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1725,58) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1733,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1736,16) GLIDE_IO::GET_XTYPE..0
  -> (1756,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1758,65) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1766,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1769,16) GLIDE_IO::GET_XTYPE..0
  -> (1789,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1791,58) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1799,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1802,16) GLIDE_IO::GET_XTYPE..0
  -> (1822,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1824,65) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1832,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1835,16) GLIDE_IO::GET_XTYPE..0
  -> (1855,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1857,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1865,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1868,16) GLIDE_IO::GET_XTYPE..0
  -> (1888,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1890,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1898,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1901,16) GLIDE_IO::GET_XTYPE..0
  -> (1921,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1923,60) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1931,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1934,16) GLIDE_IO::GET_XTYPE..0
  -> (1954,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1956,58) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1963,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1966,16) GLIDE_IO::GET_XTYPE..0
  -> (1986,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (1988,63) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1995,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (1998,16) GLIDE_IO::GET_XTYPE..0
  -> (2018,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (2020,65) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2027,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2030,16) GLIDE_IO::GET_XTYPE..0
  -> (2050,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (2052,63) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2061,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2064,16) GLIDE_IO::GET_XTYPE..0
  -> (2084,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (2086,68) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2099,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2102,16) GLIDE_IO::GET_XTYPE..0
  -> (2122,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (2124,66) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2132,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2135,16) GLIDE_IO::GET_XTYPE..0
  -> (2155,9) GLIDE_IO::IS_ENABLED_2DINT
  -> CP_CLONE (2157,63) GLIDE_IO::GET_XTYPE..1
  -> (2182,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (2184,63) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2191,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2194,16) GLIDE_IO::GET_XTYPE..0
  -> (2214,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (2216,68) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2227,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2230,16) GLIDE_IO::GET_XTYPE..0
  -> (2250,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (2252,63) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2260,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2263,16) GLIDE_IO::GET_XTYPE..0
  -> (2283,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (2285,60) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2293,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2296,16) GLIDE_IO::GET_XTYPE..0
  -> (2316,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (2318,60) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2325,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2328,16) GLIDE_IO::GET_XTYPE..0
  -> (2348,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (2350,66) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2357,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2360,16) GLIDE_IO::GET_XTYPE..0
  -> (2380,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (2382,57) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2389,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2392,16) GLIDE_IO::GET_XTYPE..0
  -> (2412,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (2414,61) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2421,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2424,16) GLIDE_IO::GET_XTYPE..0
  -> (2444,9) GLIDE_IO::IS_ENABLED_0DREAL
  -> CP_CLONE (2446,62) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2453,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2456,16) GLIDE_IO::GET_XTYPE..0
  -> (2476,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (2478,56) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2486,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2489,16) GLIDE_IO::GET_XTYPE..0
  -> (2509,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (2511,57) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2519,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2522,16) GLIDE_IO::GET_XTYPE..0
  -> (2542,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (2544,61) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2552,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2555,16) GLIDE_IO::GET_XTYPE..0
  -> (2575,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (2577,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2585,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2588,16) GLIDE_IO::GET_XTYPE..0
  -> (2608,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (2610,59) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2618,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2621,16) GLIDE_IO::GET_XTYPE..0
  -> (2641,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (2643,63) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2650,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2653,16) GLIDE_IO::GET_XTYPE..0
  -> (2673,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (2675,69) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2682,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2685,16) GLIDE_IO::GET_XTYPE..0
  -> (2705,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (2707,59) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2715,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2718,16) GLIDE_IO::GET_XTYPE..0
  -> (2738,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (2740,59) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2748,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2751,16) GLIDE_IO::GET_XTYPE..0
  -> (2771,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (2773,61) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2780,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2783,16) GLIDE_IO::GET_XTYPE..0
  -> (2803,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (2805,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2813,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2816,16) GLIDE_IO::GET_XTYPE..0
  -> (2836,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (2838,59) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2845,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2848,16) GLIDE_IO::GET_XTYPE..0
  -> (2868,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (2870,58) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2878,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2881,16) GLIDE_IO::GET_XTYPE..0
  -> (2901,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (2903,61) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2911,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2914,16) GLIDE_IO::GET_XTYPE..0
  -> (2934,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (2936,61) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2944,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2947,16) GLIDE_IO::GET_XTYPE..0
  -> (2967,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (2969,57) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2977,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (2980,16) GLIDE_IO::GET_XTYPE..0
  -> (3000,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (3002,57) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3010,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3013,16) GLIDE_IO::GET_XTYPE..0
  -> (3033,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (3035,57) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3043,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3046,16) GLIDE_IO::GET_XTYPE..0
  -> (3066,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (3068,57) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3076,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3079,16) GLIDE_IO::GET_XTYPE..0
  -> (3099,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (3101,57) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3109,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3112,16) GLIDE_IO::GET_XTYPE..0
  -> (3132,9) GLIDE_IO::IS_ENABLED_0DREAL
  -> CP_CLONE (3134,54) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3144,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3147,16) GLIDE_IO::GET_XTYPE..0
  -> (3167,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (3169,68) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3176,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3179,16) GLIDE_IO::GET_XTYPE..0
  -> (3199,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (3201,75) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3208,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3211,16) GLIDE_IO::GET_XTYPE..0
  -> (3231,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (3233,71) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3240,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3243,16) GLIDE_IO::GET_XTYPE..0
  -> (3263,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (3265,71) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3272,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3275,16) GLIDE_IO::GET_XTYPE..0
  -> (3295,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (3297,62) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3304,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3307,16) GLIDE_IO::GET_XTYPE..0
  -> (3327,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (3329,59) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3338,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3341,16) GLIDE_IO::GET_XTYPE..0
  -> (3361,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (3363,64) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3372,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3375,16) GLIDE_IO::GET_XTYPE..0
  -> (3395,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (3397,63) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3406,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3409,16) GLIDE_IO::GET_XTYPE..0
  -> (3429,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (3431,65) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3438,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3441,16) GLIDE_IO::GET_XTYPE..0
  -> (3461,9) GLIDE_IO::IS_ENABLED_2DINT
  -> CP_CLONE (3463,64) GLIDE_IO::GET_XTYPE..1
  -> (3488,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (3490,71) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3498,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3501,16) GLIDE_IO::GET_XTYPE..0
  -> (3521,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (3523,74) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3530,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3533,16) GLIDE_IO::GET_XTYPE..0
  -> (3553,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (3555,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3563,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3566,16) GLIDE_IO::GET_XTYPE..0
  -> (3586,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (3588,59) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3596,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3599,16) GLIDE_IO::GET_XTYPE..0
  -> (3619,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (3621,58) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3632,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3635,16) GLIDE_IO::GET_XTYPE..0
  -> (3655,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (3657,63) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3668,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3671,16) GLIDE_IO::GET_XTYPE..0
  -> (3691,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (3693,64) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3704,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3707,16) GLIDE_IO::GET_XTYPE..0
  -> (3727,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (3729,63) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3744,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3747,16) GLIDE_IO::GET_XTYPE..0
  -> (3767,9) GLIDE_IO::IS_ENABLED_0DREAL
  -> CP_CLONE (3769,58) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3779,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3782,16) GLIDE_IO::GET_XTYPE..0
  -> (3802,9) GLIDE_IO::IS_ENABLED_2DINT
  -> CP_CLONE (3804,64) GLIDE_IO::GET_XTYPE..1
  -> (3829,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (3831,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3839,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3842,16) GLIDE_IO::GET_XTYPE..0
  -> (3862,9) GLIDE_IO::IS_ENABLED_0DREAL
  -> CP_CLONE (3864,56) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3871,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3874,16) GLIDE_IO::GET_XTYPE..0
  -> (3894,9) GLIDE_IO::IS_ENABLED_0DREAL
  -> CP_CLONE (3896,57) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3903,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3906,16) GLIDE_IO::GET_XTYPE..0
  -> (3926,9) GLIDE_IO::IS_ENABLED_0DREAL
  -> CP_CLONE (3928,57) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3935,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3938,16) GLIDE_IO::GET_XTYPE..0
  -> (3958,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (3960,58) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3970,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (3973,16) GLIDE_IO::GET_XTYPE..0
  -> (3993,9) GLIDE_IO::IS_ENABLED_2DINT
  -> CP_CLONE (3995,63) GLIDE_IO::GET_XTYPE..1
  -> (4020,9) GLIDE_IO::IS_ENABLED_2DINT
  -> CP_CLONE (4022,66) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4029,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4032,16) GLIDE_IO::GET_XTYPE..0
  -> (4052,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (4054,76) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4061,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4064,16) GLIDE_IO::GET_XTYPE..0
  -> (4084,9) GLIDE_IO::IS_ENABLED_2DINT
  -> CP_CLONE (4086,59) GLIDE_IO::GET_XTYPE..1
  -> (4111,9) GLIDE_IO::IS_ENABLED_2DINT
  -> CP_CLONE (4113,64) GLIDE_IO::GET_XTYPE..1
  -> (4138,9) GLIDE_IO::IS_ENABLED_2DINT
  -> CP_CLONE (4140,65) GLIDE_IO::GET_XTYPE..1
  -> (4165,9) GLIDE_IO::IS_ENABLED_0DREAL
  -> CP_CLONE (4167,68) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4177,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4180,16) GLIDE_IO::GET_XTYPE..0
  -> (4200,9) GLIDE_IO::IS_ENABLED_0DREAL
  -> CP_CLONE (4202,75) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4212,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4215,16) GLIDE_IO::GET_XTYPE..0
  -> (4235,9) GLIDE_IO::IS_ENABLED_0DREAL
  -> CP_CLONE (4237,56) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4244,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4247,16) GLIDE_IO::GET_XTYPE..0
  -> (4267,9) GLIDE_IO::IS_ENABLED_0DREAL
  -> CP_CLONE (4269,72) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4276,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4279,16) GLIDE_IO::GET_XTYPE..0
  -> (4299,9) GLIDE_IO::IS_ENABLED_0DREAL
  -> CP_CLONE (4301,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4308,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4311,16) GLIDE_IO::GET_XTYPE..0
  -> (4331,9) GLIDE_IO::IS_ENABLED_2DINT
  -> CP_CLONE (4333,60) GLIDE_IO::GET_XTYPE..1
  -> (4358,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (4360,54) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4369,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4372,16) GLIDE_IO::GET_XTYPE..0
  -> (4392,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (4394,61) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4401,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4404,16) GLIDE_IO::GET_XTYPE..0
  -> (4424,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (4426,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4434,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4437,16) GLIDE_IO::GET_XTYPE..0
  -> (4457,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (4459,54) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4468,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4471,16) GLIDE_IO::GET_XTYPE..0
  -> (4491,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (4493,56) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4501,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4504,16) GLIDE_IO::GET_XTYPE..0
  -> (4524,9) GLIDE_IO::IS_ENABLED_2DINT
  -> CP_CLONE (4526,73) GLIDE_IO::GET_XTYPE..1
  -> (4551,9) GLIDE_IO::IS_ENABLED_2DINT
  -> CP_CLONE (4553,82) GLIDE_IO::GET_XTYPE..1
  -> (4578,9) GLIDE_IO::IS_ENABLED_2DINT
  -> CP_CLONE (4580,70) GLIDE_IO::GET_XTYPE..1
  -> (4607,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (4609,61) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4616,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4619,16) GLIDE_IO::GET_XTYPE..0
  -> (4639,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (4641,65) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4649,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4652,16) GLIDE_IO::GET_XTYPE..0
  -> (4672,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (4674,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4682,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4685,16) GLIDE_IO::GET_XTYPE..0
  -> (4705,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (4707,58) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4715,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4718,16) GLIDE_IO::GET_XTYPE..0
  -> (4738,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (4740,58) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4748,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4751,16) GLIDE_IO::GET_XTYPE..0
  -> (4771,9) GLIDE_IO::IS_ENABLED_0DREAL
  -> CP_CLONE (4773,58) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4783,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4786,16) GLIDE_IO::GET_XTYPE..0
  -> (4806,9) GLIDE_IO::IS_ENABLED_0DREAL
  -> CP_CLONE (4808,63) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4818,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4821,16) GLIDE_IO::GET_XTYPE..0
  -> (4841,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (4843,56) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4851,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4854,16) GLIDE_IO::GET_XTYPE..0
  -> (4874,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (4876,56) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4884,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4887,16) GLIDE_IO::GET_XTYPE..0
  -> (4907,9) GLIDE_IO::IS_ENABLED_0DREAL
  -> CP_CLONE (4909,67) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4919,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4922,16) GLIDE_IO::GET_XTYPE..0
  -> (4942,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (4944,64) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4953,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4956,16) GLIDE_IO::GET_XTYPE..0
  -> (4976,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (4978,69) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4991,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (4994,16) GLIDE_IO::GET_XTYPE..0
  -> (5014,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (5016,54) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5026,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5029,16) GLIDE_IO::GET_XTYPE..0
  -> (5049,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (5051,57) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5061,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5064,16) GLIDE_IO::GET_XTYPE..0
  -> (5084,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (5086,62) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5096,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5099,16) GLIDE_IO::GET_XTYPE..0
  -> (5119,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (5121,60) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5131,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5134,16) GLIDE_IO::GET_XTYPE..0
  -> (5154,9) GLIDE_IO::IS_ENABLED_1DREAL
  -> CP_CLONE (5156,61) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5166,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5169,16) GLIDE_IO::GET_XTYPE..0
  -> (5189,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (5191,58) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5201,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5204,16) GLIDE_IO::GET_XTYPE..0
  -> (5224,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (5226,69) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5236,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5239,16) GLIDE_IO::GET_XTYPE..0
  -> (5259,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (5261,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5269,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5272,16) GLIDE_IO::GET_XTYPE..0
  -> (5292,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (5294,58) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5304,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5307,16) GLIDE_IO::GET_XTYPE..0
  -> (5327,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (5329,56) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5337,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5340,16) GLIDE_IO::GET_XTYPE..0
  -> (5360,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (5362,58) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5370,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5373,16) GLIDE_IO::GET_XTYPE..0
  -> (5393,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (5395,66) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5402,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5405,16) GLIDE_IO::GET_XTYPE..0
  -> (5425,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (5427,61) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5434,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5437,16) GLIDE_IO::GET_XTYPE..0
  -> (5457,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (5459,61) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5466,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5469,16) GLIDE_IO::GET_XTYPE..0
  -> (5489,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (5491,57) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5499,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5502,16) GLIDE_IO::GET_XTYPE..0
  -> (5522,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (5524,57) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5532,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5535,16) GLIDE_IO::GET_XTYPE..0
  -> (5555,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (5557,57) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5565,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5568,16) GLIDE_IO::GET_XTYPE..0
  -> (5588,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (5590,57) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5598,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5601,16) GLIDE_IO::GET_XTYPE..0
  -> (5621,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (5623,57) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5631,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5634,16) GLIDE_IO::GET_XTYPE..0
  -> (5654,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (5656,56) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5664,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5667,16) GLIDE_IO::GET_XTYPE..0
  -> (5687,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (5689,56) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5697,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5700,16) GLIDE_IO::GET_XTYPE..0
  -> (5720,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (5722,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5730,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5733,16) GLIDE_IO::GET_XTYPE..0
  -> (5753,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (5755,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5763,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5766,16) GLIDE_IO::GET_XTYPE..0
  -> (5786,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (5788,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5796,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5799,16) GLIDE_IO::GET_XTYPE..0
  -> (5819,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (5821,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5830,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5833,16) GLIDE_IO::GET_XTYPE..0
  -> (5853,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (5855,59) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5864,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5867,16) GLIDE_IO::GET_XTYPE..0
  -> (5887,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (5889,61) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5898,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5901,16) GLIDE_IO::GET_XTYPE..0
  -> (5921,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (5923,73) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5930,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5933,16) GLIDE_IO::GET_XTYPE..0
  -> (5953,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (5955,66) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5962,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5965,16) GLIDE_IO::GET_XTYPE..0
  -> (5985,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (5987,71) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5994,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (5997,16) GLIDE_IO::GET_XTYPE..0
  -> (6017,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (6019,54) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6029,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6032,16) GLIDE_IO::GET_XTYPE..0
  -> (6052,9) GLIDE_IO::IS_ENABLED_2DINT
  -> CP_CLONE (6054,58) GLIDE_IO::GET_XTYPE..1
  -> (6079,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (6081,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6091,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6094,16) GLIDE_IO::GET_XTYPE..0
  -> (6114,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (6116,61) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6126,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6129,16) GLIDE_IO::GET_XTYPE..0
  -> (6149,9) GLIDE_IO::IS_ENABLED_0DREAL
  -> CP_CLONE (6151,65) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6158,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6161,16) GLIDE_IO::GET_XTYPE..0
  -> (6181,9) GLIDE_IO::IS_ENABLED_0DREAL
  -> CP_CLONE (6183,70) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6194,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6197,16) GLIDE_IO::GET_XTYPE..0
  -> (6217,9) GLIDE_IO::IS_ENABLED_0DREAL
  -> CP_CLONE (6219,69) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6226,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6229,16) GLIDE_IO::GET_XTYPE..0
  -> (6249,9) GLIDE_IO::IS_ENABLED_0DREAL
  -> CP_CLONE (6251,74) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6262,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6265,16) GLIDE_IO::GET_XTYPE..0
  -> (6285,9) GLIDE_IO::IS_ENABLED_0DREAL
  -> CP_CLONE (6287,64) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6294,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6297,16) GLIDE_IO::GET_XTYPE..0
  -> (6317,9) GLIDE_IO::IS_ENABLED_0DREAL
  -> CP_CLONE (6319,69) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6330,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6333,16) GLIDE_IO::GET_XTYPE..0
  -> (6353,9) GLIDE_IO::IS_ENABLED_0DREAL
  -> CP_CLONE (6355,65) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6362,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6365,16) GLIDE_IO::GET_XTYPE..0
  -> (6385,9) GLIDE_IO::IS_ENABLED_0DREAL
  -> CP_CLONE (6387,70) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6398,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6401,16) GLIDE_IO::GET_XTYPE..0
  -> (6421,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (6423,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6433,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6436,16) GLIDE_IO::GET_XTYPE..0
  -> (6456,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (6458,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6466,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6469,16) GLIDE_IO::GET_XTYPE..0
  -> (6489,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (6491,61) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6499,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6502,16) GLIDE_IO::GET_XTYPE..0
  -> (6522,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (6524,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6534,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6537,16) GLIDE_IO::GET_XTYPE..0
  -> (6557,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (6559,59) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6569,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6572,16) GLIDE_IO::GET_XTYPE..0
  -> (6592,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (6594,59) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6602,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6605,16) GLIDE_IO::GET_XTYPE..0
  -> (6625,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (6627,56) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6637,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6640,16) GLIDE_IO::GET_XTYPE..0
  -> (6660,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (6662,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6672,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6675,16) GLIDE_IO::GET_XTYPE..0
  -> (6695,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (6697,58) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6707,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6710,16) GLIDE_IO::GET_XTYPE..0
  -> (6730,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (6732,65) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6742,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6745,16) GLIDE_IO::GET_XTYPE..0
  -> (6765,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (6767,62) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6777,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6780,16) GLIDE_IO::GET_XTYPE..0
  -> (6800,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (6802,60) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6812,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6815,16) GLIDE_IO::GET_XTYPE..0
  -> (6835,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (6837,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6847,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6850,16) GLIDE_IO::GET_XTYPE..0
  -> (6870,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (6872,58) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6880,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6883,16) GLIDE_IO::GET_XTYPE..0
  -> (6903,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (6905,63) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6915,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6918,16) GLIDE_IO::GET_XTYPE..0
  -> (6938,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (6940,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6948,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6951,16) GLIDE_IO::GET_XTYPE..0
  -> (6971,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (6973,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6983,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (6986,16) GLIDE_IO::GET_XTYPE..0
  -> (7006,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (7008,59) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (7018,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (7021,16) GLIDE_IO::GET_XTYPE..0
  -> (7041,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (7043,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (7053,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (7056,16) GLIDE_IO::GET_XTYPE..0
  -> (7076,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (7078,58) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (7088,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (7091,16) GLIDE_IO::GET_XTYPE..0
  -> (7111,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (7113,65) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (7123,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (7126,16) GLIDE_IO::GET_XTYPE..0
  -> (7146,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (7148,62) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (7158,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (7161,16) GLIDE_IO::GET_XTYPE..0
  -> (7181,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> CP_CLONE (7183,60) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (7193,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (7196,16) GLIDE_IO::GET_XTYPE..0
  -> (7216,9) GLIDE_IO::IS_ENABLED_2DINT
  -> CP_CLONE (7218,66) GLIDE_IO::GET_XTYPE..1
  -> (7243,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (7245,60) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (7252,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (7255,16) GLIDE_IO::GET_XTYPE..0
  -> (7275,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (7277,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (7287,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (7290,16) GLIDE_IO::GET_XTYPE..0
  -> (7310,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (7312,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (7320,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (7323,16) GLIDE_IO::GET_XTYPE..0
  -> (7343,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (7345,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (7355,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (7358,16) GLIDE_IO::GET_XTYPE..0
  -> (7378,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> CP_CLONE (7380,55) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (7388,12) GLIDE_IO::GET_XTYPE..0
  -> CP_CLONE (7391,16) GLIDE_IO::GET_XTYPE..0


    Report from: Offload optimizations [offload]

Optimization 'Points-To' reduced: function size or variable count limit exceeded: use -override_limits / -Qoverride_limits to override
Optimization 'PRE-STAR' reduced: function size or variable count limit exceeded: use -override_limits / -Qoverride_limits to override
Optimization 'PRE' reduced: function size or variable count limit exceeded: use -override_limits / -Qoverride_limits to override
Optimization 'PRE' reduced: function size or variable count limit exceeded: use -override_limits / -Qoverride_limits to override

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(147,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_io_create_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:147

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   11[ rax rdx rcx rbx rsi rdi r8-r11 zmm0]
        
    Routine temporaries
        Total         :   38744
            Global    :    6586
            Local     :   32158
        Regenerable   :   21506
        Spilled       :    2585
        
    Routine stack
        Variables     :   24376 bytes*
            Reads     :     839 [1.34e+00 ~ 1.3%]
            Writes    :    4881 [4.67e+00 ~ 4.7%]
        Spills        :   20680 bytes*
            Reads     :    6411 [1.78e+01 ~ 17.8%]
            Writes    :    2597 [7.26e+00 ~ 7.3%]
    
    Notes
        RA scaled back due to excessive number of blocks
    RA scaled back due to excessive number of temporaries

        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GET_XTYPE..0

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GET_XTYPE..0) [4] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12033,20)
  CLONED FROM: GLIDE_IO::GET_XTYPE(X,5)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12033,20):remark #34051: REGISTER ALLOCATION : [glide_io_mp_get_xtype_..0] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12033

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    4[ rax rdx rsi rdi]
        
    Routine temporaries
        Total         :      14
            Global    :       0
            Local     :      14
        Regenerable   :       1
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::IS_ENABLED_3DREAL

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::IS_ENABLED_3DREAL) [5] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9060,12)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9060,12):remark #34051: REGISTER ALLOCATION : [glide_io_mp_is_enabled_3dreal_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:9060

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    2[ rax rdi]
        
    Routine temporaries
        Total         :      13
            Global    :       0
            Local     :      13
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::IS_ENABLED_2DREAL

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::IS_ENABLED_2DREAL) [6] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9049,12)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9049,12):remark #34051: REGISTER ALLOCATION : [glide_io_mp_is_enabled_2dreal_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:9049

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    2[ rax rdi]
        
    Routine temporaries
        Total         :      13
            Global    :       0
            Local     :      13
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::IS_ENABLED_0DREAL

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::IS_ENABLED_0DREAL) [7] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9031,12)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9031,12):remark #34051: REGISTER ALLOCATION : [glide_io_mp_is_enabled_0dreal_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:9031

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    2[ rax rdi]
        
    Routine temporaries
        Total         :       8
            Global    :       0
            Local     :       8
        Regenerable   :       1
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::IS_ENABLED_2DINT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::IS_ENABLED_2DINT) [8] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9020,12)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9020,12):remark #34051: REGISTER ALLOCATION : [glide_io_mp_is_enabled_2dint_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:9020

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    2[ rax rdi]
        
    Routine temporaries
        Total         :      13
            Global    :       0
            Local     :      13
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GET_XTYPE..1

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GET_XTYPE..1) [9] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12033,20)
  CLONED FROM: GLIDE_IO::GET_XTYPE(X,4)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12033,20):remark #34051: REGISTER ALLOCATION : [glide_io_mp_get_xtype_..1] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12033

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :       9
            Global    :       0
            Local     :       9
        Regenerable   :       1
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_IO_WRITEALL

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_IO_WRITEALL) [10] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(103,14)
  -> (130,16) GLIDE_IO::GLIDE_AVG_ACCUMULATE
  -> (136,16) GLIDE_IO::GLIDE_IO_WRITE
  -> INLINE: (139,19) GLIDE_IO::GLIDE_AVG_RESET


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11962,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11962,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11962,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11962,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11962,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11962,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11968,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11968,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11968,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11968,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11968,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11968,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11974,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11974,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11974,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11974,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11974,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11974,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11980,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11980,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11980,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11980,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11980,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11980,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11986,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11986,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11986,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11986,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11986,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11986,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11992,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11992,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11992,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11992,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11992,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11992,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11998,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11998,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11998,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11998,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11998,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11998,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(149,19)
   <Remainder loop for vectorization>
   LOOP END
LOOP END


Non-optimizable loops:


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(143,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(103,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_io_writeall_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:103

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   16[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm1]
        
    Routine temporaries
        Total         :     380
            Global    :     194
            Local     :     186
        Regenerable   :      55
        Spilled       :      15
        
    Routine stack
        Variables     :       4 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     120 bytes*
            Reads     :      33 [9.32e-01 ~ 0.9%]
            Writes    :      33 [9.32e-01 ~ 0.9%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_IO_WRITE

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_IO_WRITE) [11] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7406,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7473,17)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7473,17)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7473,17)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7557,17)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7557,17)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7557,17)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7620,17)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7620,17)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7620,17)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7767,17)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7767,17)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7767,17)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7795,17)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7795,17)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7795,17)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8143,17)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8143,17)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8143,17)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8426,17)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8426,17)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8426,17)
   <Remainder loop for vectorization>
   LOOP END
LOOP END


Non-optimizable loops:


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7834,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7864,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7873,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7931,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7940,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7949,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7972,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7981,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7990,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7999,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8008,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8108,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8117,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8196,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8366,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8375,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8398,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8407,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8507,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8537,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8546,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8555,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8564,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8573,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8617,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8626,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8635,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8651,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8800,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8823,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8846,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8883,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8906,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8929,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8945,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8961,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7406,14):remark #34000: call to memcpy implemented inline with loads and stores with proven source (alignment, offset): (32, 0), and destination (alignment, offset): (16, 0)
/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7421,5):remark #34000: call to memcpy implemented inline with loads and stores with proven source (alignment, offset): (1, 0), and destination (alignment, offset): (16, 0)
/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(7406,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_io_write_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:7406

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :    7636
            Global    :    1545
            Local     :    6091
        Regenerable   :    3971
        Spilled       :     136
        
    Routine stack
        Variables     :   21792 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :    2868 [2.42e+01 ~ 24.2%]
        Spills        :    1048 bytes*
            Reads     :     168 [1.97e+00 ~ 2.0%]
            Writes    :     149 [6.29e-01 ~ 0.6%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_AVG_ACCUMULATE

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_AVG_ACCUMULATE) [12] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11854,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11880,8)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11880,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11880,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11880,8)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11880,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11880,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11880,8)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11880,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11880,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11880,8)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11880,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11880,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11886,8)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11886,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11886,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11886,8)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11886,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11886,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11886,8)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11886,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11886,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11886,8)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11886,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11886,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11892,8)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11892,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11892,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11892,8)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11892,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11892,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11892,8)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11892,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11892,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11892,8)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11892,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11892,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11898,8)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11898,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11898,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11898,8)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11898,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11898,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11898,8)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11898,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11898,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11898,8)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11898,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11898,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11904,8)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11904,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11904,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11904,8)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11904,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11904,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11904,8)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11904,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11904,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11904,8)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11904,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11904,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11910,8)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11910,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11910,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11910,8)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11910,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11910,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11910,8)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11910,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11910,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11910,8)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11910,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11910,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11916,8)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11916,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11916,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11916,8)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11916,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11916,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11916,8)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11916,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11916,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11916,8)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11916,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11916,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11854,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_avg_accumulate_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:11854

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   24[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm9]
        
    Routine temporaries
        Total         :    1283
            Global    :     536
            Local     :     747
        Regenerable   :      52
        Spilled       :     218
        
    Routine stack
        Variables     :       4 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :    1592 bytes*
            Reads     :     434 [6.74e+00 ~ 6.7%]
            Writes    :     260 [2.02e+00 ~ 2.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_ADD_TO_RESTART_VARIABLE_LIST

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_ADD_TO_RESTART_VARIABLE_LIST) [13] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8968,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(8968,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_add_to_restart_variable_list_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:8968

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   11[ rax rdx rcx rbx rsi rdi r8-r9 r12 r14-r15]
        
    Routine temporaries
        Total         :      59
            Global    :      22
            Local     :      37
        Regenerable   :      26
        Spilled       :       4
        
    Routine stack
        Variables     :    2096 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       6 [5.50e+00 ~ 5.5%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::IS_ENABLED_0DINT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::IS_ENABLED_0DINT) [14] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9002,12)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9002,12):remark #34051: REGISTER ALLOCATION : [glide_io_mp_is_enabled_0dint_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:9002

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    2[ rax rdi]
        
    Routine temporaries
        Total         :       8
            Global    :       0
            Local     :       8
        Regenerable   :       1
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::IS_ENABLED_1DINT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::IS_ENABLED_1DINT) [15] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9009,12)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9009,12):remark #34051: REGISTER ALLOCATION : [glide_io_mp_is_enabled_1dint_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:9009

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    2[ rax rdi]
        
    Routine temporaries
        Total         :      13
            Global    :       0
            Local     :      13
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_IO_READALL

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_IO_READALL) [16] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9075,14)
  -> (9101,16) GLIDE_IO::GLIDE_IO_READ


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]



Non-optimizable loops:


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9103,8)
   remark #15521: loop was not vectorized: loop control variable was not identified. Explicitly compute the iteration count before executing the loop or try using canonical loop form from OpenMP specification
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9075,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_io_readall_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:9075

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    7[ rax rdx rsi rdi r12-r14]
        
    Routine temporaries
        Total         :      23
            Global    :      13
            Local     :      10
        Regenerable   :       5
        Spilled       :       3
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_IO_READ

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_IO_READ) [17] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9201,14)
  -> (9224,9) GLIDE_IO::IS_ENABLED_1DREAL
  -> (9256,9) GLIDE_IO::IS_ENABLED_1DREAL
  -> (9288,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (9313,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> (9338,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (9363,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (9388,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (9413,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (9436,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> (9459,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (9482,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (9507,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (9530,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (9553,9) GLIDE_IO::IS_ENABLED_2DINT
  -> (9576,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (9601,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (9624,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (9647,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (9672,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (9697,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (9722,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (9747,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (9772,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (9797,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (9822,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (9847,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (9872,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (9895,9) GLIDE_IO::IS_ENABLED_2DINT
  -> (9918,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (9943,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (9966,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (9989,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> (10014,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10037,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> (10064,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> (10091,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10116,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10141,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10164,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10187,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> (10214,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10237,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10260,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10283,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10306,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10329,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10354,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10377,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> (10404,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> (10431,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> (10458,9) GLIDE_IO::IS_ENABLED_2DINT
  -> (10481,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10504,9) GLIDE_IO::IS_ENABLED_2DINT
  -> (10527,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10550,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> (10573,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10598,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10621,9) GLIDE_IO::IS_ENABLED_2DINT
  -> (10644,9) GLIDE_IO::IS_ENABLED_2DINT
  -> (10667,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10690,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10715,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10740,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10765,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> (10790,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10815,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10840,9) GLIDE_IO::IS_ENABLED_1DREAL
  -> (10865,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10890,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10915,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10940,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10963,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (10986,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (11011,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (11036,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (11061,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> (11086,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> (11111,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> (11136,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (11159,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> (11184,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (11209,9) GLIDE_IO::IS_ENABLED_2DINT
  -> (11232,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (11257,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (11282,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (11307,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (11332,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (11357,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (11382,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> (11409,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (11434,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (11459,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> (11486,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (11511,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (11536,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> (11563,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (11588,9) GLIDE_IO::IS_ENABLED_2DREAL
  -> (11613,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> (11640,9) GLIDE_IO::IS_ENABLED_2DINT
  -> (11663,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> (11688,9) GLIDE_IO::IS_ENABLED_3DREAL
  -> (11715,9) GLIDE_IO::IS_ENABLED_3DREAL


    Report from: Offload optimizations [offload]

Optimization 'PRE-STAR' reduced: function size or variable count limit exceeded: use -override_limits / -Qoverride_limits to override

    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9235,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
   remark #15346: vector dependence: assumed FLOW dependence between data(:) (9235:11) and data(:) (9235:11)
   remark #25439: unrolled with remainder by 2  
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9235,11)
<Remainder, Multiversioned v1>
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9235,11)
<Multiversioned v2>
   remark #15304: loop was not vectorized: non-vectorizable loop instance from multiversioning
   remark #25439: unrolled with remainder by 2  
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9235,11)
<Remainder, Multiversioned v2>
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9244,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
   remark #15346: vector dependence: assumed FLOW dependence between data(:) (9244:11) and data(:) (9244:11)
   remark #25439: unrolled with remainder by 2  
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9244,11)
<Remainder, Multiversioned v1>
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9244,11)
<Multiversioned v2>
   remark #15304: loop was not vectorized: non-vectorizable loop instance from multiversioning
   remark #25439: unrolled with remainder by 2  
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9244,11)
<Remainder, Multiversioned v2>
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9267,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
   remark #15346: vector dependence: assumed FLOW dependence between data(:) (9267:11) and data(:) (9267:11)
   remark #25439: unrolled with remainder by 2  
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9267,11)
<Remainder, Multiversioned v1>
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9267,11)
<Multiversioned v2>
   remark #15304: loop was not vectorized: non-vectorizable loop instance from multiversioning
   remark #25439: unrolled with remainder by 2  
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9267,11)
<Remainder, Multiversioned v2>
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9276,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
   remark #15346: vector dependence: assumed FLOW dependence between data(:) (9276:11) and data(:) (9276:11)
   remark #25439: unrolled with remainder by 2  
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9276,11)
<Remainder, Multiversioned v1>
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9276,11)
<Multiversioned v2>
   remark #15304: loop was not vectorized: non-vectorizable loop instance from multiversioning
   remark #25439: unrolled with remainder by 2  
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9276,11)
<Remainder, Multiversioned v2>
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9301,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9301,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9301:11) and data(:,:) (9301:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9301,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9301,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9301,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9301:11) and data(:,:) (9301:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9301,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9326,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9326,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(0,:,:) (9326:11) and data(0,:,:) (9326:11)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9326,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9326,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(0,:,:) (9326:11) and data(0,:,:) (9326:11)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9351,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9351,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9351:11) and data(:,:) (9351:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9351,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9351,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9351,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9351:11) and data(:,:) (9351:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9351,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9376,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9376,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9376:11) and data(:,:) (9376:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9376,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9376,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9376,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9376:11) and data(:,:) (9376:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9376,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9401,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9401,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9401:11) and data(:,:) (9401:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9401,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9401,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9401,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9401:11) and data(:,:) (9401:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9401,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9424,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9424,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9424:11) and data(:,:) (9424:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9424,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9424,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9424,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9424:11) and data(:,:) (9424:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9424,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9447,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9447,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(0,:,:) (9447:11) and data(0,:,:) (9447:11)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9447,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9447,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(0,:,:) (9447:11) and data(0,:,:) (9447:11)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9470,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9470,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9470:11) and data(:,:) (9470:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9470,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9470,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9470,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9470:11) and data(:,:) (9470:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9470,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9495,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9495,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9495:11) and data(:,:) (9495:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9495,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9495,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9495,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9495:11) and data(:,:) (9495:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9495,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9518,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9518,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9518:11) and data(:,:) (9518:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9518,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9518,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9518,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9518:11) and data(:,:) (9518:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9518,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9541,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9541,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9541:11) and data(:,:) (9541:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9541,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9541,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9541,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9541:11) and data(:,:) (9541:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9541,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9564,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9564,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9564:11) and data(:,:) (9564:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9564,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9564,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9564,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9564:11) and data(:,:) (9564:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9564,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9589,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9589,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9589:11) and data(:,:) (9589:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9589,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9589,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9589,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9589:11) and data(:,:) (9589:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9589,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9612,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9612,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9612:11) and data(:,:) (9612:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9612,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9612,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9612,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9612:11) and data(:,:) (9612:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9612,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9635,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9635,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9635:11) and data(:,:) (9635:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9635,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9635,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9635,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9635:11) and data(:,:) (9635:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9635,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9660,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9660,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9660:11) and data(:,:) (9660:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9660,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9660,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9660,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9660:11) and data(:,:) (9660:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9660,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9685,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9685,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9685:11) and data(:,:) (9685:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9685,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9685,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9685,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9685:11) and data(:,:) (9685:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9685,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9710,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9710,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9710:11) and data(:,:) (9710:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9710,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9710,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9710,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9710:11) and data(:,:) (9710:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9710,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9735,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9735,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9735:11) and data(:,:) (9735:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9735,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9735,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9735,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9735:11) and data(:,:) (9735:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9735,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9760,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9760,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9760:11) and data(:,:) (9760:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9760,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9760,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9760,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9760:11) and data(:,:) (9760:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9760,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9785,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9785,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9785:11) and data(:,:) (9785:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9785,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9785,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9785,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9785:11) and data(:,:) (9785:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9785,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9810,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9810,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9810:11) and data(:,:) (9810:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9810,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9810,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9810,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9810:11) and data(:,:) (9810:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9810,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9835,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9835,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9835:11) and data(:,:) (9835:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9835,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9835,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9835,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9835:11) and data(:,:) (9835:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9835,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9860,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9860,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9860:11) and data(:,:) (9860:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9860,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9860,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9860,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9860:11) and data(:,:) (9860:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9860,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9883,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9883,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9883:11) and data(:,:) (9883:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9883,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9883,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9883,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9883:11) and data(:,:) (9883:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9883,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9906,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9906,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9906:11) and data(:,:) (9906:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9906,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9906,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9906,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9906:11) and data(:,:) (9906:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9906,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9931,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9931,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9931:11) and data(:,:) (9931:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9931,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9931,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9931,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9931:11) and data(:,:) (9931:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9931,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9954,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9954,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9954:11) and data(:,:) (9954:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9954,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9954,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9954,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9954:11) and data(:,:) (9954:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9954,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9977,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9977,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9977:11) and data(:,:) (9977:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9977,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9977,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9977,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (9977:11) and data(:,:) (9977:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9977,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10001,14)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10001,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (10001:14) and data(up,:,:) (10001:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10001,14)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10001,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (10001:14) and data(up,:,:) (10001:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10025,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10025,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10025:11) and data(:,:) (10025:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10025,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10025,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10025,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10025:11) and data(:,:) (10025:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10025,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10051,14)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10051,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (10051:14) and data(up,:,:) (10051:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10051,14)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10051,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (10051:14) and data(up,:,:) (10051:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10078,14)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10078,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (10078:14) and data(up,:,:) (10078:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10078,14)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10078,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (10078:14) and data(up,:,:) (10078:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10104,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10104,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10104:11) and data(:,:) (10104:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10104,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10104,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10104,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10104:11) and data(:,:) (10104:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10104,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10129,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10129,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10129:11) and data(:,:) (10129:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10129,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10129,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10129,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10129:11) and data(:,:) (10129:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10129,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10152,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10152,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10152:11) and data(:,:) (10152:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10152,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10152,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10152,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10152:11) and data(:,:) (10152:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10152,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10175,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10175,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10175:11) and data(:,:) (10175:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10175,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10175,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10175,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10175:11) and data(:,:) (10175:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10175,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10201,14)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10201,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (10201:14) and data(up,:,:) (10201:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10201,14)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10201,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (10201:14) and data(up,:,:) (10201:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10225,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10225,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10225:11) and data(:,:) (10225:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10225,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10225,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10225,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10225:11) and data(:,:) (10225:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10225,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10248,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10248,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10248:11) and data(:,:) (10248:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10248,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10248,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10248,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10248:11) and data(:,:) (10248:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10248,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10271,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10271,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10271:11) and data(:,:) (10271:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10271,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10271,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10271,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10271:11) and data(:,:) (10271:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10271,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10294,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10294,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10294:11) and data(:,:) (10294:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10294,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10294,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10294,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10294:11) and data(:,:) (10294:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10294,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10317,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10317,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10317:11) and data(:,:) (10317:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10317,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10317,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10317,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10317:11) and data(:,:) (10317:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10317,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10342,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10342,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10342:11) and data(:,:) (10342:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10342,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10342,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10342,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10342:11) and data(:,:) (10342:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10342,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10365,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10365,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10365:11) and data(:,:) (10365:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10365,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10365,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10365,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10365:11) and data(:,:) (10365:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10365,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10391,14)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10391,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (10391:14) and data(up,:,:) (10391:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10391,14)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10391,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (10391:14) and data(up,:,:) (10391:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10418,14)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10418,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (10418:14) and data(up,:,:) (10418:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10418,14)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10418,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (10418:14) and data(up,:,:) (10418:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10445,14)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10445,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (10445:14) and data(up,:,:) (10445:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10445,14)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10445,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (10445:14) and data(up,:,:) (10445:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10469,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10469,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10469:11) and data(:,:) (10469:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10469,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10469,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10469,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10469:11) and data(:,:) (10469:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10469,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10492,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10492,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10492:11) and data(:,:) (10492:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10492,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10492,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10492,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10492:11) and data(:,:) (10492:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10492,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10515,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10515,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10515:11) and data(:,:) (10515:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10515,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10515,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10515,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10515:11) and data(:,:) (10515:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10515,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10538,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10538,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10538:11) and data(:,:) (10538:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10538,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10538,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10538,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10538:11) and data(:,:) (10538:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10538,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10561,11)
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10561,11)
      remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

      LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10561,11)
         remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
         remark #15346: vector dependence: assumed FLOW dependence between data(:,:,:) (10561:11) and data(:,:,:) (10561:11)
      LOOP END
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10586,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10586,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10586:11) and data(:,:) (10586:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10586,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10586,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10586,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10586:11) and data(:,:) (10586:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10586,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10609,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10609,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10609:11) and data(:,:) (10609:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10609,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10609,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10609,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10609:11) and data(:,:) (10609:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10609,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10632,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10632,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10632:11) and data(:,:) (10632:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10632,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10632,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10632,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10632:11) and data(:,:) (10632:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10632,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10655,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10655,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10655:11) and data(:,:) (10655:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10655,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10655,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10655,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10655:11) and data(:,:) (10655:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10655,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10678,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10678,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10678:11) and data(:,:) (10678:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10678,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10678,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10678,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10678:11) and data(:,:) (10678:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10678,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10703,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10703,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10703:11) and data(:,:) (10703:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10703,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10703,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10703,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10703:11) and data(:,:) (10703:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10703,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10728,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10728,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10728:11) and data(:,:) (10728:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10728,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10728,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10728,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10728:11) and data(:,:) (10728:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10728,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10753,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10753,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10753:11) and data(:,:) (10753:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10753,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10753,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10753,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10753:11) and data(:,:) (10753:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10753,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10778,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10778,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (10778:11) and data(up,:,:) (10778:11)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10778,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10778,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (10778:11) and data(up,:,:) (10778:11)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10803,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10803,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10803:11) and data(:,:) (10803:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10803,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10803,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10803,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10803:11) and data(:,:) (10803:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10803,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10828,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10828,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10828:11) and data(:,:) (10828:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10828,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10828,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10828,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10828:11) and data(:,:) (10828:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10828,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10853,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
   remark #15346: vector dependence: assumed FLOW dependence between data(:) (10853:11) and data(:) (10853:11)
   remark #25439: unrolled with remainder by 2  
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10853,11)
<Remainder, Multiversioned v1>
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10853,11)
<Multiversioned v2>
   remark #15304: loop was not vectorized: non-vectorizable loop instance from multiversioning
   remark #25439: unrolled with remainder by 2  
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10853,11)
<Remainder, Multiversioned v2>
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10878,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10878,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10878:11) and data(:,:) (10878:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10878,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10878,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10878,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10878:11) and data(:,:) (10878:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10878,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10903,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10903,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10903:11) and data(:,:) (10903:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10903,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10903,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10903,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10903:11) and data(:,:) (10903:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10903,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10928,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10928,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10928:11) and data(:,:) (10928:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10928,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10928,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10928,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10928:11) and data(:,:) (10928:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10928,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10951,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10951,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10951:11) and data(:,:) (10951:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10951,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10951,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10951,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10951:11) and data(:,:) (10951:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10951,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10974,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10974,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10974:11) and data(:,:) (10974:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10974,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10974,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10974,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10974:11) and data(:,:) (10974:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10974,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10999,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10999,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10999:11) and data(:,:) (10999:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10999,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10999,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10999,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (10999:11) and data(:,:) (10999:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10999,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11024,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11024,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11024:11) and data(:,:) (11024:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11024,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11024,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11024,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11024:11) and data(:,:) (11024:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11024,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11049,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11049,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11049:11) and data(:,:) (11049:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11049,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11049,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11049,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11049:11) and data(:,:) (11049:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11049,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11073,14)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11073,14)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11073,14)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11073,14)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11073,14)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11073,14)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11098,14)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11098,14)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11098,14)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11098,14)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11098,14)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11098,14)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11123,14)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11123,14)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11123,14)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11123,14)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11123,14)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11123,14)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11147,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11147,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11147:11) and data(:,:) (11147:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11147,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11147,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11147,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11147:11) and data(:,:) (11147:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11147,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11171,14)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11171,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (11171:14) and data(up,:,:) (11171:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11171,14)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11171,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (11171:14) and data(up,:,:) (11171:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11197,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11197,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11197:11) and data(:,:) (11197:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11197,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11197,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11197,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11197:11) and data(:,:) (11197:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11197,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11220,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11220,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11220:11) and data(:,:) (11220:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11220,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11220,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11220,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11220:11) and data(:,:) (11220:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11220,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11245,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11245,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11245:11) and data(:,:) (11245:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11245,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11245,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11245,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11245:11) and data(:,:) (11245:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11245,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11270,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11270,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11270:11) and data(:,:) (11270:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11270,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11270,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11270,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11270:11) and data(:,:) (11270:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11270,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11295,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11295,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11295:11) and data(:,:) (11295:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11295,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11295,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11295,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11295:11) and data(:,:) (11295:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11295,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11320,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11320,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11320:11) and data(:,:) (11320:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11320,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11320,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11320,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11320:11) and data(:,:) (11320:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11320,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11345,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11345,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11345:11) and data(:,:) (11345:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11345,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11345,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11345,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11345:11) and data(:,:) (11345:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11345,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11370,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11370,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11370:11) and data(:,:) (11370:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11370,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11370,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11370,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11370:11) and data(:,:) (11370:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11370,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11396,14)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11396,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (11396:14) and data(up,:,:) (11396:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11396,14)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11396,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (11396:14) and data(up,:,:) (11396:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11422,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11422,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11422:11) and data(:,:) (11422:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11422,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11422,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11422,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11422:11) and data(:,:) (11422:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11422,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11447,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11447,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11447:11) and data(:,:) (11447:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11447,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11447,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11447,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11447:11) and data(:,:) (11447:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11447,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11473,14)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11473,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (11473:14) and data(up,:,:) (11473:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11473,14)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11473,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (11473:14) and data(up,:,:) (11473:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11499,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11499,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11499:11) and data(:,:) (11499:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11499,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11499,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11499,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11499:11) and data(:,:) (11499:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11499,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11524,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11524,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11524:11) and data(:,:) (11524:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11524,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11524,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11524,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11524:11) and data(:,:) (11524:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11524,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11550,14)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11550,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (11550:14) and data(up,:,:) (11550:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11550,14)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11550,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (11550:14) and data(up,:,:) (11550:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11576,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11576,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11576:11) and data(:,:) (11576:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11576,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11576,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11576,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11576:11) and data(:,:) (11576:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11576,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11601,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11601,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11601:11) and data(:,:) (11601:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11601,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11601,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11601,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11601:11) and data(:,:) (11601:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11601,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11627,14)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11627,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (11627:14) and data(up,:,:) (11627:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11627,14)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11627,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (11627:14) and data(up,:,:) (11627:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11651,11)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11651,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11651:11) and data(:,:) (11651:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11651,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11651,11)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11651,11)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(:,:) (11651:11) and data(:,:) (11651:11)
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11651,11)
   <Remainder>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11675,14)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11675,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (11675:14) and data(up,:,:) (11675:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11675,14)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11675,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (11675:14) and data(up,:,:) (11675:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11702,14)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11702,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (11702:14) and data(up,:,:) (11702:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11702,14)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11702,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (11702:14) and data(up,:,:) (11702:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11729,14)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11729,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (11729:14) and data(up,:,:) (11729:14)
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11729,14)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11729,14)
      remark #15344: loop was not vectorized: vector dependence prevents vectorization. First dependence is shown below. Use level 5 report for details
      remark #15346: vector dependence: assumed FLOW dependence between data(up,:,:) (11729:14) and data(up,:,:) (11729:14)
   LOOP END
LOOP END


Non-optimizable loops:


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10004,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10054,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10081,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10204,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10394,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10421,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(10448,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11076,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11101,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11126,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11174,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11399,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11476,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11553,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11630,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11678,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11705,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11732,8)
   remark #15543: loop was not vectorized: loop with function call not considered an optimization candidate.
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9201,14):remark #34000: call to memcpy implemented inline with loads and stores with proven source (alignment, offset): (32, 0), and destination (alignment, offset): (16, 0)
/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9219,5):remark #34000: call to memcpy implemented inline with loads and stores with proven source (alignment, offset): (1, 0), and destination (alignment, offset): (16, 0)
/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9201,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_io_read_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:9201

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :   16120
            Global    :    3158
            Local     :   12962
        Regenerable   :    5093
        Spilled       :     379
        
    Routine stack
        Variables     :   10708 bytes*
            Reads     :     263 [1.37e-01 ~ 0.1%]
            Writes    :    1658 [3.93e+00 ~ 3.9%]
        Spills        :    2992 bytes*
            Reads     :     822 [4.74e+00 ~ 4.7%]
            Writes    :     754 [1.30e+00 ~ 1.3%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::IS_ENABLED_1DREAL

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::IS_ENABLED_1DREAL) [18] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9038,12)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9038,12):remark #34051: REGISTER ALLOCATION : [glide_io_mp_is_enabled_1dreal_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:9038

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    2[ rax rdi]
        
    Routine temporaries
        Total         :      13
            Global    :       0
            Local     :      13
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_READ_FORCING

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_READ_FORCING) [19] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9109,14)
  -> INLINE: (9193,10) GLIDE_IO::GLIDE_IO_READALL
    -> (9101,16) GLIDE_IO::GLIDE_IO_READ


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9130,5)
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9158,8)
      remark #15520: loop was not vectorized: loop with multiple exits cannot be vectorized unless it meets search loop idiom criteria   [ /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9159,27) ]
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9167,8)
      remark #15520: loop was not vectorized: loop with multiple exits cannot be vectorized unless it meets search loop idiom criteria   [ /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9168,28) ]
   LOOP END
LOOP END


Non-optimizable loops:


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9103,8) inlined into /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9203,10)
   remark #15521: loop was not vectorized: loop control variable was not identified. Explicitly compute the iteration count before executing the loop or try using canonical loop form from OpenMP specification
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(9109,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_read_forcing_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:9109

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   14[ rax rdx rcx rbx rsi rdi r8-r10 r13-r15 zmm0-zmm1]
        
    Routine temporaries
        Total         :      51
            Global    :      28
            Local     :      23
        Regenerable   :       5
        Spilled       :       5
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       8 bytes*
            Reads     :       1 [1.19e+00 ~ 1.2%]
            Writes    :       1 [2.98e-01 ~ 0.3%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_IO_CHECKDIM

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_IO_CHECKDIM) [20] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11743,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11743,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_io_checkdim_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:11743

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   10[ rax rdx rcx rsi rdi r8-r9 r13-r15]
        
    Routine temporaries
        Total         :     611
            Global    :      50
            Local     :     561
        Regenerable   :     451
        Spilled       :       3
        
    Routine stack
        Variables     :    2792 bytes*
            Reads     :      20 [5.38e+00 ~ 5.4%]
            Writes    :     100 [1.01e+01 ~ 10.1%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_AVG_RESET

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_AVG_RESET) [21] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11945,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11962,8)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11962,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11962,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11962,8)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11962,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11962,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11968,8)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11968,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11968,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11968,8)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11968,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11968,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11974,8)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11974,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11974,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11974,8)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11974,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11974,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11980,8)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11980,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11980,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11980,8)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11980,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11980,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11986,8)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11986,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11986,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11986,8)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11986,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11986,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11992,8)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11992,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11992,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11992,8)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11992,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11992,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11998,8)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11998,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11998,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11998,8)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11998,8)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11998,8)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(11945,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_avg_reset_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:11945

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   16[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm1]
        
    Routine temporaries
        Total         :     441
            Global    :     249
            Local     :     192
        Regenerable   :      60
        Spilled       :      56
        
    Routine stack
        Variables     :       4 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     408 bytes*
            Reads     :      63 [2.73e+00 ~ 2.7%]
            Writes    :      63 [1.36e+00 ~ 1.4%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GET_XTYPE

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GET_XTYPE) [22] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12033,20)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12033,20):remark #34051: REGISTER ALLOCATION : [glide_io_mp_get_xtype_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12033

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    5[ rax rdx rcx rsi rdi]
        
    Routine temporaries
        Total         :      17
            Global    :       9
            Local     :       8
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_S_AMBIENT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_S_AMBIENT) [23] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12051,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12056,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12056,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12056,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12056,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12056,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12056,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12051,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_s_ambient_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12051

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      68
            Global    :      44
            Local     :      24
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      80 bytes*
            Reads     :      12 [6.22e+00 ~ 6.2%]
            Writes    :      10 [1.62e+00 ~ 1.6%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_T_AMBIENT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_T_AMBIENT) [24] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12059,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12064,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12064,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12064,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12064,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12064,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12064,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12059,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_t_ambient_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12059

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      68
            Global    :      44
            Local     :      24
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      80 bytes*
            Reads     :      12 [6.22e+00 ~ 6.2%]
            Writes    :      10 [1.62e+00 ~ 1.6%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_ACAB

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_ACAB) [25] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12067,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12072,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12072,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12072,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12067,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_acab_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12067

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_ACAB

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_ACAB) [26] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12075,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12080,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12080,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12080,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12080,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12075,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_acab_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12075

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_ACAB_ANOMALY

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_ACAB_ANOMALY) [27] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12083,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12088,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12088,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12088,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12083,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_acab_anomaly_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12083

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_ACAB_ANOMALY

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_ACAB_ANOMALY) [28] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12091,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12096,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12096,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12096,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12096,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12091,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_acab_anomaly_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12091

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_ACAB_APPLIED

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_ACAB_APPLIED) [29] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12099,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12104,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12104,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12104,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12099,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_acab_applied_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12099

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_ACAB_APPLIED

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_ACAB_APPLIED) [30] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12107,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12112,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12112,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12112,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12112,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12107,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_acab_applied_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12107

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_ACAB_CORRECTED

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_ACAB_CORRECTED) [31] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12115,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12120,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12120,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12120,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12115,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_acab_corrected_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12115

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_ACAB_CORRECTED

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_ACAB_CORRECTED) [32] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12123,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12128,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12128,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12128,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12128,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12123,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_acab_corrected_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12123

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_ACAB_GRADZ

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_ACAB_GRADZ) [33] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12131,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12136,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12136,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12136,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12136,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12131,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_acab_gradz_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12131

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     116
            Global    :      56
            Local     :      60
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.31e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_ACAB_GRADZ

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_ACAB_GRADZ) [34] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12139,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12144,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12144,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12144,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12144,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12139,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_acab_gradz_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12139

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     116
            Global    :      56
            Local     :      60
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_ACAB_REF

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_ACAB_REF) [35] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12147,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12152,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12152,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12152,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12147,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_acab_ref_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12147

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_ACAB_REF

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_ACAB_REF) [36] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12155,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12160,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12160,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12160,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12160,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12155,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_acab_ref_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12155

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_ADV_CFL_DT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_ADV_CFL_DT) [37] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12163,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12163,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_adv_cfl_dt_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12163

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      11
            Global    :       0
            Local     :      11
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_ADV_CFL_DT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_ADV_CFL_DT) [38] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12171,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12171,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_adv_cfl_dt_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12171

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      11
            Global    :       0
            Local     :      11
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_AREA_FACTOR

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_AREA_FACTOR) [39] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12179,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12184,5)
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12184,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12184,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12179,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_area_factor_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12179

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   14[ rax rdx rcx rbx rsi rdi r8-r15]
        
    Routine temporaries
        Total         :      56
            Global    :      30
            Local     :      26
        Regenerable   :       1
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      88 bytes*
            Reads     :      14 [1.25e+01 ~ 12.5%]
            Writes    :      11 [3.95e+00 ~ 3.9%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_AREA_FACTOR

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_AREA_FACTOR) [40] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12187,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12192,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12192,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12192,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12192,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12192,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12192,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12187,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_area_factor_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12187

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      67
            Global    :      37
            Local     :      30
        Regenerable   :       2
        Spilled       :      14
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      80 bytes*
            Reads     :      13 [6.92e+00 ~ 6.9%]
            Writes    :      10 [2.45e+00 ~ 2.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_ARTM

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_ARTM) [41] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12195,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12200,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12200,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12200,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12200,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12200,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12200,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12195,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_artm_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12195

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_ARTM

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_ARTM) [42] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12203,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12208,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12208,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12208,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12208,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12208,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12208,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12203,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_artm_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12203

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_ARTM_ANOMALY

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_ARTM_ANOMALY) [43] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12211,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12216,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12216,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12216,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12216,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12216,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12216,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12211,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_artm_anomaly_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12211

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_ARTM_ANOMALY

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_ARTM_ANOMALY) [44] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12219,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12224,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12224,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12224,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12224,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12224,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12224,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12219,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_artm_anomaly_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12219

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_ARTM_GRADZ

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_ARTM_GRADZ) [45] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12227,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12232,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12232,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12232,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12232,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12232,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12232,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12227,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_artm_gradz_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12227

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     117
            Global    :      60
            Local     :      57
        Regenerable   :       6
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.73e+00 ~ 6.7%]
            Writes    :      26 [2.72e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_ARTM_GRADZ

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_ARTM_GRADZ) [46] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12235,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12240,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12240,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12240,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12240,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12240,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12240,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12240,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12240,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12235,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_artm_gradz_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12235

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     151
            Global    :      76
            Local     :      75
        Regenerable   :       6
        Spilled       :      29
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      31 [6.07e+00 ~ 6.1%]
            Writes    :      26 [2.07e+00 ~ 2.1%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_ARTM_REF

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_ARTM_REF) [47] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12243,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12248,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12248,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12248,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12248,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12248,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12248,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12243,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_artm_ref_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12243

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_ARTM_REF

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_ARTM_REF) [48] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12251,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12256,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12256,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12256,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12256,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12256,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12256,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12251,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_artm_ref_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12251

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_BASAL_MBAL_FLUX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_BASAL_MBAL_FLUX) [49] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12259,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12264,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12264,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12264,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12264,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12264,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12264,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12259,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_basal_mbal_flux_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12259

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_BASAL_MBAL_FLUX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_BASAL_MBAL_FLUX) [50] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12267,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12272,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12272,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12272,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12272,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12272,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12272,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12267,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_basal_mbal_flux_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12267

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_BASIN_MULTIPLIER_ARRAY

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_BASIN_MULTIPLIER_ARRAY) [51] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12275,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12280,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12280,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12280,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12280,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12280,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12280,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12275,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_basin_multiplier_array_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12275

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_BASIN_MULTIPLIER_ARRAY

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_BASIN_MULTIPLIER_ARRAY) [52] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12283,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12288,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12288,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12288,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12288,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12288,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12288,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12283,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_basin_multiplier_array_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12283

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_BASIN_NUMBER

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_BASIN_NUMBER) [53] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12291,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12296,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12296,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12296,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12296,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12296,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12296,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12291,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_basin_number_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12291

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_BETA

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_BETA) [54] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12299,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12304,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12304,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12304,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12299,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_beta_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12299

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_BETA

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_BETA) [55] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12307,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12312,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12312,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12312,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12312,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12307,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_beta_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12307

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_BETA_INTERNAL

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_BETA_INTERNAL) [56] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12315,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12320,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12320,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12320,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12315,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_beta_internal_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12315

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_BETA_INTERNAL

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_BETA_INTERNAL) [57] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12323,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12328,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12328,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12328,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12328,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12323,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_beta_internal_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12323

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_BFRICFLX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_BFRICFLX) [58] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12331,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12336,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12336,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12336,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12336,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12336,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12336,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12331,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_bfricflx_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12331

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_BFRICFLX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_BFRICFLX) [59] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12339,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12344,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12344,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12344,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12344,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12344,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12344,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12339,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_bfricflx_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12339

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_BHEATFLX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_BHEATFLX) [60] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12347,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12352,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12352,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12352,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12352,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12352,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12352,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12347,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_bheatflx_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12347

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_BHEATFLX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_BHEATFLX) [61] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12355,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12360,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12360,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12360,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12360,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12360,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12360,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12355,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_bheatflx_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12355

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_BMLT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_BMLT) [62] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12363,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12368,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12368,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12368,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12363,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_bmlt_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12363

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_BMLT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_BMLT) [63] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12371,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12376,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12376,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12376,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12376,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12371,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_bmlt_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12371

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_BMLT_APPLIED

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_BMLT_APPLIED) [64] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12379,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12384,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12384,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12384,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12379,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_bmlt_applied_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12379

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_BMLT_APPLIED

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_BMLT_APPLIED) [65] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12387,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12392,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12392,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12392,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12392,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12387,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_bmlt_applied_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12387

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_BMLT_FLOAT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_BMLT_FLOAT) [66] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12395,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12400,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12400,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12400,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12395,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_bmlt_float_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12395

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_BMLT_FLOAT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_BMLT_FLOAT) [67] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12403,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12408,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12408,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12408,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12408,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12403,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_bmlt_float_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12403

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_BMLT_FLOAT_ANOMALY

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_BMLT_FLOAT_ANOMALY) [68] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12411,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12416,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12416,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12416,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12411,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_bmlt_float_anomaly_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12411

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_BMLT_FLOAT_ANOMALY

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_BMLT_FLOAT_ANOMALY) [69] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12419,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12424,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12424,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12424,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12424,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12419,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_bmlt_float_anomaly_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12419

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_BMLT_FLOAT_EXTERNAL

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_BMLT_FLOAT_EXTERNAL) [70] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12427,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12432,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12432,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12432,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12427,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_bmlt_float_external_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12427

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_BMLT_FLOAT_EXTERNAL

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_BMLT_FLOAT_EXTERNAL) [71] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12435,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12440,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12440,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12440,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12440,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12435,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_bmlt_float_external_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12435

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_BMLT_GROUND

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_BMLT_GROUND) [72] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12443,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12448,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12448,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12448,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12443,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_bmlt_ground_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12443

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_BMLT_GROUND

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_BMLT_GROUND) [73] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12451,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12456,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12456,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12456,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12456,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12451,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_bmlt_ground_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12451

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_BPMP

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_BPMP) [74] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12459,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12464,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12464,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12464,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12464,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12464,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12464,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12459,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_bpmp_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12459

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_BPMP

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_BPMP) [75] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12467,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12472,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12472,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12472,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12472,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12472,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12472,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12467,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_bpmp_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12467

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_BTEMP

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_BTEMP) [76] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12475,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12480,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12480,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12480,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12480,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12480,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12480,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12475,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_btemp_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12475

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_BTEMP

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_BTEMP) [77] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12483,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12488,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12488,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12488,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12488,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12488,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12488,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12483,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_btemp_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12483

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_BTEMP_FLOAT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_BTEMP_FLOAT) [78] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12491,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12496,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12496,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12496,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12496,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12496,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12496,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12491,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_btemp_float_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12491

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_BTEMP_FLOAT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_BTEMP_FLOAT) [79] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12499,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12504,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12504,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12504,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12504,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12504,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12504,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12499,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_btemp_float_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12499

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_BTEMP_GROUND

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_BTEMP_GROUND) [80] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12507,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12512,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12512,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12512,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12512,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12512,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12512,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12507,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_btemp_ground_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12507

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_BTEMP_GROUND

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_BTEMP_GROUND) [81] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12515,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12520,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12520,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12520,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12520,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12520,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12520,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12515,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_btemp_ground_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12515

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_BTRACT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_BTRACT) [82] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12523,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12528,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12528,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12528,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12523,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_btract_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12523

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_BTRACT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_BTRACT) [83] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12531,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12536,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12536,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12536,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12536,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12531,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_btract_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12531

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_BTRACTX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_BTRACTX) [84] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12539,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12544,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12544,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12544,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12539,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_btractx_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12539

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_BTRACTX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_BTRACTX) [85] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12547,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12552,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12552,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12552,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12552,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12547,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_btractx_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12547

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_BTRACTX_EXTEND

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_BTRACTX_EXTEND) [86] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12555,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12560,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12560,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12560,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12555,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_btractx_extend_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12555

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_BTRACTX_EXTEND

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_BTRACTX_EXTEND) [87] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12563,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12568,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12568,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12568,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12568,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12563,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_btractx_extend_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12563

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_BTRACTY

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_BTRACTY) [88] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12571,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12576,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12576,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12576,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12571,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_btracty_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12571

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_BTRACTY

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_BTRACTY) [89] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12579,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12584,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12584,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12584,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12584,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12579,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_btracty_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12579

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_BTRACTY_EXTEND

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_BTRACTY_EXTEND) [90] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12587,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12592,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12592,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12592,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12587,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_btracty_extend_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12587

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_BTRACTY_EXTEND

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_BTRACTY_EXTEND) [91] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12595,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12600,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12600,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12600,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12600,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12595,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_btracty_extend_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12595

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_BTRC

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_BTRC) [92] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12603,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12608,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12608,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12608,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12603,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_btrc_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12603

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_BTRC

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_BTRC) [93] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12611,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12616,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12616,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12616,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12616,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12611,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_btrc_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12611

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_BWAT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_BWAT) [94] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12619,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12624,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12624,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12624,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12624,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12624,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12624,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12619,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_bwat_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12619

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     117
            Global    :      60
            Local     :      57
        Regenerable   :       6
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.73e+00 ~ 6.7%]
            Writes    :      26 [2.72e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_BWAT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_BWAT) [95] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12627,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12632,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12632,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12632,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12632,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12632,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12632,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12632,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12632,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12627,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_bwat_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12627

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     151
            Global    :      76
            Local     :      75
        Regenerable   :       6
        Spilled       :      29
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      31 [6.07e+00 ~ 6.1%]
            Writes    :      26 [2.07e+00 ~ 2.1%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_BWAT_DIAG

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_BWAT_DIAG) [96] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12635,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12640,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12640,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12640,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12640,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12640,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12640,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12635,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_bwat_diag_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12635

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     117
            Global    :      60
            Local     :      57
        Regenerable   :       6
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.73e+00 ~ 6.7%]
            Writes    :      26 [2.72e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_BWAT_DIAG

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_BWAT_DIAG) [97] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12643,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12648,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12648,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12648,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12648,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12648,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12648,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12648,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12648,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12643,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_bwat_diag_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12643

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     151
            Global    :      76
            Local     :      75
        Regenerable   :       6
        Spilled       :      29
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      31 [6.07e+00 ~ 6.1%]
            Writes    :      26 [2.07e+00 ~ 2.1%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_BWATFLX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_BWATFLX) [98] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12651,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12656,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12656,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12656,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12656,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12656,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12656,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12651,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_bwatflx_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12651

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_BWATFLX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_BWATFLX) [99] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12659,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12664,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12664,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12664,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12664,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12664,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12664,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12659,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_bwatflx_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12659

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_C_FLUX_ARRAY

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_C_FLUX_ARRAY) [100] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12667,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12672,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12672,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12672,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12672,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12672,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12672,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12667,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_c_flux_array_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12667

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_C_FLUX_ARRAY

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_C_FLUX_ARRAY) [101] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12675,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12680,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12680,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12680,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12680,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12680,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12680,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12675,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_c_flux_array_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12675

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_C_SPACE_FACTOR

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_C_SPACE_FACTOR) [102] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12683,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12688,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12688,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12688,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12688,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12688,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12688,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12683,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_c_space_factor_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12683

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_C_SPACE_FACTOR

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_C_SPACE_FACTOR) [103] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12691,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12696,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12696,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12696,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12696,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12696,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12696,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12691,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_c_space_factor_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12691

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_CALVING_FLUX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_CALVING_FLUX) [104] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12699,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12704,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12704,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12704,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12704,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12704,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12704,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12699,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_calving_flux_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12699

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_CALVING_FLUX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_CALVING_FLUX) [105] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12707,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12712,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12712,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12712,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12712,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12712,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12712,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12707,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_calving_flux_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12707

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_CALVING_LATERAL

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_CALVING_LATERAL) [106] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12715,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12720,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12720,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12720,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12720,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12720,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12720,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12715,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_calving_lateral_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12715

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     117
            Global    :      60
            Local     :      57
        Regenerable   :       6
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.73e+00 ~ 6.7%]
            Writes    :      26 [2.72e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_CALVING_LATERAL

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_CALVING_LATERAL) [107] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12723,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12728,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12728,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12728,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12728,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12728,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12728,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12728,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12728,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12723,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_calving_lateral_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12723

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     151
            Global    :      76
            Local     :      75
        Regenerable   :       6
        Spilled       :      29
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      31 [6.07e+00 ~ 6.1%]
            Writes    :      26 [2.07e+00 ~ 2.1%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_CALVING_MASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_CALVING_MASK) [108] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12731,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12736,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12736,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12736,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12736,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12736,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12736,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12731,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_calving_mask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12731

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_CALVING_MASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_CALVING_MASK) [109] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12739,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12744,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12744,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12744,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12744,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12744,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12744,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12739,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_calving_mask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12739

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_CALVING_RATE

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_CALVING_RATE) [110] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12747,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12752,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12752,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12752,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12752,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12752,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12752,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12747,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_calving_rate_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12747

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_CALVING_RATE

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_CALVING_RATE) [111] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12755,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12760,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12760,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12760,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12760,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12760,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12760,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12755,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_calving_rate_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12755

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_CALVING_THCK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_CALVING_THCK) [112] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12763,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12768,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12768,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12768,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12768,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12768,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12768,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12763,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_calving_thck_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12763

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     117
            Global    :      60
            Local     :      57
        Regenerable   :       6
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.73e+00 ~ 6.7%]
            Writes    :      26 [2.72e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_CALVING_THCK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_CALVING_THCK) [113] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12771,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12776,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12776,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12776,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12776,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12776,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12776,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12776,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12776,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12771,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_calving_thck_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12771

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     151
            Global    :      76
            Local     :      75
        Regenerable   :       6
        Spilled       :      29
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      31 [6.07e+00 ~ 6.1%]
            Writes    :      26 [2.07e+00 ~ 2.1%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_CELL_AREA

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_CELL_AREA) [114] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12779,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12784,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12784,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12784,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12784,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12784,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12784,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12779,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_cell_area_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12779

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     117
            Global    :      60
            Local     :      57
        Regenerable   :       6
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.73e+00 ~ 6.7%]
            Writes    :      26 [2.72e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_CELL_AREA

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_CELL_AREA) [115] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12787,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12792,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12792,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12792,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12792,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12792,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12792,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12792,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12792,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12787,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_cell_area_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12787

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     151
            Global    :      76
            Local     :      75
        Regenerable   :       6
        Spilled       :      29
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      31 [6.07e+00 ~ 6.1%]
            Writes    :      26 [2.07e+00 ~ 2.1%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_COULOMB_C

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_COULOMB_C) [116] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12795,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12800,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12800,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12800,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12800,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12800,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12800,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12795,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_coulomb_c_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12795

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_COULOMB_C

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_COULOMB_C) [117] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12803,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12808,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12808,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12808,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12808,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12808,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12808,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12803,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_coulomb_c_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12803

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_COULOMB_C_RELAX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_COULOMB_C_RELAX) [118] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12811,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12816,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12816,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12816,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12816,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12816,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12816,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12811,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_coulomb_c_relax_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12811

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_COULOMB_C_RELAX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_COULOMB_C_RELAX) [119] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12819,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12824,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12824,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12824,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12824,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12824,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12824,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12819,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_coulomb_c_relax_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12819

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_DELTAT_OCN

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_DELTAT_OCN) [120] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12827,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12832,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12832,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12832,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12832,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12832,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12832,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12827,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_deltat_ocn_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12827

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_DIFF_CFL_DT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_DIFF_CFL_DT) [121] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12835,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12835,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_diff_cfl_dt_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12835

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      11
            Global    :       0
            Local     :      11
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_DIFF_CFL_DT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_DIFF_CFL_DT) [122] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12843,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12843,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_diff_cfl_dt_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12843

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      11
            Global    :       0
            Local     :      11
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_DIFFU

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_DIFFU) [123] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12851,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12856,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12856,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12856,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12851,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_diffu_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12851

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_DIFFU

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_DIFFU) [124] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12859,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12864,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12864,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12864,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12864,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12859,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_diffu_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12859

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_DIVU

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_DIVU) [125] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12867,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12872,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12872,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12872,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12872,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12872,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12872,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12867,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_divu_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12867

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     117
            Global    :      60
            Local     :      57
        Regenerable   :       6
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.73e+00 ~ 6.7%]
            Writes    :      26 [2.72e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_DIVU

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_DIVU) [126] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12875,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12880,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12880,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12880,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12880,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12880,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12880,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12880,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12880,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12875,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_divu_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12875

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     151
            Global    :      76
            Local     :      75
        Regenerable   :       6
        Spilled       :      29
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      31 [6.07e+00 ~ 6.1%]
            Writes    :      26 [2.07e+00 ~ 2.1%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_DTHCK_DT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_DTHCK_DT) [127] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12883,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12888,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12888,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12888,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12888,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12888,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12888,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12883,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_dthck_dt_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12883

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     117
            Global    :      60
            Local     :      57
        Regenerable   :       6
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.73e+00 ~ 6.7%]
            Writes    :      26 [2.72e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_DTHCK_DT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_DTHCK_DT) [128] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12891,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12896,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12896,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12896,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12896,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12896,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12896,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12896,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12896,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12891,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_dthck_dt_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12891

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     151
            Global    :      76
            Local     :      75
        Regenerable   :       6
        Spilled       :      29
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      31 [6.07e+00 ~ 6.1%]
            Writes    :      26 [2.07e+00 ~ 2.1%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_DTHCK_DT_OBS

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_DTHCK_DT_OBS) [129] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12899,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12904,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12904,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12904,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12904,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12904,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12904,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12899,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_dthck_dt_obs_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12899

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_DTHCK_DT_OBS

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_DTHCK_DT_OBS) [130] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12907,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12912,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12912,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12912,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12912,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12912,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12912,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12907,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_dthck_dt_obs_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12907

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_DTHCK_DT_OBS_BASIN

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_DTHCK_DT_OBS_BASIN) [131] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12915,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12920,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12920,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12920,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12920,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12920,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12920,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12915,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_dthck_dt_obs_basin_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12915

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_DTHCK_DT_OBS_BASIN

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_DTHCK_DT_OBS_BASIN) [132] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12923,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12928,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12928,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12928,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12928,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12928,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12928,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12923,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_dthck_dt_obs_basin_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12923

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_DTHCKDTM

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_DTHCKDTM) [133] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12931,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12936,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12936,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12936,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12931,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_dthckdtm_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12931

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_DTHCKDTM

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_DTHCKDTM) [134] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12939,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12944,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12944,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12944,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12944,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12939,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_dthckdtm_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12939

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_DUSRFDTM

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_DUSRFDTM) [135] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12947,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12952,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12952,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12952,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12947,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_dusrfdtm_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12947

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_DUSRFDTM

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_DUSRFDTM) [136] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12955,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12960,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12960,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12960,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12960,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12955,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_dusrfdtm_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12955

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_EFFECPRESS

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_EFFECPRESS) [137] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12963,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12968,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12968,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12968,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12968,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12968,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12968,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12963,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_effecpress_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12963

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_EFFECPRESS

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_EFFECPRESS) [138] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12971,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12976,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12976,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12976,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12976,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12976,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12976,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12971,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_effecpress_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12971

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_EPS_EIGEN1

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_EPS_EIGEN1) [139] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12979,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12984,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12984,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12984,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12984,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12984,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12984,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12979,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_eps_eigen1_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12979

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     117
            Global    :      60
            Local     :      57
        Regenerable   :       6
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.73e+00 ~ 6.7%]
            Writes    :      26 [2.72e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_EPS_EIGEN1

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_EPS_EIGEN1) [140] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12987,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12992,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12992,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12992,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12992,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12992,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12992,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12992,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12992,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12987,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_eps_eigen1_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12987

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     151
            Global    :      76
            Local     :      75
        Regenerable   :       6
        Spilled       :      29
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      31 [6.07e+00 ~ 6.1%]
            Writes    :      26 [2.07e+00 ~ 2.1%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_EPS_EIGEN2

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_EPS_EIGEN2) [141] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12995,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13000,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13000,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13000,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13000,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13000,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13000,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(12995,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_eps_eigen2_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:12995

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     117
            Global    :      60
            Local     :      57
        Regenerable   :       6
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.73e+00 ~ 6.7%]
            Writes    :      26 [2.72e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_EPS_EIGEN2

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_EPS_EIGEN2) [142] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13003,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13008,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13008,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13008,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13008,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13008,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13008,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13008,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13008,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13003,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_eps_eigen2_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13003

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     151
            Global    :      76
            Local     :      75
        Regenerable   :       6
        Spilled       :      29
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      31 [6.07e+00 ~ 6.1%]
            Writes    :      26 [2.07e+00 ~ 2.1%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_EUS

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_EUS) [143] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13011,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13011,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_eus_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13011

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rsi rdi zmm0]
        
    Routine temporaries
        Total         :      13
            Global    :       0
            Local     :      13
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_EUS

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_EUS) [144] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13019,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13019,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_eus_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13019

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rsi rdi zmm0]
        
    Routine temporaries
        Total         :      12
            Global    :       0
            Local     :      12
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_F_EFFECPRESS_BWAT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_F_EFFECPRESS_BWAT) [145] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13027,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13032,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13032,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13032,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13032,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13032,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13032,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13027,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_f_effecpress_bwat_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13027

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_F_EFFECPRESS_BWAT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_F_EFFECPRESS_BWAT) [146] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13035,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13040,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13040,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13040,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13040,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13040,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13040,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13035,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_f_effecpress_bwat_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13035

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_F_EFFECPRESS_BWAT_TARGET

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_F_EFFECPRESS_BWAT_TARGET) [147] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13043,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13048,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13048,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13048,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13048,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13048,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13048,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13043,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_f_effecpress_bwat_target_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13043

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_F_EFFECPRESS_BWAT_TARGET

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_F_EFFECPRESS_BWAT_TARGET) [148] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13051,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13056,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13056,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13056,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13056,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13056,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13056,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13051,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_f_effecpress_bwat_target_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13051

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_F_EFFECPRESS_BWATFLX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_F_EFFECPRESS_BWATFLX) [149] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13059,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13064,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13064,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13064,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13064,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13064,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13064,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13059,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_f_effecpress_bwatflx_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13059

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_F_EFFECPRESS_BWATFLX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_F_EFFECPRESS_BWATFLX) [150] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13067,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13072,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13072,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13072,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13072,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13072,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13072,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13067,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_f_effecpress_bwatflx_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13067

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_F_EFFECPRESS_OCEAN_P

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_F_EFFECPRESS_OCEAN_P) [151] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13075,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13080,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13080,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13080,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13080,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13080,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13080,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13075,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_f_effecpress_ocean_p_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13075

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_F_EFFECPRESS_OCEAN_P

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_F_EFFECPRESS_OCEAN_P) [152] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13083,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13088,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13088,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13088,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13088,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13088,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13088,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13083,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_f_effecpress_ocean_p_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13083

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_F_FLOTATION

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_F_FLOTATION) [153] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13091,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13096,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13096,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13096,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13096,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13096,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13096,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13091,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_f_flotation_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13091

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_F_FLOTATION

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_F_FLOTATION) [154] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13099,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13104,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13104,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13104,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13104,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13104,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13104,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13099,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_f_flotation_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13099

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_F_GROUND

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_F_GROUND) [155] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13107,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13112,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13112,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13112,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13112,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13112,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13112,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13107,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_f_ground_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13107

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_F_GROUND

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_F_GROUND) [156] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13115,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13120,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13120,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13120,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13120,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13120,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13120,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13115,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_f_ground_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13115

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_F_GROUND_CELL

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_F_GROUND_CELL) [157] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13123,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13128,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13128,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13128,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13128,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13128,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13128,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13123,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_f_ground_cell_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13123

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_F_GROUND_CELL

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_F_GROUND_CELL) [158] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13131,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13136,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13136,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13136,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13136,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13136,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13136,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13131,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_f_ground_cell_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13131

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_F_GROUND_OBS

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_F_GROUND_OBS) [159] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13139,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13144,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13144,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13144,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13144,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13144,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13144,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13139,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_f_ground_obs_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13139

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_F_GROUND_OBS

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_F_GROUND_OBS) [160] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13147,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13152,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13152,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13152,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13152,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13152,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13152,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13147,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_f_ground_obs_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13147

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_FF_INVERT_MASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_FF_INVERT_MASK) [161] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13155,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13160,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13160,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13160,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13160,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13160,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13160,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13155,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_ff_invert_mask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13155

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_FF_INVERT_MASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_FF_INVERT_MASK) [162] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13163,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13168,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13168,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13168,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13168,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13168,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13168,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13163,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_ff_invert_mask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13163

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_FLOATING_MASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_FLOATING_MASK) [163] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13171,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13176,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13176,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13176,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13176,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13176,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13176,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13171,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_floating_mask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13171

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_FLOATING_MASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_FLOATING_MASK) [164] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13179,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13184,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13184,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13184,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13184,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13184,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13184,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13179,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_floating_mask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13179

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_FLOATING_THCK_TARGET

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_FLOATING_THCK_TARGET) [165] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13187,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13192,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13192,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13192,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13192,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13192,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13192,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13187,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_floating_thck_target_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13187

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     117
            Global    :      60
            Local     :      57
        Regenerable   :       6
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.73e+00 ~ 6.7%]
            Writes    :      26 [2.72e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_FLOATING_THCK_TARGET

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_FLOATING_THCK_TARGET) [166] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13195,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13200,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13200,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13200,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13200,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13200,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13200,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13200,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13200,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13195,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_floating_thck_target_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13195

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     151
            Global    :      76
            Local     :      75
        Regenerable   :       6
        Spilled       :      29
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      31 [6.07e+00 ~ 6.1%]
            Writes    :      26 [2.07e+00 ~ 2.1%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_FLOW_ENHANCEMENT_FACTOR

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_FLOW_ENHANCEMENT_FACTOR) [167] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13203,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13208,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13208,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13208,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13208,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13208,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13208,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13203,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_flow_enhancement_factor_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13203

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_FLOW_ENHANCEMENT_FACTOR

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_FLOW_ENHANCEMENT_FACTOR) [168] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13211,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13216,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13216,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13216,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13216,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13216,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13216,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13211,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_flow_enhancement_factor_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13211

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_GL_FLUX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_GL_FLUX) [169] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13219,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13224,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13224,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13224,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13224,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13224,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13224,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13219,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_gl_flux_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13219

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_GL_FLUX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_GL_FLUX) [170] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13227,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13232,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13232,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13232,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13232,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13232,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13232,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13227,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_gl_flux_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13227

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_GL_FLUX_EAST

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_GL_FLUX_EAST) [171] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13235,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13240,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13240,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13240,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13240,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13240,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13240,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13235,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_gl_flux_east_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13235

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_GL_FLUX_EAST

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_GL_FLUX_EAST) [172] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13243,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13248,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13248,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13248,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13248,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13248,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13248,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13243,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_gl_flux_east_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13243

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_GL_FLUX_NORTH

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_GL_FLUX_NORTH) [173] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13251,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13256,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13256,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13256,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13256,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13256,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13256,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13251,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_gl_flux_north_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13251

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_GL_FLUX_NORTH

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_GL_FLUX_NORTH) [174] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13259,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13264,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13264,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13264,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13264,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13264,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13264,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13259,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_gl_flux_north_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13259

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_GRAVITY

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_GRAVITY) [175] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13267,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13267,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_gravity_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13267

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      10
            Global    :       0
            Local     :      10
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_GRAVITY

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_GRAVITY) [176] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13275,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13275,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_gravity_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13275

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    2[ rsi rdi]
        
    Routine temporaries
        Total         :       8
            Global    :       0
            Local     :       8
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_GROUNDED_MASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_GROUNDED_MASK) [177] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13283,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13288,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13288,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13288,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13288,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13288,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13288,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13283,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_grounded_mask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13283

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_GROUNDED_MASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_GROUNDED_MASK) [178] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13291,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13296,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13296,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13296,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13296,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13296,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13296,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13291,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_grounded_mask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13291

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_HEAD

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_HEAD) [179] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13299,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13304,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13304,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13304,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13304,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13304,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13304,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13299,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_head_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13299

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_HEAD

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_HEAD) [180] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13307,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13312,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13312,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13312,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13312,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13312,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13312,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13307,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_head_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13307

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_IAREA

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_IAREA) [181] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13315,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13315,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_iarea_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13315

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      11
            Global    :       0
            Local     :      11
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_IAREA

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_IAREA) [182] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13323,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13323,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_iarea_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13323

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      11
            Global    :       0
            Local     :      11
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_IAREAF

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_IAREAF) [183] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13331,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13331,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_iareaf_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13331

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      11
            Global    :       0
            Local     :      11
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_IAREAF

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_IAREAF) [184] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13339,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13339,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_iareaf_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13339

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      11
            Global    :       0
            Local     :      11
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_IAREAG

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_IAREAG) [185] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13347,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13347,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_iareag_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13347

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      11
            Global    :       0
            Local     :      11
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_IAREAG

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_IAREAG) [186] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13355,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13355,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_iareag_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13355

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      11
            Global    :       0
            Local     :      11
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_ICE_CAP_MASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_ICE_CAP_MASK) [187] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13363,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13368,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13368,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13368,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13368,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13368,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13368,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13363,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_ice_cap_mask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13363

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_ICE_CAP_MASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_ICE_CAP_MASK) [188] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13371,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13376,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13376,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13376,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13376,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13376,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13376,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13371,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_ice_cap_mask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13371

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_ICE_DOMAIN_MASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_ICE_DOMAIN_MASK) [189] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13379,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13384,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13384,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13384,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13384,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13384,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13384,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13379,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_ice_domain_mask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13379

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   26[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm11]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       2
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.28e+00 ~ 6.3%]
            Writes    :      26 [2.54e+00 ~ 2.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_ICE_DOMAIN_MASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_ICE_DOMAIN_MASK) [190] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13387,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13392,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13392,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13392,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13392,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13392,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13392,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13387,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_ice_domain_mask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13387

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   22[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm7]
        
    Routine temporaries
        Total         :     117
            Global    :      56
            Local     :      61
        Regenerable   :       2
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.58e+00 ~ 6.6%]
            Writes    :      26 [2.66e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_ICE_FRACTION_RETREAT_MASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_ICE_FRACTION_RETREAT_MASK) [191] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13395,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13400,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13400,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13400,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13400,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13400,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13400,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13395,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_ice_fraction_retreat_mask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13395

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_ICE_FRACTION_RETREAT_MASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_ICE_FRACTION_RETREAT_MASK) [192] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13403,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13408,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13408,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13408,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13408,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13408,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13408,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13403,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_ice_fraction_retreat_mask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13403

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_ICE_MASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_ICE_MASK) [193] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13411,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13416,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13416,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13416,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13416,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13416,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13416,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13411,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_ice_mask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13411

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_ICE_MASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_ICE_MASK) [194] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13419,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13424,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13424,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13424,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13424,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13424,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13424,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13419,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_ice_mask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13419

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_ICE_MASK_STAG

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_ICE_MASK_STAG) [195] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13427,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13432,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13432,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13432,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13432,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13432,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13432,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13427,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_ice_mask_stag_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13427

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_ICE_MASK_STAG

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_ICE_MASK_STAG) [196] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13435,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13440,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13440,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13440,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13440,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13440,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13440,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13435,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_ice_mask_stag_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13435

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_ICE_SHEET_MASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_ICE_SHEET_MASK) [197] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13443,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13448,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13448,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13448,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13448,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13448,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13448,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13443,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_ice_sheet_mask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13443

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_ICE_SHEET_MASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_ICE_SHEET_MASK) [198] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13451,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13456,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13456,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13456,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13456,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13456,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13456,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13451,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_ice_sheet_mask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13451

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_ICE_SPECIFIC_HEAT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_ICE_SPECIFIC_HEAT) [199] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13459,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13459,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_ice_specific_heat_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13459

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      10
            Global    :       0
            Local     :      10
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_ICE_SPECIFIC_HEAT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_ICE_SPECIFIC_HEAT) [200] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13467,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13467,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_ice_specific_heat_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13467

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    2[ rsi rdi]
        
    Routine temporaries
        Total         :       8
            Global    :       0
            Local     :       8
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_ICE_THERMAL_CONDUCTIVITY

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_ICE_THERMAL_CONDUCTIVITY) [201] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13475,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13475,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_ice_thermal_conductivity_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13475

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      10
            Global    :       0
            Local     :      10
        Regenerable   :       1
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_ICE_THERMAL_CONDUCTIVITY

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_ICE_THERMAL_CONDUCTIVITY) [202] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13483,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13483,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_ice_thermal_conductivity_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13483

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    2[ rsi rdi]
        
    Routine temporaries
        Total         :       8
            Global    :       0
            Local     :       8
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_IMASS

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_IMASS) [203] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13491,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13491,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_imass_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13491

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      11
            Global    :       0
            Local     :      11
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_IMASS

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_IMASS) [204] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13499,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13499,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_imass_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13499

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      11
            Global    :       0
            Local     :      11
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_IMASS_ABOVE_FLOTATION

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_IMASS_ABOVE_FLOTATION) [205] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13507,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13507,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_imass_above_flotation_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13507

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      11
            Global    :       0
            Local     :      11
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_IMASS_ABOVE_FLOTATION

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_IMASS_ABOVE_FLOTATION) [206] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13515,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13515,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_imass_above_flotation_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13515

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      11
            Global    :       0
            Local     :      11
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_IVOL

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_IVOL) [207] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13523,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13523,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_ivol_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13523

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      11
            Global    :       0
            Local     :      11
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_IVOL

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_IVOL) [208] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13531,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13531,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_ivol_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13531

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      11
            Global    :       0
            Local     :      11
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_KINBCMASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_KINBCMASK) [209] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13539,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13544,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13544,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13544,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13544,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13544,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13544,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13539,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_kinbcmask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13539

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_KINBCMASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_KINBCMASK) [210] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13547,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13552,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13552,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13552,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13552,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13552,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13552,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13547,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_kinbcmask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13547

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_LAT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_LAT) [211] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13555,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13560,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13560,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13560,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13560,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13560,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13560,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13555,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_lat_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13555

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_LAT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_LAT) [212] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13563,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13568,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13568,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13568,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13568,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13568,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13568,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13563,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_lat_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13563

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_LOAD

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_LOAD) [213] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13571,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13576,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13576,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13576,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13576,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13576,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13576,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13571,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_load_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13571

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     117
            Global    :      60
            Local     :      57
        Regenerable   :       6
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.73e+00 ~ 6.7%]
            Writes    :      26 [2.72e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_LOAD

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_LOAD) [214] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13579,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13584,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13584,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13584,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13584,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13584,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13584,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13584,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13584,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13579,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_load_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13579

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     151
            Global    :      76
            Local     :      75
        Regenerable   :       6
        Spilled       :      29
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      31 [6.07e+00 ~ 6.1%]
            Writes    :      26 [2.07e+00 ~ 2.1%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_LON

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_LON) [215] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13587,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13592,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13592,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13592,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13592,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13592,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13592,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13587,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_lon_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13587

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_LON

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_LON) [216] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13595,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13600,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13600,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13600,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13600,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13600,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13600,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13595,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_lon_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13595

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_LSURF

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_LSURF) [217] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13603,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13608,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13608,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13608,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13608,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13608,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13608,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13603,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_lsurf_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13603

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     117
            Global    :      60
            Local     :      57
        Regenerable   :       6
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.73e+00 ~ 6.7%]
            Writes    :      26 [2.72e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_LSURF

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_LSURF) [218] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13611,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13616,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13616,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13616,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13616,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13616,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13616,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13616,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13616,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13611,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_lsurf_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13611

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     151
            Global    :      76
            Local     :      75
        Regenerable   :       6
        Spilled       :      29
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      31 [6.07e+00 ~ 6.1%]
            Writes    :      26 [2.07e+00 ~ 2.1%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_MARINE_CONNECTION_MASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_MARINE_CONNECTION_MASK) [219] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13619,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13624,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13624,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13624,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13624,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13624,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13624,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13619,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_marine_connection_mask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13619

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_MARINE_CONNECTION_MASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_MARINE_CONNECTION_MASK) [220] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13627,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13632,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13632,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13632,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13632,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13632,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13632,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13627,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_marine_connection_mask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13627

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_MARINE_CONNECTION_MASK_ISOLATED

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_MARINE_CONNECTION_MASK_ISOLATED) [221] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13635,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13640,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13640,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13640,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13640,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13640,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13640,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13635,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_marine_connection_mask_isolated_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13635

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_MARINE_CONNECTION_MASK_ISOLATED

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_MARINE_CONNECTION_MASK_ISOLATED) [222] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13643,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13648,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13648,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13648,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13648,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13648,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13648,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13643,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_marine_connection_mask_isolated_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13643

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_OVERWRITE_ACAB_MASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_OVERWRITE_ACAB_MASK) [223] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13651,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13656,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13656,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13656,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13656,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13656,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13656,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13651,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_overwrite_acab_mask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13651

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_OVERWRITE_ACAB_MASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_OVERWRITE_ACAB_MASK) [224] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13659,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13664,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13664,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13664,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13664,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13664,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13664,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13659,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_overwrite_acab_mask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13659

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_POWERLAW_C

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_POWERLAW_C) [225] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13667,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13672,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13672,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13672,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13672,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13672,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13672,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13667,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_powerlaw_c_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13667

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_POWERLAW_C

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_POWERLAW_C) [226] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13675,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13680,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13680,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13680,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13680,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13680,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13680,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13675,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_powerlaw_c_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13675

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_REFERENCE_THCK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_REFERENCE_THCK) [227] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13683,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13688,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13688,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13688,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13688,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13688,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13688,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13683,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_reference_thck_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13683

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     117
            Global    :      60
            Local     :      57
        Regenerable   :       6
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.73e+00 ~ 6.7%]
            Writes    :      26 [2.72e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_REFERENCE_THCK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_REFERENCE_THCK) [228] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13691,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13696,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13696,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13696,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13696,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13696,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13696,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13696,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13696,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13691,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_reference_thck_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13691

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     151
            Global    :      76
            Local     :      75
        Regenerable   :       6
        Spilled       :      29
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      31 [6.07e+00 ~ 6.1%]
            Writes    :      26 [2.07e+00 ~ 2.1%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_RELX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_RELX) [229] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13699,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13704,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13704,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13704,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13704,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13704,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13704,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13699,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_relx_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13699

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     117
            Global    :      60
            Local     :      57
        Regenerable   :       6
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.73e+00 ~ 6.7%]
            Writes    :      26 [2.72e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_RELX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_RELX) [230] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13707,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13712,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13712,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13712,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13712,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13712,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13712,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13712,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13712,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13707,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_relx_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13707

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     151
            Global    :      76
            Local     :      75
        Regenerable   :       6
        Spilled       :      29
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      31 [6.07e+00 ~ 6.1%]
            Writes    :      26 [2.07e+00 ~ 2.1%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_RHO_ICE

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_RHO_ICE) [231] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13715,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13715,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_rho_ice_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13715

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      10
            Global    :       0
            Local     :      10
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_RHO_ICE

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_RHO_ICE) [232] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13723,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13723,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_rho_ice_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13723

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    2[ rsi rdi]
        
    Routine temporaries
        Total         :       8
            Global    :       0
            Local     :       8
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_RHO_SEAWATER

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_RHO_SEAWATER) [233] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13731,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13731,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_rho_seawater_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13731

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      10
            Global    :       0
            Local     :      10
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_RHO_SEAWATER

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_RHO_SEAWATER) [234] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13739,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13739,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_rho_seawater_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13739

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    2[ rsi rdi]
        
    Routine temporaries
        Total         :       8
            Global    :       0
            Local     :       8
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_SECONDS_PER_YEAR

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_SECONDS_PER_YEAR) [235] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13747,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13747,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_seconds_per_year_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13747

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      10
            Global    :       0
            Local     :      10
        Regenerable   :       1
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_SECONDS_PER_YEAR

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_SECONDS_PER_YEAR) [236] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13755,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13755,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_seconds_per_year_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13755

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    2[ rsi rdi]
        
    Routine temporaries
        Total         :       8
            Global    :       0
            Local     :       8
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_SFC_MBAL_FLUX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_SFC_MBAL_FLUX) [237] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13763,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13768,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13768,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13768,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13768,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13768,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13768,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13763,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_sfc_mbal_flux_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13763

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_SFC_MBAL_FLUX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_SFC_MBAL_FLUX) [238] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13771,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13776,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13776,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13776,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13776,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13776,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13776,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13771,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_sfc_mbal_flux_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13771

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_SMB

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_SMB) [239] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13779,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13784,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13784,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13784,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13784,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13784,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13784,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13779,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_smb_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13779

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_SMB

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_SMB) [240] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13787,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13792,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13792,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13792,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13792,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13792,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13792,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13787,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_smb_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13787

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_SMB_ANOMALY

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_SMB_ANOMALY) [241] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13795,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13800,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13800,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13800,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13800,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13800,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13800,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13795,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_smb_anomaly_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13795

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_SMB_ANOMALY

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_SMB_ANOMALY) [242] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13803,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13808,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13808,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13808,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13808,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13808,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13808,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13803,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_smb_anomaly_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13803

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_SMB_GRADZ

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_SMB_GRADZ) [243] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13811,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13816,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13816,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13816,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13816,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13816,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13816,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13811,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_smb_gradz_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13811

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     117
            Global    :      60
            Local     :      57
        Regenerable   :       6
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.73e+00 ~ 6.7%]
            Writes    :      26 [2.72e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_SMB_GRADZ

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_SMB_GRADZ) [244] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13819,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13824,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13824,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13824,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13824,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13824,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13824,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13824,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13824,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13819,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_smb_gradz_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13819

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     151
            Global    :      76
            Local     :      75
        Regenerable   :       6
        Spilled       :      29
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      31 [6.07e+00 ~ 6.1%]
            Writes    :      26 [2.07e+00 ~ 2.1%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_SMB_LEVELS

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_SMB_LEVELS) [245] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13827,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13832,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15300: LOOP WAS VECTORIZED
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13832,5)
<Remainder loop for vectorization, Multiversioned v1>
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13832,5)
<Multiversioned v2>
   remark #15300: LOOP WAS VECTORIZED
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13832,5)
<Remainder loop for vectorization, Multiversioned v2>
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13827,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_smb_levels_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13827

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rsi rdi r8-r12 zmm0-zmm4]
        
    Routine temporaries
        Total         :      77
            Global    :      25
            Local     :      52
        Regenerable   :       4
        Spilled       :       1
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       8 bytes*
            Reads     :       1 [1.91e-01 ~ 0.2%]
            Writes    :       1 [1.91e-01 ~ 0.2%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_SMB_LEVELS

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_SMB_LEVELS) [246] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13835,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13840,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15300: LOOP WAS VECTORIZED
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13840,5)
<Remainder loop for vectorization, Multiversioned v1>
   remark #15301: REMAINDER LOOP WAS VECTORIZED
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13840,5)
<Remainder loop for vectorization, Multiversioned v1>
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13840,5)
<Multiversioned v2>
   remark #15300: LOOP WAS VECTORIZED
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13840,5)
<Remainder loop for vectorization, Multiversioned v2>
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13835,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_smb_levels_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13835

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rsi rdi r8-r12 zmm0-zmm4]
        
    Routine temporaries
        Total         :      89
            Global    :      34
            Local     :      55
        Regenerable   :       6
        Spilled       :       1
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       8 bytes*
            Reads     :       1 [1.75e-01 ~ 0.2%]
            Writes    :       1 [1.75e-01 ~ 0.2%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_SMB_REF

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_SMB_REF) [247] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13843,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13848,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13848,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13848,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13848,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13848,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13848,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13843,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_smb_ref_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13843

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_SMB_REF

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_SMB_REF) [248] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13851,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13856,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13856,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13856,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13856,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13856,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13856,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13851,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_smb_ref_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13851

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_SMB_REFERENCE_USRF

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_SMB_REFERENCE_USRF) [249] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13859,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13864,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13864,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13864,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13864,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13864,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13864,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13859,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_smb_reference_usrf_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13859

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     117
            Global    :      60
            Local     :      57
        Regenerable   :       6
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.73e+00 ~ 6.7%]
            Writes    :      26 [2.72e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_SMB_REFERENCE_USRF

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_SMB_REFERENCE_USRF) [250] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13867,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13872,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13872,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13872,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13872,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13872,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13872,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13872,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13872,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13867,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_smb_reference_usrf_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13867

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     151
            Global    :      76
            Local     :      75
        Regenerable   :       6
        Spilled       :      29
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      31 [6.07e+00 ~ 6.1%]
            Writes    :      26 [2.07e+00 ~ 2.1%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_SOFT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_SOFT) [251] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13875,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13880,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13880,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13880,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13875,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_soft_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13875

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_SOFT

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_SOFT) [252] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13883,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13888,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13888,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13888,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13888,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13883,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_soft_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13883

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_STAGTHK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_STAGTHK) [253] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13891,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13896,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13896,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13896,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13896,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13896,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13896,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13891,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_stagthk_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13891

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     117
            Global    :      60
            Local     :      57
        Regenerable   :       6
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.73e+00 ~ 6.7%]
            Writes    :      26 [2.72e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_STAGTHK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_STAGTHK) [254] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13899,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13904,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13904,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13904,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13904,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13904,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13904,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13904,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13904,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13899,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_stagthk_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13899

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     151
            Global    :      76
            Local     :      75
        Regenerable   :       6
        Spilled       :      29
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      31 [6.07e+00 ~ 6.1%]
            Writes    :      26 [2.07e+00 ~ 2.1%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_TAU_C

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_TAU_C) [255] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13907,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13912,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13912,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13912,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13912,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13912,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13912,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13907,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_tau_c_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13907

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     117
            Global    :      60
            Local     :      57
        Regenerable   :       6
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.73e+00 ~ 6.7%]
            Writes    :      26 [2.72e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_TAU_C

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_TAU_C) [256] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13915,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13920,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13920,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13920,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13920,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13920,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13920,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13920,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13920,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13915,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_tau_c_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13915

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     151
            Global    :      76
            Local     :      75
        Regenerable   :       6
        Spilled       :      29
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      31 [6.07e+00 ~ 6.1%]
            Writes    :      26 [2.07e+00 ~ 2.1%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_TAU_EFF_CALVING

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_TAU_EFF_CALVING) [257] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13923,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13928,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13928,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13928,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13928,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13928,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13928,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13923,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_tau_eff_calving_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13923

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_TAU_EFF_CALVING

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_TAU_EFF_CALVING) [258] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13931,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13936,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13936,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13936,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13936,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13936,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13936,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13931,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_tau_eff_calving_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13931

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_TAU_EIGEN1

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_TAU_EIGEN1) [259] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13939,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13944,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13944,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13944,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13944,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13944,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13944,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13939,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_tau_eigen1_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13939

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_TAU_EIGEN1

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_TAU_EIGEN1) [260] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13947,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13952,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13952,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13952,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13952,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13952,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13952,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13947,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_tau_eigen1_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13947

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_TAU_EIGEN2

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_TAU_EIGEN2) [261] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13955,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13960,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13960,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13960,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13960,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13960,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13960,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13955,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_tau_eigen2_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13955

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_TAU_EIGEN2

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_TAU_EIGEN2) [262] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13963,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13968,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13968,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13968,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13968,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13968,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13968,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13963,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_tau_eigen2_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13963

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_TAUDX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_TAUDX) [263] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13971,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13976,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13976,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13976,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13971,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_taudx_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13971

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_TAUDX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_TAUDX) [264] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13979,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13984,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13984,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13984,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13984,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13979,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_taudx_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13979

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_TAUDY

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_TAUDY) [265] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13987,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13992,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13992,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13992,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13987,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_taudy_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13987

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_TAUDY

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_TAUDY) [266] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13995,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14000,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14000,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14000,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14000,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(13995,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_taudy_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:13995

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_TAUF

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_TAUF) [267] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14003,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14008,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14008,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14008,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14003,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_tauf_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14003

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_TAUF

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_TAUF) [268] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14011,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14016,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14016,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14016,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14016,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14011,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_tauf_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14011

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_TAUX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_TAUX) [269] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14019,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14024,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14024,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14024,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14024,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14024,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14024,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14019,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_taux_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14019

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     117
            Global    :      60
            Local     :      57
        Regenerable   :       6
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.73e+00 ~ 6.7%]
            Writes    :      26 [2.72e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_TAUX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_TAUX) [270] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14027,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14032,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14032,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14032,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14032,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14032,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14032,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14032,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14032,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14027,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_taux_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14027

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     151
            Global    :      76
            Local     :      75
        Regenerable   :       6
        Spilled       :      29
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      31 [6.07e+00 ~ 6.1%]
            Writes    :      26 [2.07e+00 ~ 2.1%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_TAUY

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_TAUY) [271] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14035,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14040,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14040,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14040,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14040,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14040,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14040,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14035,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_tauy_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14035

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     117
            Global    :      60
            Local     :      57
        Regenerable   :       6
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.73e+00 ~ 6.7%]
            Writes    :      26 [2.72e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_TAUY

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_TAUY) [272] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14043,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14048,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14048,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14048,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14048,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14048,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14048,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14048,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14048,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14043,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_tauy_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14043

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     151
            Global    :      76
            Local     :      75
        Regenerable   :       6
        Spilled       :      29
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      31 [6.07e+00 ~ 6.1%]
            Writes    :      26 [2.07e+00 ~ 2.1%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_THCK_CALVING_THRESHOLD

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_THCK_CALVING_THRESHOLD) [273] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14051,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14056,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14056,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14056,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14056,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14056,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14056,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14051,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_thck_calving_threshold_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14051

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_THCK_CALVING_THRESHOLD

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_THCK_CALVING_THRESHOLD) [274] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14059,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14064,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14064,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14064,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14064,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14064,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14064,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14059,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_thck_calving_threshold_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14059

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_THERMAL_FORCING_LSRF

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_THERMAL_FORCING_LSRF) [275] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14067,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14072,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14072,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14072,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14072,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14072,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14072,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14067,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_thermal_forcing_lsrf_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14067

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_THK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_THK) [276] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14075,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14080,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14080,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14080,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14080,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14080,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14080,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14075,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_thk_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14075

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     117
            Global    :      60
            Local     :      57
        Regenerable   :       6
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.73e+00 ~ 6.7%]
            Writes    :      26 [2.72e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_THK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_THK) [277] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14083,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14088,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14088,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14088,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14088,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14088,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14088,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14088,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14088,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14083,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_thk_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14083

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     151
            Global    :      76
            Local     :      75
        Regenerable   :       6
        Spilled       :      29
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      31 [6.07e+00 ~ 6.1%]
            Writes    :      26 [2.07e+00 ~ 2.1%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_THKMASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_THKMASK) [278] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14091,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14096,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14096,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14096,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14096,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14096,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14096,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14091,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_thkmask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14091

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_THKMASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_THKMASK) [279] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14099,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14104,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14104,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14104,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14104,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14104,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14104,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14099,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_thkmask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14099

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_TOPG

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_TOPG) [280] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14107,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14112,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14112,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14112,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14112,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14112,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14112,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14107,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_topg_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14107

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     117
            Global    :      60
            Local     :      57
        Regenerable   :       6
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.73e+00 ~ 6.7%]
            Writes    :      26 [2.72e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_TOPG

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_TOPG) [281] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14115,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14120,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14120,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14120,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14120,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14120,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14120,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14120,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14120,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14115,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_topg_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14115

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     151
            Global    :      76
            Local     :      75
        Regenerable   :       6
        Spilled       :      29
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      31 [6.07e+00 ~ 6.1%]
            Writes    :      26 [2.07e+00 ~ 2.1%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_TOPG_STDEV

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_TOPG_STDEV) [282] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14123,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14128,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14128,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14128,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14128,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14128,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14128,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14123,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_topg_stdev_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14123

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     117
            Global    :      60
            Local     :      57
        Regenerable   :       6
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.73e+00 ~ 6.7%]
            Writes    :      26 [2.72e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_TOPG_STDEV

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_TOPG_STDEV) [283] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14131,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14136,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14136,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14136,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14136,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14136,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14136,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14136,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14136,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14131,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_topg_stdev_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14131

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     151
            Global    :      76
            Local     :      75
        Regenerable   :       6
        Spilled       :      29
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      31 [6.07e+00 ~ 6.1%]
            Writes    :      26 [2.07e+00 ~ 2.1%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_TOTAL_BMB_FLUX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_TOTAL_BMB_FLUX) [284] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14139,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14139,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_total_bmb_flux_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14139

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      11
            Global    :       0
            Local     :      11
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_TOTAL_BMB_FLUX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_TOTAL_BMB_FLUX) [285] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14147,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14147,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_total_bmb_flux_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14147

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      11
            Global    :       0
            Local     :      11
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_TOTAL_CALVING_FLUX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_TOTAL_CALVING_FLUX) [286] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14155,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14155,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_total_calving_flux_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14155

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      11
            Global    :       0
            Local     :      11
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_TOTAL_CALVING_FLUX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_TOTAL_CALVING_FLUX) [287] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14163,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14163,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_total_calving_flux_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14163

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      11
            Global    :       0
            Local     :      11
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_TOTAL_GL_FLUX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_TOTAL_GL_FLUX) [288] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14171,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14171,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_total_gl_flux_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14171

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      11
            Global    :       0
            Local     :      11
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_TOTAL_GL_FLUX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_TOTAL_GL_FLUX) [289] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14179,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14179,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_total_gl_flux_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14179

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      11
            Global    :       0
            Local     :      11
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_TOTAL_SMB_FLUX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_TOTAL_SMB_FLUX) [290] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14187,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14187,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_total_smb_flux_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14187

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      11
            Global    :       0
            Local     :      11
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_TOTAL_SMB_FLUX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_TOTAL_SMB_FLUX) [291] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14195,14)


    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14195,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_total_smb_flux_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14195

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :    3[ rax rsi rdi]
        
    Routine temporaries
        Total         :      11
            Global    :       0
            Local     :      11
        Regenerable   :       0
        Spilled       :       0
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_UBAS

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_UBAS) [292] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14203,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14208,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14208,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14208,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14203,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_ubas_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14203

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     105
            Global    :      46
            Local     :      59
        Regenerable   :       1
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.19e+00 ~ 9.2%]
            Writes    :      21 [3.48e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_UFLX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_UFLX) [293] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14211,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14216,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14216,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14216,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14211,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_uflx_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14211

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_UFLX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_UFLX) [294] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14219,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14224,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14224,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14224,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14224,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14219,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_uflx_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14219

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_UNSTAGBETA

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_UNSTAGBETA) [295] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14227,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14232,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14232,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14232,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14227,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_unstagbeta_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14227

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_UNSTAGBETA

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_UNSTAGBETA) [296] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14235,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14240,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14240,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14240,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14240,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14235,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_unstagbeta_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14235

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_USFC

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_USFC) [297] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14243,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14248,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14248,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14248,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14243,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_usfc_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14243

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     103
            Global    :      46
            Local     :      57
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     160 bytes*
            Reads     :      23 [9.17e+00 ~ 9.2%]
            Writes    :      20 [3.43e+00 ~ 3.4%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_USFC_OBS

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_USFC_OBS) [298] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14251,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14256,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14256,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14256,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14251,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_usfc_obs_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14251

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_USFC_OBS

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_USFC_OBS) [299] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14259,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14264,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14264,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14264,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14264,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14259,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_usfc_obs_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14259

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_USRF_OBS

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_USRF_OBS) [300] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14267,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14272,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14272,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14272,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14272,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14272,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14272,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14267,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_usrf_obs_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14267

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     117
            Global    :      60
            Local     :      57
        Regenerable   :       6
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.73e+00 ~ 6.7%]
            Writes    :      26 [2.72e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_USRF_OBS

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_USRF_OBS) [301] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14275,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14280,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14280,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14280,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14280,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14280,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14280,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14280,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14280,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14275,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_usrf_obs_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14275

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     151
            Global    :      76
            Local     :      75
        Regenerable   :       6
        Spilled       :      29
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      31 [6.07e+00 ~ 6.1%]
            Writes    :      26 [2.07e+00 ~ 2.1%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_USURF

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_USURF) [302] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14283,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14288,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14288,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14288,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14288,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14288,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14288,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14283,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_usurf_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14283

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     117
            Global    :      60
            Local     :      57
        Regenerable   :       6
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      29 [6.73e+00 ~ 6.7%]
            Writes    :      26 [2.72e+00 ~ 2.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_USURF

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_USURF) [303] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14291,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14296,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14296,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14296,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14296,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14296,5)
<Multiversioned v2>
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14296,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14296,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14296,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14291,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_usurf_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14291

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     151
            Global    :      76
            Local     :      75
        Regenerable   :       6
        Spilled       :      29
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     184 bytes*
            Reads     :      31 [6.07e+00 ~ 6.1%]
            Writes    :      26 [2.07e+00 ~ 2.1%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_UVEL_2D

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_UVEL_2D) [304] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14299,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14304,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14304,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14304,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14299,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_uvel_2d_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14299

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_UVEL_2D

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_UVEL_2D) [305] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14307,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14312,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14312,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14312,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14312,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14307,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_uvel_2d_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14307

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_UVEL_2D_EXTEND

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_UVEL_2D_EXTEND) [306] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14315,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14320,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14320,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14320,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14315,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_uvel_2d_extend_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14315

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_UVEL_2D_EXTEND

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_UVEL_2D_EXTEND) [307] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14323,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14328,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14328,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14328,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14328,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14323,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_uvel_2d_extend_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14323

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_UVEL_MEAN

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_UVEL_MEAN) [308] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14331,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14336,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14336,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14336,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14331,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_uvel_mean_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14331

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_UVEL_MEAN

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_UVEL_MEAN) [309] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14339,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14344,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14344,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14344,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14344,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14339,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_uvel_mean_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14339

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_VBAS

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_VBAS) [310] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14347,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14352,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14352,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14352,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14347,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_vbas_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14347

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     105
            Global    :      46
            Local     :      59
        Regenerable   :       1
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.19e+00 ~ 9.2%]
            Writes    :      21 [3.48e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_VELO_SFC_OBS

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_VELO_SFC_OBS) [311] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14355,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14360,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14360,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14360,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14355,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_velo_sfc_obs_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14355

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_VELO_SFC_OBS

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_VELO_SFC_OBS) [312] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14363,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14368,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14368,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14368,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14368,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14363,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_velo_sfc_obs_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14363

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_VFLX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_VFLX) [313] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14371,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14376,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14376,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14376,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14371,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_vflx_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14371

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_VFLX

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_VFLX) [314] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14379,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14384,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14384,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14384,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14384,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14379,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_vflx_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14379

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_VSFC

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_VSFC) [315] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14387,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14392,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14392,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14392,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14387,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_vsfc_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14387

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     103
            Global    :      46
            Local     :      57
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     160 bytes*
            Reads     :      23 [9.17e+00 ~ 9.2%]
            Writes    :      20 [3.43e+00 ~ 3.4%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_VSFC_OBS

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_VSFC_OBS) [316] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14395,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14400,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14400,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14400,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14395,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_vsfc_obs_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14395

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_VSFC_OBS

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_VSFC_OBS) [317] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14403,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14408,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14408,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14408,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14408,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14403,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_vsfc_obs_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14403

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_VVEL_2D

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_VVEL_2D) [318] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14411,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14416,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14416,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14416,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14411,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_vvel_2d_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14411

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_VVEL_2D

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_VVEL_2D) [319] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14419,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14424,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14424,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14424,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14424,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14419,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_vvel_2d_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14419

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_VVEL_2D_EXTEND

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_VVEL_2D_EXTEND) [320] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14427,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14432,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14432,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14432,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14427,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_vvel_2d_extend_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14427

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_VVEL_2D_EXTEND

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_VVEL_2D_EXTEND) [321] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14435,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14440,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14440,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14440,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14440,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14435,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_vvel_2d_extend_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14435

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_VVEL_MEAN

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_VVEL_MEAN) [322] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14443,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14448,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14448,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14448,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14443,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_vvel_mean_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14443

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :      91
            Global    :      47
            Local     :      44
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.30e+00 ~ 9.3%]
            Writes    :      21 [3.51e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_VVEL_MEAN

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_VVEL_MEAN) [323] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14451,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14456,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14456,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14456,5)
   <Remainder loop for vectorization>
      remark #15301: REMAINDER LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14456,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14451,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_vvel_mean_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14451

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     115
            Global    :      56
            Local     :      59
        Regenerable   :       1
        Spilled       :      28
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     176 bytes*
            Reads     :      28 [8.32e+00 ~ 8.3%]
            Writes    :      23 [2.97e+00 ~ 3.0%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_WARM_OCEAN_MASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_WARM_OCEAN_MASK) [324] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14459,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14464,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14464,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14464,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14464,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14464,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14464,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14459,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_warm_ocean_mask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14459

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      58
            Global    :      39
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.95e+00 ~ 7.0%]
            Writes    :       9 [1.72e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_SET_WARM_OCEAN_MASK

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_SET_WARM_OCEAN_MASK) [325] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14467,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14472,5)
<Multiversioned v1>
   remark #25233: Loop multiversioned for stride tests on Assumed shape arrays
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14472,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14472,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14472,5)
<Multiversioned v2>
   remark #15541: outer loop was not auto-vectorized: consider using SIMD directive

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14472,5)
      remark #15335: loop was not vectorized: vectorization possible but seems inefficient. Use vector always directive or -vec-threshold0 to override 
      remark #25439: unrolled with remainder by 2  
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14472,5)
   <Remainder>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14467,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_set_warm_ocean_mask_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14467

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   15[ rax rdx rcx rbx rsi rdi r8-r15 zmm0]
        
    Routine temporaries
        Total         :      61
            Global    :      42
            Local     :      19
        Regenerable   :       2
        Spilled       :      13
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :      72 bytes*
            Reads     :      11 [6.87e+00 ~ 6.9%]
            Writes    :       9 [1.70e+00 ~ 1.7%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_WBAS

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_WBAS) [326] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14475,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14480,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14480,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14480,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14475,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_wbas_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14475

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     105
            Global    :      46
            Local     :      59
        Regenerable   :       1
        Spilled       :      27
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     168 bytes*
            Reads     :      24 [9.19e+00 ~ 9.2%]
            Writes    :      21 [3.48e+00 ~ 3.5%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================

Begin optimization report for: GLIDE_IO::GLIDE_GET_WSFC

    Report from: Interprocedural optimizations [ipo]

INLINE REPORT: (GLIDE_IO::GLIDE_GET_WSFC) [327] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14483,14)


    Report from: Loop nest, Vector & Auto-parallelization optimizations [loop, vec, par]


LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14488,5)
   remark #15542: loop was not vectorized: inner loop was already vectorized

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14488,5)
      remark #15300: LOOP WAS VECTORIZED
   LOOP END

   LOOP BEGIN at /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14488,5)
   <Remainder loop for vectorization>
   LOOP END
LOOP END

    Report from: Code generation optimizations [cg]

/glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90(14483,14):remark #34051: REGISTER ALLOCATION : [glide_io_mp_glide_get_wsfc_] /glade/u/home/tvda/CISM/builds/derecho-intel/fortran_autogen_srcs/glide_io.F90:14483

    Hardware registers
        Reserved     :    2[ rsp rip]
        Available    :   39[ rax rdx rcx rbx rbp rsi rdi r8-r15 mm0-mm7 zmm0-zmm15]
        Callee-save  :    6[ rbx rbp r12-r15]
        Assigned     :   20[ rax rdx rcx rbx rsi rdi r8-r15 zmm0-zmm5]
        
    Routine temporaries
        Total         :     103
            Global    :      46
            Local     :      57
        Regenerable   :       1
        Spilled       :      26
        
    Routine stack
        Variables     :       0 bytes*
            Reads     :       0 [0.00e+00 ~ 0.0%]
            Writes    :       0 [0.00e+00 ~ 0.0%]
        Spills        :     160 bytes*
            Reads     :      23 [9.17e+00 ~ 9.2%]
            Writes    :      20 [3.43e+00 ~ 3.4%]
    
    Notes
    
        *Non-overlapping variables and spills may share stack space,
         so the total stack size might be less than this.
    

===========================================================================
