/*
 * Copyright (c) 2024 RIT Launch Initiative
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;
#include <st/f4/stm32f446Xe.dtsi>
#include <st/f4/stm32f446r(c-e)tx-pinctrl.dtsi>
#include <zephyr/dt-bindings/input/input-event-codes.h>

/ {
    model = "Potato";
    compatible = "st,stm32f446re-nucleo";

    zephyr,user {
        io-channels = <&adc 0>;
    };

    chosen {
        zephyr,sram = &sram0;
        zephyr,flash = &flash0;
        zephyr,console = &uart4;
        zephyr,shell-uart = &uart4;

        zephyr,uart-pipe = &uart5;

        storage = &w25q128;
        logfs = &lfs1;
    };

    leds: leds {
        compatible = "gpio-leds";

        led1: led1 {
            gpios = <&gpiob 0 GPIO_ACTIVE_HIGH>;
            label = "USER LED1 (not near stm)";
        };

        led2: led2 {
            gpios = <&gpiob 1 GPIO_ACTIVE_HIGH>;
            label = "USER LED2 (near stm)";
        };

    };

    fstab {
        compatible = "zephyr,fstab";

        lfs1: lfs1 {
            compatible = "zephyr,fstab,littlefs";
            mount-point = "/lfs";
            partition = <&external_storage_partition>;
            automount;

            read-size = <16>;
            prog-size = <16>;
            cache-size = <64>;
            lookahead-size = <32>;
            block-cycles = <(90 * 1000)>;
        };
    };

    aliases {
    };
};

&clk_lsi {
    status = "okay";
};

&clk_hsi {
    clock-frequency = <DT_FREQ_M(16)>;
    status = "okay";
};

&rcc {
    clocks = <&clk_hsi>;
    clock-frequency = <DT_FREQ_M(16)>;
    ahb-prescaler = <1>;
    apb1-prescaler = <2>;
    apb2-prescaler = <1>;
};

&uart4 {
    pinctrl-0 = <&uart4_tx_pa0 &uart4_rx_pa1>;
    pinctrl-names = "default";
    current-speed = <115200>;
    status = "okay";
};

&uart5 {
    pinctrl-0 = <&uart5_tx_pc12 &uart5_rx_pd2>;
    pinctrl-names = "default";
    current-speed = <115200>;
    status = "okay";

    modbus0 {
        compatible = "zephyr,modbus-serial";
        status = "okay";

        de-gpios = <&gpioc 10 GPIO_ACTIVE_LOW>;
        re-gpios = <&gpioc 11 GPIO_ACTIVE_LOW>;
    };
};

&spi1 {
    pinctrl-0 = <&spi1_sck_pa5 &spi1_miso_pa6 &spi1_mosi_pa7>;
    cs-gpios = <&gpioa 9 GPIO_ACTIVE_LOW>;

    pinctrl-names = "default";
    status = "okay";


    adc: mcp3561@0 {
        #io-channel-cells = <1>;
        #address-cells = <1>;
        #size-cells = <0>;

        status = "okay";
        compatible = "microchip,mcp356x";
        reg = <0>;
        device-address = <1>;
        clock-selection = "CLK_INTERNAL";
        prescale = "PRE_1";
        spi-max-frequency = <DT_FREQ_M(8)>; // pg. 12, Table 1.1 MAX 20MHz


        channel@0 {
            reg = <0>;
            zephyr,gain = "ADC_GAIN_1";
            zephyr,reference = "ADC_REF_INTERNAL";
            zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;

            zephyr,resolution = <24>;

            zephyr,input-positive = <0x0>;
            zephyr,input-negative = <0x1>;
        };
    };
};

&spi2 {
    pinctrl-0 = <&spi2_sck_pb10 &spi2_miso_pc2 &spi2_mosi_pc1>;
    cs-gpios = <&gpioc 0 GPIO_ACTIVE_LOW>;

    pinctrl-names = "default";
    status = "okay";

    w25q128: w25q128jv@0 {
        compatible = "jedec,spi-nor";
        reg = <0>;

        spi-max-frequency = <(10 * 1000 * 1000)>;
        size = <DT_SIZE_M(128)>;
        jedec-id = [ ef 40 18  ];

        has-dpd;
        t-enter-dpd = <(3 * 1000)>;
        t-exit-dpd = <(3 * 1000)>;

        partitions {
            compatible = "fixed-partitions";
            #address-cells = <1>;
            #size-cells = <1>;

            external_storage_partition: partition@0 {
                label = "w25q-storage";
                reg = <0 DT_SIZE_M(16)>;
            };
        };
    };
};

&i2c3 {
    pinctrl-0 = <&i2c3_scl_pa8 &i2c3_sda_pc9>;
    pinctrl-names = "default";
    status = "okay";
    clock-frequency = <I2C_BITRATE_FAST>;

    lps22hh: lps22hh@5d {
        status = "okay";
        compatible = "st,lps22hh";
        reg = <0x5d>;
        odr = <6>;

        drdy-gpios = <&gpioc 4 GPIO_ACTIVE_HIGH>;
    };
};

&rtc {
    clocks = <&rcc STM32_CLOCK_BUS_APB1 0x10000000>,
             <&rcc STM32_SRC_LSI RTC_SEL(2)>;
    status = "okay";
};

&backup_sram {
    status = "okay";
};

&flash0 {
    partitions {
        compatible = "fixed-partitions";
        #address-cells = <1>;
        #size-cells = <1>;

        boot_partition: partition@0 {
            label = "mcuboot";
            reg = <0x00000000 DT_SIZE_K(64)>;
            read-only;
        };

        /*
         * The flash starting at 0x00010000 and ending at
         * 0x0001ffff (sectors 16-31) is reserved for use
         * by the application.
         */
        storage_partition: partition@10000 {
            label = "storage";
            reg = <0x00010000 DT_SIZE_K(64)>;
        };

        slot0_partition: partition@20000 {
            label = "image-0";
            reg = <0x00020000 DT_SIZE_K(128)>;
        };

        slot1_partition: partition@40000 {
            label = "image-1";
            reg = <0x00040000 DT_SIZE_K(128)>;
        };

        scratch_partition: partition@60000 {
            label = "image-scratch";
            reg = <0x00060000 DT_SIZE_K(128)>;
        };
    };
};
