Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[13:23:38.041378] Configured Lic search path (21.01-s002): /uusoc/facility/cad_tools/Cadence/common_license:/uusoc/facility/cad_tools/Mentor/common_license

Version: 21.15-s080_1, built Fri Sep 23 11:57:55 PDT 2022
Options: -files synthesis.tcl 
Date:    Tue Nov 04 13:23:38 2025
Host:    lab1-20.eng.utah.edu (x86_64 w/Linux 4.18.0-553.78.1.el8_10.x86_64) (8cores*16cpus*1physical cpu*Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz 16384KB) (65789896KB)
PID:     2979978
OS:      Red Hat Enterprise Linux release 8.10 (Ootpa)


[13:23:38.152963] Periodic Lic check successful
[13:23:38.152968] Feature usage summary:
[13:23:38.152968] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...Using chipware dir from user defined $CW_DIR environment variable set to /uusoc/facility/cad_tools/Cadence/GENUS211/tools.lnx86/lib/chipware
Using chipware simulation model dir from user defined $CW_DIR_SIM environment variable set to /uusoc/facility/cad_tools/Cadence/GENUS211/tools.lnx86/lib/chipware/sim

Finished loading tool scripts (6 seconds elapsed).

#@ Processing -files option
@genus 1> source synthesis.tcl
#@ Begin verbose source ./synthesis.tcl
@file(synthesis.tcl) 3: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
cpu MHz		: 4372.594
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 4598.058
cpu MHz		: 3213.796
cpu MHz		: 2900.000
cpu MHz		: 2900.000
cpu MHz		: 4153.235
cpu MHz		: 2900.000
cpu MHz		: 4633.672
cpu MHz		: 2900.000
cpu MHz		: 2900.000
@file(synthesis.tcl) 8: puts "Hostname : [info hostname]"
Hostname : lab1-20.eng.utah.edu
@file(synthesis.tcl) 15: set DESIGN TopModule
@file(synthesis.tcl) 16: set GEN_EFF medium
@file(synthesis.tcl) 17: set MAP_OPT_EFF high
@file(synthesis.tcl) 18: set DATE [clock format [clock seconds] -format "%b%d-%T"] 
@file(synthesis.tcl) 19: set _OUTPUTS_PATH outputs_${DATE}
@file(synthesis.tcl) 20: set _REPORTS_PATH reports_${DATE}
@file(synthesis.tcl) 21: set _LOG_PATH logs_${DATE}
@file(synthesis.tcl) 23: set_db / .init_lib_search_path {. ./lib} 
  Setting attribute of root '/': 'init_lib_search_path' = . ./lib
@file(synthesis.tcl) 24: set_db / .script_search_path {. <path>} 
  Setting attribute of root '/': 'script_search_path' = . <path>
@file(synthesis.tcl) 25: set_db / .init_hdl_search_path {. ./rtl} 
  Setting attribute of root '/': 'init_hdl_search_path' = . ./rtl
@file(synthesis.tcl) 34: set_db / .information_level 7 
  Setting attribute of root '/': 'information_level' = 7
@file(synthesis.tcl) 41: read_libs {
  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib \
  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_tt_nldm.lib \
  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib
}

Threads Configured:8
            Reading file '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib'
            Reading file '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_tt_nldm.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sclib_tsmc180_ss' and 'sclib_tsmc180_tt'.
        : This is a common source of delay calculation confusion and should be avoided.
            Reading file '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib'
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'sclib_tsmc180_ss' and 'sclib_tsmc180_ff'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'sclib_tsmc180_ss_nldm.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sclib_tsmc180_tt_nldm.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.980000, -40.000000) in library 'sclib_tsmc180_ff_nldm.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/AND2X1 and sclib_tsmc180_tt/AND2X1).  Deleting (sclib_tsmc180_tt/AND2X1).
        : Library cell names must be unique.  Any duplicates will be deleted.  Only the first (as determined by the order of libraries) will be retained.
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/ANTENNA and sclib_tsmc180_tt/ANTENNA).  Deleting (sclib_tsmc180_tt/ANTENNA).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/BUFX1 and sclib_tsmc180_tt/BUFX1).  Deleting (sclib_tsmc180_tt/BUFX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/DFFQBX1 and sclib_tsmc180_tt/DFFQBX1).  Deleting (sclib_tsmc180_tt/DFFQBX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/DFFQQBX1 and sclib_tsmc180_tt/DFFQQBX1).  Deleting (sclib_tsmc180_tt/DFFQQBX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/DFFQSRX1 and sclib_tsmc180_tt/DFFQSRX1).  Deleting (sclib_tsmc180_tt/DFFQSRX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/DFFQX1 and sclib_tsmc180_tt/DFFQX1).  Deleting (sclib_tsmc180_tt/DFFQX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/INVX1 and sclib_tsmc180_tt/INVX1).  Deleting (sclib_tsmc180_tt/INVX1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/INVX16 and sclib_tsmc180_tt/INVX16).  Deleting (sclib_tsmc180_tt/INVX16).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/INVX2 and sclib_tsmc180_tt/INVX2).  Deleting (sclib_tsmc180_tt/INVX2).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/INVX32 and sclib_tsmc180_tt/INVX32).  Deleting (sclib_tsmc180_tt/INVX32).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/INVX4 and sclib_tsmc180_tt/INVX4).  Deleting (sclib_tsmc180_tt/INVX4).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/INVX8 and sclib_tsmc180_tt/INVX8).  Deleting (sclib_tsmc180_tt/INVX8).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/MUX2X1 and sclib_tsmc180_tt/MUX2X1).  Deleting (sclib_tsmc180_tt/MUX2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/NAND2X1 and sclib_tsmc180_tt/NAND2X1).  Deleting (sclib_tsmc180_tt/NAND2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/NAND3X1 and sclib_tsmc180_tt/NAND3X1).  Deleting (sclib_tsmc180_tt/NAND3X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/NOR2X1 and sclib_tsmc180_tt/NOR2X1).  Deleting (sclib_tsmc180_tt/NOR2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/OR2X1 and sclib_tsmc180_tt/OR2X1).  Deleting (sclib_tsmc180_tt/OR2X1).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/TIE0 and sclib_tsmc180_tt/TIE0).  Deleting (sclib_tsmc180_tt/TIE0).
Warning : Multiply-defined library cell. [LBR-22]
        : Library-cell name collision (sclib_tsmc180_ss/TIE1 and sclib_tsmc180_tt/TIE1).  Deleting (sclib_tsmc180_tt/TIE1).
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-22'.
@file(synthesis.tcl) 46: read_physical -lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

Warning : None of the loaded LEF files have MACRO statements. [PHYS-20]
        : Make sure the LEF file containing MACRO statement was not missed.
        : The LEF file containing the cell specific information was not loaded. The LEF MACRO construct is used to set the physical data on cells in the timing library. It is likely that only the technology LEF file was loaded. Load all the associated LEF files.
@file(synthesis.tcl) 48: set_db / .cap_table_file /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable 

  According to cap_table_file, there are total 6 routing layers [ V(3) / H(3) ]

  Setting attribute of root '/': 'cap_table_file' = /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable
@file(synthesis.tcl) 55: set_db / .lp_insert_clock_gating false
  Setting attribute of root '/': 'lp_insert_clock_gating' = false
@file(synthesis.tcl) 62: read_hdl {
  /home/u1419358/des-project/modelsim/RTL/PC1.v \
  /home/u1419358/des-project/modelsim/RTL/PC2.v \
  /home/u1419358/des-project/modelsim/RTL/left_shift.v \
  /home/u1419358/des-project/modelsim/RTL/expansion.v \
  /home/u1419358/des-project/modelsim/RTL/f_func.v \
  /home/u1419358/des-project/modelsim/RTL/Initial_Permutation.v \
  /home/u1419358/des-project/modelsim/RTL/Final_Permutation.v \
  /home/u1419358/des-project/modelsim/RTL/pbox.v \
  /home/u1419358/des-project/modelsim/RTL/sbox.v \
  /home/u1419358/des-project/modelsim/RTL/sbox_array.v \
  /home/u1419358/des-project/modelsim/RTL/SPI.v \
  /home/u1419358/des-project/modelsim/RTL/key_schedule.v \
  /home/u1419358/des-project/modelsim/RTL/Control_State_Machine.v \
  /home/u1419358/des-project/modelsim/RTL/TopModule.v 
}
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/PC1.v'
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/PC2.v'
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/left_shift.v'
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/expansion.v'
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/f_func.v'
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/Initial_Permutation.v'
    localparam [6:0] IP_table [0:63] = '{
                                     |
Error   : SystemVerilog feature. [VLOGPT-9] [read_hdl]
        : Unpacked parameter range in file '/home/u1419358/des-project/modelsim/RTL/Initial_Permutation.v' on line 8, column 38.
        : The design must be read in with 'read_hdl -sv'.
    localparam [6:0] IP_table [0:63] = '{
                                     |
Error   : Invalid based number. [VLOGPT-17] [read_hdl]
        : Numeric string ''' in file '/home/u1419358/des-project/modelsim/RTL/Initial_Permutation.v' on line 8, column 38.
        : A based number may be a binary 'b, octal 'o, hex 'h, or decimal 'd based number.
    localparam [6:0] IP_table [0:63] = '{
                                        |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : in file '/home/u1419358/des-project/modelsim/RTL/Initial_Permutation.v' on line 8, column 41.
        : Invalid Verilog syntax is parsed, or unsupported Verilog syntax is encountered.
        7'd58, 7'd50, 7'd42, 7'd34, 7'd26, 7'd18, 7'd10, 7'd2,
        |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token ';', found 'number' in file '/home/u1419358/des-project/modelsim/RTL/Initial_Permutation.v' on line 9, column 9.
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/Final_Permutation.v'
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/pbox.v'
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/sbox.v'
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/sbox_array.v'
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/SPI.v'
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/key_schedule.v'
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/Control_State_Machine.v'
            Reading Verilog file '/home/u1419358/des-project/modelsim/RTL/TopModule.v'
#@ End verbose source ./synthesis.tcl
1
Encountered problems processing file: synthesis.tcl
WARNING: This version of the tool is 1138 days old.
@genus:root: 2> genus -f synthesis.tcl
