<?xml version="1.0"?>
<technology>
  <library>
    <name>STD_FU</name>
    
    <cell>
      <name>clock_time</name>
      <operation operation_name="clock_time" bounded="1" cycles="1" />
      <circuit>
        <component_o id="clock_time">
          <description>This component is part of the XVC Microsever</description>
          <copyright>Copyright (C) 2016 IFIN-HH</copyright>  
          <authors>Michele Renda &lt;michele.renda@cern.ch&gt;</authors> 
          <license>GPLv3</license>
          <structural_type_descriptor id_type="clock_time"/>
          
          <port_o id="clock" dir="IN" is_clock="1">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
		  <port_o id="reset" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="start_port" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="done_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="return_port" dir="OUT">
            <structural_type_descriptor type="UINT" size="32"/>
            <connected_objects/>
          </port_o>
          <NP_functionality LIBRARY="clock-arch" VERILOG_FILE_PROVIDED="clock-arch.v"/>
        </component_o>
      </circuit>
    </cell>
    
    <cell>
      <name>next_crc32_d8</name>
      <operation operation_name="next_crc32_d8" bounded="1" cycles="1" />
      <circuit>
        <component_o id="next_crc32_d8">
          <description>This component is part of the XVC Microsever</description>
          <copyright>Copyright (C) 2016 IFIN-HH</copyright>  
          <authors>Michele Renda &lt;michele.renda@cern.ch&gt;</authors> 
          <license>GPLv3</license>
          <structural_type_descriptor id_type="next_crc32_d8"/>
          
          <port_o id="clock" dir="IN" is_clock="1">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
		  <port_o id="reset" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="start_port" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="done_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="data" dir="IN">
            <structural_type_descriptor type="UINT" size="8"/>
            <connected_objects/>
          </port_o>
          <port_o id="crc" dir="IN">
            <structural_type_descriptor type="UINT" size="32"/>
            <connected_objects/>
          </port_o>
          <port_o id="return_port" dir="OUT">
            <structural_type_descriptor type="UINT" size="32"/>
            <connected_objects/>
          </port_o>
          <NP_functionality LIBRARY="microserver" VERILOG_FILE_PROVIDED="microserver.v"/>
        </component_o>
      </circuit>
    </cell>
    
    <!--<cell>
      <name>wrte_buffer</name>
      <operation operation_name="wrte_buffer" bounded="1" cycles="1" execution_time="1.2"/>
      <circuit>
        <component_o id="wrte_buffer">
          <description>This component is part of the XVC Microsever</description>
          <copyright>Copyright (C) 2016 IFIN-HH</copyright>  
          <authors>Michele Renda &lt;michele.renda@cern.ch&gt;</authors> 
          <license>GPLv3</license>
          <structural_type_descriptor id_type="wrte_buffer"/>
          
          <port_o id="clock" dir="IN" is_clock="1">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
		  <port_o id="reset" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="start_port" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="done_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="return_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="value" dir="IN">
            <structural_type_descriptor type="UINT" size="8"/>
            <connected_objects/>
          </port_o>
          <NP_functionality LIBRARY="driver " VERILOG_FILE_PROVIDED="driver.v"/>
        </component_o>
      </circuit>
    </cell>
    
    <cell>
      <name>wrte_buffer_next</name>
      <operation operation_name="wrte_buffer_next" bounded="1" cycles="1" execution_time="1.2"/>
      <circuit>
        <component_o id="wrte_buffer_next">
          <description>This component is part of the XVC Microsever</description>
          <copyright>Copyright (C) 2016 IFIN-HH</copyright>  
          <authors>Michele Renda &lt;michele.renda@cern.ch&gt;</authors> 
          <license>GPLv3</license>
          <structural_type_descriptor id_type="wrte_buffer_next"/>
          
          <port_o id="clock" dir="IN" is_clock="1">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
		  <port_o id="reset" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="start_port" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="done_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="return_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <NP_functionality LIBRARY="driver " VERILOG_FILE_PROVIDED="driver.v"/>
        </component_o>
      </circuit>
    </cell>
    
    <cell>
      <name>wrte_buffer_len</name>
      <operation operation_name="wrte_buffer_len" bounded="1" cycles="1" execution_time="1.2"/>
      <circuit>
        <component_o id="wrte_buffer_len">
          <description>This component is part of the XVC Microsever</description>
          <copyright>Copyright (C) 2016 IFIN-HH</copyright>  
          <authors>Michele Renda &lt;michele.renda@cern.ch&gt;</authors> 
          <license>GPLv3</license>
          <structural_type_descriptor id_type="wrte_buffer_len"/>
          
          <port_o id="clock" dir="IN" is_clock="1">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
		  <port_o id="reset" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="start_port" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="done_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="return_port" dir="OUT">
            <structural_type_descriptor type="UINT" size="16"/>
            <connected_objects/>
          </port_o>
          <NP_functionality LIBRARY="driver " VERILOG_FILE_PROVIDED="driver.v"/>
        </component_o>
      </circuit>
    </cell>    
    
    <cell>
      <name>read_buffer</name>
      <operation operation_name="read_buffer" bounded="1" cycles="1" execution_time="1.2"/>
      <circuit>
        <component_o id="read_buffer">
          <description>This component is part of the XVC Microsever</description>
          <copyright>Copyright (C) 2016 IFIN-HH</copyright>  
          <authors>Michele Renda &lt;michele.renda@cern.ch&gt;</authors> 
          <license>GPLv3</license>
          <structural_type_descriptor id_type="read_buffer"/>
          
          <port_o id="clock" dir="IN" is_clock="1">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
		  <port_o id="reset" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="start_port" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="done_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="return_port" dir="OUT">
            <structural_type_descriptor type="UINT" size="8"/>
            <connected_objects/>
          </port_o>
          <NP_functionality LIBRARY="driver " VERILOG_FILE_PROVIDED="driver.v"/>
        </component_o>
      </circuit>
    </cell>
    
    <cell>
      <name>read_buffer_next</name>
      <operation operation_name="read_buffer_next" bounded="1" cycles="1" execution_time="1.2"/>
      <circuit>
        <component_o id="read_buffer_next">
          <description>This component is part of the XVC Microsever</description>
          <copyright>Copyright (C) 2016 IFIN-HH</copyright>  
          <authors>Michele Renda &lt;michele.renda@cern.ch&gt;</authors> 
          <license>GPLv3</license>
          <structural_type_descriptor id_type="read_buffer_next"/>
          
          <port_o id="clock" dir="IN" is_clock="1">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
		  <port_o id="reset" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="start_port" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="done_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="return_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <NP_functionality LIBRARY="driver " VERILOG_FILE_PROVIDED="driver.v"/>
        </component_o>
      </circuit>
    </cell>
    
    <cell>
      <name>read_buffer_len</name>
      <operation operation_name="read_buffer_len" bounded="1" cycles="1" execution_time="1.2"/>
      <circuit>
        <component_o id="read_buffer_len">
          <description>This component is part of the XVC Microsever</description>
          <copyright>Copyright (C) 2016 IFIN-HH</copyright>  
          <authors>Michele Renda &lt;michele.renda@cern.ch&gt;</authors> 
          <license>GPLv3</license>
          <structural_type_descriptor id_type="read_buffer_len"/>
          
          <port_o id="clock" dir="IN" is_clock="1">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
		  <port_o id="reset" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="start_port" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="done_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="return_port" dir="OUT">
            <structural_type_descriptor type="UINT" size="16"/>
            <connected_objects/>
          </port_o>
          <NP_functionality LIBRARY="driver " VERILOG_FILE_PROVIDED="driver.v"/>
        </component_o>
      </circuit>
    </cell>
    
     <cell>
      <name>recv_buffer</name>
      <operation operation_name="recv_buffer" bounded="1" cycles="1" execution_time="1.2"/>
      <circuit>
        <component_o id="recv_buffer">
          <description>This component is part of the XVC Microsever</description>
          <copyright>Copyright (C) 2016 IFIN-HH</copyright>  
          <authors>Michele Renda &lt;michele.renda@cern.ch&gt;</authors> 
          <license>GPLv3</license>
          <structural_type_descriptor id_type="recv_buffer"/>
          
          <port_o id="clock" dir="IN" is_clock="1">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
		  <port_o id="reset" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="start_port" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="done_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="return_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="value" dir="IN">
            <structural_type_descriptor type="UINT" size="8"/>
            <connected_objects/>
          </port_o>
          <NP_functionality LIBRARY="driver " VERILOG_FILE_PROVIDED="driver.v"/>
        </component_o>
      </circuit>
    </cell>
    
    <cell>
      <name>recv_buffer_next</name>
      <operation operation_name="recv_buffer_next" bounded="1" cycles="1" execution_time="1.2"/>
      <circuit>
        <component_o id="recv_buffer_next">
          <description>This component is part of the XVC Microsever</description>
          <copyright>Copyright (C) 2016 IFIN-HH</copyright>  
          <authors>Michele Renda &lt;michele.renda@cern.ch&gt;</authors> 
          <license>GPLv3</license>
          <structural_type_descriptor id_type="recv_buffer_next"/>
          
          <port_o id="clock" dir="IN" is_clock="1">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
		  <port_o id="reset" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="start_port" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="done_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="return_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <NP_functionality LIBRARY="driver " VERILOG_FILE_PROVIDED="driver.v"/>
        </component_o>
      </circuit>
    </cell>
    
    <cell>
      <name>recv_buffer_len</name>
      <operation operation_name="recv_buffer_len" bounded="1" cycles="1" execution_time="1.2"/>
      <circuit>
        <component_o id="recv_buffer_len">
          <description>This component is part of the XVC Microsever</description>
          <copyright>Copyright (C) 2016 IFIN-HH</copyright>  
          <authors>Michele Renda &lt;michele.renda@cern.ch&gt;</authors> 
          <license>GPLv3</license>
          <structural_type_descriptor id_type="recv_buffer_len"/>
          
          <port_o id="clock" dir="IN" is_clock="1">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
		  <port_o id="reset" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="start_port" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="done_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="return_port" dir="OUT">
            <structural_type_descriptor type="UINT" size="16"/>
            <connected_objects/>
          </port_o>
          <NP_functionality LIBRARY="driver " VERILOG_FILE_PROVIDED="driver.v"/>
        </component_o>
      </circuit>
    </cell>    
    
    <cell>
      <name>send_buffer</name>
      <operation operation_name="send_buffer" bounded="1" cycles="1" execution_time="1.2"/>
      <circuit>
        <component_o id="send_buffer">
          <description>This component is part of the XVC Microsever</description>
          <copyright>Copyright (C) 2016 IFIN-HH</copyright>  
          <authors>Michele Renda &lt;michele.renda@cern.ch&gt;</authors> 
          <license>GPLv3</license>
          <structural_type_descriptor id_type="send_buffer"/>
          
          <port_o id="clock" dir="IN" is_clock="1">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
		  <port_o id="reset" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="start_port" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="done_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="return_port" dir="OUT">
            <structural_type_descriptor type="UINT" size="8"/>
            <connected_objects/>
          </port_o>
          <NP_functionality LIBRARY="driver " VERILOG_FILE_PROVIDED="driver.v"/>
        </component_o>
      </circuit>
    </cell>
    
    <cell>
      <name>send_buffer_next</name>
      <operation operation_name="send_buffer_next" bounded="1" cycles="1" execution_time="1.2"/>
      <circuit>
        <component_o id="send_buffer_next">
          <description>This component is part of the XVC Microsever</description>
          <copyright>Copyright (C) 2016 IFIN-HH</copyright>  
          <authors>Michele Renda &lt;michele.renda@cern.ch&gt;</authors> 
          <license>GPLv3</license>
          <structural_type_descriptor id_type="send_buffer_next"/>
          
          <port_o id="clock" dir="IN" is_clock="1">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
		  <port_o id="reset" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="start_port" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="done_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="return_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <NP_functionality LIBRARY="driver " VERILOG_FILE_PROVIDED="driver.v"/>
        </component_o>
      </circuit>
    </cell>
    
    <cell>
      <name>send_buffer_len</name>
      <operation operation_name="send_buffer_len" bounded="1" cycles="1" execution_time="1.2"/>
      <circuit>
        <component_o id="send_buffer_len">
          <description>This component is part of the XVC Microsever</description>
          <copyright>Copyright (C) 2016 IFIN-HH</copyright>  
          <authors>Michele Renda &lt;michele.renda@cern.ch&gt;</authors> 
          <license>GPLv3</license>
          <structural_type_descriptor id_type="send_buffer_len"/>
          
          <port_o id="clock" dir="IN" is_clock="1">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
		  <port_o id="reset" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          <port_o id="start_port" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="done_port" dir="OUT">
            <structural_type_descriptor type="BOOL" size="1"/>
            <connected_objects/>
          </port_o>
          <port_o id="return_port" dir="OUT">
            <structural_type_descriptor type="UINT" size="16"/>
            <connected_objects/>
          </port_o>
          <NP_functionality LIBRARY="driver " VERILOG_FILE_PROVIDED="driver.v"/>
        </component_o>
      </circuit>
    </cell>
        
    
   
    <cell>
      <name>gig_eth_pcs_pma</name>
      <operation operation_name="gig_eth_pcs_pma" bounded="1" cycles="1" />
      <circuit>
        <component_o id="gig_eth_pcs_pma">
          <description>This component is part of the XVC Microsever</description>
          <copyright>Copyright (C) 2016 IFIN-HH</copyright>  
          <authors>Michele Renda &lt;michele.renda@cern.ch&gt;</authors> 
          <license>GPLv3</license>
          <structural_type_descriptor id_type="gig_eth_pcs_pma"/>
          
          <port_o id="clock" dir="IN" is_clock="1">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
		  <port_o id="reset" dir="IN">
            <structural_type_descriptor type="BOOL" size="1"/>
          </port_o>
          
          <NP_functionality LIBRARY="driver " VERILOG_FILE_PROVIDED="driver.v"/>
        </component_o>
      </circuit>
    </cell>-->
    
    
  </library>
</technology>
