{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709215907276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709215907276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 29 09:11:47 2024 " "Processing started: Thu Feb 29 09:11:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709215907276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1709215907276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase1SRC_2 -c Phase1SRC_2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1SRC_2 -c Phase1SRC_2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1709215907276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1709215908466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1709215908466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/sub_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/sub_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_tb " "Found entity 1: sub_tb" {  } { { "Testbenches/sub_tb.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/Testbenches/sub_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/shra_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/shra_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_tb " "Found entity 1: shra_tb" {  } { { "Testbenches/shra_tb.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/Testbenches/shra_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/shr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/shr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_tb " "Found entity 1: shr_tb" {  } { { "Testbenches/shr_tb.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/Testbenches/shr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/shl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/shl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_tb " "Found entity 1: shl_tb" {  } { { "Testbenches/shl_tb.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/Testbenches/shl_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_tb " "Found entity 1: ror_tb" {  } { { "Testbenches/ror_tb.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/Testbenches/ror_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/rol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/rol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_tb " "Found entity 1: rol_tb" {  } { { "Testbenches/rol_tb.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/Testbenches/rol_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_tb " "Found entity 1: or_tb" {  } { { "Testbenches/or_tb.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/Testbenches/or_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_tb " "Found entity 1: not_tb" {  } { { "Testbenches/not_tb.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/Testbenches/not_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/neg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/neg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_tb " "Found entity 1: neg_tb" {  } { { "Testbenches/neg_tb.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/Testbenches/neg_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918330 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 mul_tb.v(127) " "Verilog HDL Expression warning at mul_tb.v(127): truncated literal to match 32 bits" {  } { { "Testbenches/mul_tb.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/Testbenches/mul_tb.v" 127 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1709215918337 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 mul_tb.v(136) " "Verilog HDL Expression warning at mul_tb.v(136): truncated literal to match 32 bits" {  } { { "Testbenches/mul_tb.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/Testbenches/mul_tb.v" 136 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1709215918338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_tb " "Found entity 1: mul_tb" {  } { { "Testbenches/mul_tb.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/Testbenches/mul_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_tb " "Found entity 1: div_tb" {  } { { "Testbenches/div_tb.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/Testbenches/div_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/add_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_tb " "Found entity 1: add_tb" {  } { { "Testbenches/add_tb.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/Testbenches/add_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "Testbenches/and_tb.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/Testbenches/and_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/b_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/b_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 b_cell " "Found entity 1: b_cell" {  } { { "ALU/b_cell.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/b_cell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg/register_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file reg/register_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_gen " "Found entity 1: register_gen" {  } { { "REG/register_gen.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/REG/register_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus/mux_32_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file bus/mux_32_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_to_1 " "Found entity 1: mux_32_to_1" {  } { { "BUS/mux_32_to_1.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/BUS/mux_32_to_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus/mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file bus/mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "BUS/mux_2_to_1.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/BUS/mux_2_to_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus/encoder_32_to_5.v 1 1 " "Found 1 design units, including 1 entities, in source file bus/encoder_32_to_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_to_5 " "Found entity 1: encoder_32_to_5" {  } { { "BUS/encoder_32_to_5.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/BUS/encoder_32_to_5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file bus/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "BUS/Datapath.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/BUS/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sub_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/sub_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_op " "Found entity 1: sub_op" {  } { { "ALU/sub_op.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/sub_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shra_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/shra_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_op " "Found entity 1: shra_op" {  } { { "ALU/shra_op.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/shra_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shr_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/shr_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_op " "Found entity 1: shr_op" {  } { { "ALU/shr_op.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/shr_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shl_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/shl_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_op " "Found entity 1: shl_op" {  } { { "ALU/shl_op.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/shl_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/ror_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/ror_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_op " "Found entity 1: ror_op" {  } { { "ALU/ror_op.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/ror_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/rol_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/rol_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_op " "Found entity 1: rol_op" {  } { { "ALU/rol_op.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/rol_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/or_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/or_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_op " "Found entity 1: or_op" {  } { { "ALU/or_op.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/or_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/not_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/not_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_op " "Found entity 1: not_op" {  } { { "ALU/not_op.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/not_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/neg_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/neg_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_op " "Found entity 1: neg_op" {  } { { "ALU/neg_op.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/neg_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mul_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/mul_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_op " "Found entity 1: mul_op" {  } { { "ALU/mul_op.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/mul_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918543 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "div_op.v(13) " "Verilog HDL warning at div_op.v(13): extended using \"x\" or \"z\"" {  } { { "ALU/div_op.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/div_op.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1709215918550 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "div_op.v(14) " "Verilog HDL warning at div_op.v(14): extended using \"x\" or \"z\"" {  } { { "ALU/div_op.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/div_op.v" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1709215918550 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div_op.v(12) " "Verilog HDL information at div_op.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "ALU/div_op.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/div_op.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709215918551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/div_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/div_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_op " "Found entity 1: div_op" {  } { { "ALU/div_op.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/div_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/and_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/and_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_op " "Found entity 1: and_op" {  } { { "ALU/and_op.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/and_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU/alu.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/add_op.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/add_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_op " "Found entity 1: add_op" {  } { { "ALU/add_op.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/add_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/reg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/reg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_tb " "Found entity 1: reg_tb" {  } { { "Testbenches/reg_tb.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/Testbenches/reg_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg/incpc.v 1 1 " "Found 1 design units, including 1 entities, in source file reg/incpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 IncPC " "Found entity 1: IncPC" {  } { { "REG/IncPC.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/REG/IncPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709215918612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709215918612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1709215918700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_gen register_gen:R0 " "Elaborating entity \"register_gen\" for hierarchy \"register_gen:R0\"" {  } { { "BUS/Datapath.v" "R0" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/BUS/Datapath.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709215918709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 mux_2_to_1:MDRMux " "Elaborating entity \"mux_2_to_1\" for hierarchy \"mux_2_to_1:MDRMux\"" {  } { { "BUS/Datapath.v" "MDRMux" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/BUS/Datapath.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709215918764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_to_5 encoder_32_to_5:BusEncoder " "Elaborating entity \"encoder_32_to_5\" for hierarchy \"encoder_32_to_5:BusEncoder\"" {  } { { "BUS/Datapath.v" "BusEncoder" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/BUS/Datapath.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709215918771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_to_1 mux_32_to_1:BusMux " "Elaborating entity \"mux_32_to_1\" for hierarchy \"mux_32_to_1:BusMux\"" {  } { { "BUS/Datapath.v" "BusMux" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/BUS/Datapath.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709215918776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "BUS/Datapath.v" "ALU" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/BUS/Datapath.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709215918784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IncPC alu:ALU\|IncPC:pc_inc " "Elaborating entity \"IncPC\" for hierarchy \"alu:ALU\|IncPC:pc_inc\"" {  } { { "ALU/alu.v" "pc_inc" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/alu.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709215918793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_op alu:ALU\|add_op:add " "Elaborating entity \"add_op\" for hierarchy \"alu:ALU\|add_op:add\"" {  } { { "ALU/alu.v" "add" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/alu.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709215918799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b_cell alu:ALU\|add_op:add\|b_cell:gen_sum\[0\].b_cell_i " "Elaborating entity \"b_cell\" for hierarchy \"alu:ALU\|add_op:add\|b_cell:gen_sum\[0\].b_cell_i\"" {  } { { "ALU/add_op.v" "gen_sum\[0\].b_cell_i" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/add_op.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709215918804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_op alu:ALU\|sub_op:sub " "Elaborating entity \"sub_op\" for hierarchy \"alu:ALU\|sub_op:sub\"" {  } { { "ALU/alu.v" "sub" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/alu.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709215918872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_op alu:ALU\|mul_op:dul " "Elaborating entity \"mul_op\" for hierarchy \"alu:ALU\|mul_op:dul\"" {  } { { "ALU/alu.v" "dul" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/alu.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709215918945 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_op.v(22) " "Verilog HDL Case Statement warning at mul_op.v(22): case item expression never matches the case expression" {  } { { "ALU/mul_op.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/mul_op.v" 22 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1709215918950 "|Datapath|alu:ALU|mul_op:dul"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_op.v(23) " "Verilog HDL Case Statement warning at mul_op.v(23): case item expression never matches the case expression" {  } { { "ALU/mul_op.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/mul_op.v" 23 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1709215918951 "|Datapath|alu:ALU|mul_op:dul"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_op.v(25) " "Verilog HDL Case Statement warning at mul_op.v(25): case item expression never matches the case expression" {  } { { "ALU/mul_op.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/mul_op.v" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1709215918951 "|Datapath|alu:ALU|mul_op:dul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 64 mul_op.v(30) " "Verilog HDL assignment warning at mul_op.v(30): truncated value with size 66 to match size of target (64)" {  } { { "ALU/mul_op.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/mul_op.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1709215918951 "|Datapath|alu:ALU|mul_op:dul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_op alu:ALU\|div_op:div " "Elaborating entity \"div_op\" for hierarchy \"alu:ALU\|div_op:div\"" {  } { { "ALU/alu.v" "div" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/alu.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709215918955 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "M div_op.v(12) " "Verilog HDL Always Construct warning at div_op.v(12): inferring latch(es) for variable \"M\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/div_op.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/div_op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709215918960 "|Datapath|alu:ALU|div_op:div"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "combined div_op.v(12) " "Verilog HDL Always Construct warning at div_op.v(12): inferring latch(es) for variable \"combined\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/div_op.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/div_op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709215918960 "|Datapath|alu:ALU|div_op:div"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negative div_op.v(12) " "Verilog HDL Always Construct warning at div_op.v(12): inferring latch(es) for variable \"negative\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/div_op.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/div_op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709215918960 "|Datapath|alu:ALU|div_op:div"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "subtract div_op.v(12) " "Verilog HDL Always Construct warning at div_op.v(12): inferring latch(es) for variable \"subtract\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/div_op.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/div_op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709215918960 "|Datapath|alu:ALU|div_op:div"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i div_op.v(12) " "Verilog HDL Always Construct warning at div_op.v(12): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/div_op.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/div_op.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709215918960 "|Datapath|alu:ALU|div_op:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shr_op alu:ALU\|shr_op:shr " "Elaborating entity \"shr_op\" for hierarchy \"alu:ALU\|shr_op:shr\"" {  } { { "ALU/alu.v" "shr" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/alu.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709215918964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shra_op alu:ALU\|shra_op:shra " "Elaborating entity \"shra_op\" for hierarchy \"alu:ALU\|shra_op:shra\"" {  } { { "ALU/alu.v" "shra" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/alu.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709215918970 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "shra_op.v(6) " "Verilog HDL warning at shra_op.v(6): converting signed shift amount to unsigned" {  } { { "ALU/shra_op.v" "" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/shra_op.v" 6 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Design Software" 0 -1 1709215918971 "|Datapath|alu:ALU|shra_op:shra"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl_op alu:ALU\|shl_op:shl " "Elaborating entity \"shl_op\" for hierarchy \"alu:ALU\|shl_op:shl\"" {  } { { "ALU/alu.v" "shl" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/alu.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709215918985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror_op alu:ALU\|ror_op:ror " "Elaborating entity \"ror_op\" for hierarchy \"alu:ALU\|ror_op:ror\"" {  } { { "ALU/alu.v" "ror" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/alu.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709215918990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol_op alu:ALU\|rol_op:aol " "Elaborating entity \"rol_op\" for hierarchy \"alu:ALU\|rol_op:aol\"" {  } { { "ALU/alu.v" "aol" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/alu.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709215918996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_op alu:ALU\|and_op:and_ " "Elaborating entity \"and_op\" for hierarchy \"alu:ALU\|and_op:and_\"" {  } { { "ALU/alu.v" "and_" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/alu.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709215919001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_op alu:ALU\|or_op:or_ " "Elaborating entity \"or_op\" for hierarchy \"alu:ALU\|or_op:or_\"" {  } { { "ALU/alu.v" "or_" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/alu.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709215919006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neg_op alu:ALU\|neg_op:neg " "Elaborating entity \"neg_op\" for hierarchy \"alu:ALU\|neg_op:neg\"" {  } { { "ALU/alu.v" "neg" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/alu.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709215919012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_op alu:ALU\|not_op:not_ " "Elaborating entity \"not_op\" for hierarchy \"alu:ALU\|not_op:not_\"" {  } { { "ALU/alu.v" "not_" { Text "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/ALU/alu.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709215919018 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/output_files/Phase1SRC_2.map.smsg " "Generated suppressed messages file C:/Users/18kz2/Documents/elec/Phase1/laboratory_project_phase1/output_files/Phase1SRC_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1709215919316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709215919331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 29 09:11:59 2024 " "Processing ended: Thu Feb 29 09:11:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709215919331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709215919331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709215919331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1709215919331 ""}
