!SESSION 2019-03-31 19:53:02.631 -----------------------------------------------
eclipse.buildId=2018.2
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64 -data /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk

!ENTRY org.eclipse.ui 2 0 2019-03-31 19:53:04.000
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-03-31 19:53:04.003
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2019-03-31 19:53:04.640
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-03-31 19:53:04.640
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 19:53:08.421
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 19:53:08.421
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 19:53:08.435
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 19:53:08.436
!MESSAGE XSCT Command: [setws /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk], Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 19:53:08.495
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 19:53:08.496
!MESSAGE XSCT command with result: [setws /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk], Result: [null, ]. Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 19:53:08.524
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 19:53:10.339
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 19:53:10.344
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 19:53:10.346
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Thu Mar 28 19:36:03 2019",
"vivado_version": "2018.2",
"part": "xc7z020clg400-1",
}]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 19:53:10.347
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 19:53:10.361
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Result: [null, {"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_1": {"hier_name": "axi_uartlite_1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_2": {"hier_name": "axi_uartlite_2",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_3": {"hier_name": "axi_uartlite_3",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_4": {"hier_name": "axi_uartlite_4",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 19:53:10.411
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 19:53:10.423
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf ps7_cortexa9_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x42C00000",
"high": "0x42C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_1_S_AXI": {"name": "axi_uartlite_1",
"base": "0x42C10000",
"high": "0x42C1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_2_S_AXI": {"name": "axi_uartlite_2",
"base": "0x42C20000",
"high": "0x42C2FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_3_S_AXI": {"name": "axi_uartlite_3",
"base": "0x42C30000",
"high": "0x42C3FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_4_S_AXI": {"name": "axi_uartlite_4",
"base": "0x42C40000",
"high": "0x42C4FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x3FFFFFFF",
"size": "1072693248",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 19:53:10.457
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 19:53:10.484
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf ps7_cortexa9_0], Result: [null, {"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_1": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_2": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_3": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_4": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 19:53:10.487
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf ps7_cortexa9_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 19:53:10.514
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf ps7_cortexa9_1], Result: [null, {"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_1": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_2": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_3": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_4": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: main
!SESSION 2019-03-31 20:28:45.453 -----------------------------------------------
eclipse.buildId=2018.2
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Framework arguments:  -application com.xilinx.sdk.cmdline.service 38317
Command-line arguments:  -os linux -ws gtk -arch x86_64 -application com.xilinx.sdk.cmdline.service 38317 -data /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk

!ENTRY org.eclipse.core.resources 2 10035 2019-03-31 20:28:46.204
!MESSAGE The workspace exited with unsaved changes in the previous session; refreshing workspace to recover changes.

!ENTRY org.eclipse.core.resources 4 567 2019-03-31 20:28:46.225
!MESSAGE Workspace restored, but some problems occurred.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2019-03-31 20:28:46.225
!MESSAGE Could not read metadata for 'RemoteSystemsTempFiles'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'RemoteSystemsTempFiles' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:907)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:904)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:884)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:735)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1587)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2399)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2156)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:464)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at com.xilinx.sdk.loggers.ConsoleLoggerActivator.start(ConsoleLoggerActivator.java:36)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at com.xilinx.sdk.cmdline.application.Service.<clinit>(Service.java:24)
	at sun.reflect.NativeConstructorAccessorImpl.newInstance0(Native Method)
	at sun.reflect.NativeConstructorAccessorImpl.newInstance(NativeConstructorAccessorImpl.java:62)
	at sun.reflect.DelegatingConstructorAccessorImpl.newInstance(DelegatingConstructorAccessorImpl.java:45)
	at java.lang.reflect.Constructor.newInstance(Constructor.java:423)
	at java.lang.Class.newInstance(Class.java:442)
	at org.eclipse.core.internal.registry.osgi.RegistryStrategyOSGI.createExecutableExtension(RegistryStrategyOSGI.java:184)
	at org.eclipse.core.internal.registry.ExtensionRegistry.createExecutableExtension(ExtensionRegistry.java:905)
	at org.eclipse.core.internal.registry.ConfigurationElement.createExecutableExtension(ConfigurationElement.java:243)
	at org.eclipse.core.internal.registry.ConfigurationElementHandle.createExecutableExtension(ConfigurationElementHandle.java:55)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:191)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2019-03-31 20:28:46.226
!MESSAGE The project description file (.project) for 'RemoteSystemsTempFiles' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2019-03-31 20:28:46.226
!MESSAGE Could not read metadata for 'Triple_ZYBO_wrapper_hw_platform_0'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'Triple_ZYBO_wrapper_hw_platform_0' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:907)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:904)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:884)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:735)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1587)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2399)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2156)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:464)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at com.xilinx.sdk.loggers.ConsoleLoggerActivator.start(ConsoleLoggerActivator.java:36)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at com.xilinx.sdk.cmdline.application.Service.<clinit>(Service.java:24)
	at sun.reflect.NativeConstructorAccessorImpl.newInstance0(Native Method)
	at sun.reflect.NativeConstructorAccessorImpl.newInstance(NativeConstructorAccessorImpl.java:62)
	at sun.reflect.DelegatingConstructorAccessorImpl.newInstance(DelegatingConstructorAccessorImpl.java:45)
	at java.lang.reflect.Constructor.newInstance(Constructor.java:423)
	at java.lang.Class.newInstance(Class.java:442)
	at org.eclipse.core.internal.registry.osgi.RegistryStrategyOSGI.createExecutableExtension(RegistryStrategyOSGI.java:184)
	at org.eclipse.core.internal.registry.ExtensionRegistry.createExecutableExtension(ExtensionRegistry.java:905)
	at org.eclipse.core.internal.registry.ConfigurationElement.createExecutableExtension(ConfigurationElement.java:243)
	at org.eclipse.core.internal.registry.ConfigurationElementHandle.createExecutableExtension(ConfigurationElementHandle.java:55)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:191)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2019-03-31 20:28:46.226
!MESSAGE The project description file (.project) for 'Triple_ZYBO_wrapper_hw_platform_0' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:28:46.469
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:28:48.315
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:32:49.149
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:32:49.155
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_1": {"name": "freertos10_xilinx",
"version": "1.1",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_1",
},
"standalone_v6_7": {"name": "standalone",
"version": "6.7",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/bsp/standalone_v6_7",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_1": {"name": "freertos10_xilinx",
"version": "1.1",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_1",
},
"standalone_v6_7": {"name": "standalone",
"version": "6.7",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/bsp/standalone_v6_7",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:32:49.170
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:32:49.171
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:32:49.177
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:32:49.178
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:32:49.178
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:32:49.179
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:32:49.180
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:32:49.181
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:32:49.186
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:32:49.187
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:32:49.187
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:32:49.191
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:32:49.193
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:32:49.222
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:32:49.224
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:32:49.244
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:05.540
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:05.541
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:05.556
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:05.557
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:05.747
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:05.748
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:05.836
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:05.837
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:05.860
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:05.861
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:10.342
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:10.343
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:10.344
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:10.344
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:10.345
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:10.348
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:10.349
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:10.370
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:10.377
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:10.400
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:10.401
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:10.402
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:11.898
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:11.898
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:11.900
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:11.901
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:11.901
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:11.902
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:11.902
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:11.903
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:11.906
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:11.906
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:11.907
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:11.909
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:11.911
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:11.943
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:11.944
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:11.965
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:12.003
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:33:12.004
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/Triple_ZYBO_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 1 0 2019-03-31 20:33:14.522
!MESSAGE Executed Webtalk command

!ENTRY org.eclipse.ui.ide 4 4 2019-03-31 20:33:17.973
!MESSAGE Problems saving workspace

!ENTRY org.eclipse.ui.ide 2 1 2019-03-31 20:33:17.973
!MESSAGE Problems occurred while trying to save the state of the workbench.
!SUBENTRY 1 org.eclipse.core.resources 2 234 2019-03-31 20:33:17.973
!MESSAGE The project description file (.project) for 'RemoteSystemsTempFiles' was missing.  This file contains important information about the project.  A new project description file has been created, but some information about the project may have been lost.
!SUBENTRY 1 org.eclipse.core.resources 2 234 2019-03-31 20:33:17.973
!MESSAGE The project description file (.project) for 'Triple_ZYBO_wrapper_hw_platform_0' was missing.  This file contains important information about the project.  A new project description file has been created, but some information about the project may have been lost.
!SESSION 2019-03-31 20:35:05.722 -----------------------------------------------
eclipse.buildId=2018.2
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64 -data /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk

!ENTRY org.eclipse.core.resources 4 567 2019-03-31 20:35:06.616
!MESSAGE Workspace restored, but some problems occurred.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2019-03-31 20:35:06.616
!MESSAGE Could not read metadata for 'RemoteSystemsTempFiles'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'RemoteSystemsTempFiles' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:907)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:904)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:884)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:735)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1587)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2399)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2156)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:464)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:139)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2019-03-31 20:35:06.617
!MESSAGE The project description file (.project) for 'RemoteSystemsTempFiles' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2019-03-31 20:35:06.617
!MESSAGE Could not read metadata for 'Triple_ZYBO_wrapper_hw_platform_0'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'Triple_ZYBO_wrapper_hw_platform_0' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:907)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:904)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:884)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:735)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1587)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2399)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2156)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:464)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:139)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2019-03-31 20:35:06.618
!MESSAGE The project description file (.project) for 'Triple_ZYBO_wrapper_hw_platform_0' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.

!ENTRY org.eclipse.ui 2 0 2019-03-31 20:35:07.098
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-03-31 20:35:07.098
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2019-03-31 20:35:07.539
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-03-31 20:35:07.539
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:12.452
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:12.453
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:12.519
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:12.520
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:12.520
!MESSAGE XSCT Command: [setws /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk], Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:12.521
!MESSAGE XSCT command with result: [setws /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk], Result: [null, ]. Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:12.541
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:14.382
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:14.388
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:14.390
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Sun Mar 31 20:15:10 2019",
"vivado_version": "2018.2",
"part": "xc7z020clg400-1",
}]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:14.391
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:14.405
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, {"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_1": {"hier_name": "axi_uartlite_1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_2": {"hier_name": "axi_uartlite_2",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_3": {"hier_name": "axi_uartlite_3",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_4": {"hier_name": "axi_uartlite_4",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:14.443
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:14.461
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf ps7_cortexa9_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x42C00000",
"high": "0x42C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_1_S_AXI": {"name": "axi_uartlite_1",
"base": "0x42C10000",
"high": "0x42C1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_2_S_AXI": {"name": "axi_uartlite_2",
"base": "0x42C20000",
"high": "0x42C2FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_3_S_AXI": {"name": "axi_uartlite_3",
"base": "0x42C30000",
"high": "0x42C3FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_4_S_AXI": {"name": "axi_uartlite_4",
"base": "0x42C40000",
"high": "0x42C4FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x3FFFFFFF",
"size": "1072693248",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:14.504
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:14.541
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf ps7_cortexa9_0], Result: [null, {"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_1": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_2": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_3": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_4": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:14.544
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf ps7_cortexa9_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:14.571
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf ps7_cortexa9_1], Result: [null, {"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_1": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_2": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_3": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_4": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:28.142
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:28.148
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_1": {"name": "freertos10_xilinx",
"version": "1.1",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_1",
},
"standalone_v6_7": {"name": "standalone",
"version": "6.7",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/bsp/standalone_v6_7",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_1": {"name": "freertos10_xilinx",
"version": "1.1",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_1",
},
"standalone_v6_7": {"name": "standalone",
"version": "6.7",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/bsp/standalone_v6_7",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:28.159
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:28.160
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:28.164
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:28.165
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:28.165
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:28.166
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:28.167
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:28.167
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:28.173
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:28.173
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:28.174
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:28.177
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:28.179
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:28.210
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:28.212
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:28.231
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:30.277
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:30.278
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:30.380
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:30.381
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:30.540
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:30.541
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:30.740
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:35:30.741
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:19.456
!MESSAGE XSCT Command: [::hsi::utils::write_sw_mss -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -sw standalone_bsp_0 -dir /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0 -processor ps7_cortexa9_0 -os standalone], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:19.487
!MESSAGE XSCT command with result: [::hsi::utils::write_sw_mss -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -sw standalone_bsp_0 -dir /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0 -processor ps7_cortexa9_0 -os standalone], Result: [null, ]. Thread: ModalContext

!ENTRY org.eclipse.cdt.core 1 0 2019-03-31 20:36:19.710
!MESSAGE Indexed 'standalone_bsp_0' (0 sources, 0 headers) in 0.002 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:19.746
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:19.747
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:19.748
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:19.749
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:19.767
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:19.769
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf ps7_cortexa9_0], Result: [null, axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3 axi_uartlite_4 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_1 ps7_usb_0 ps7_xadc_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:19.769
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:19.773
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"axi_uartlite_0": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_1": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_2": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_3": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_4": {"name": "uartlite",
"ver": "3.2",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.4",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.3",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.3",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.7",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.3",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.4",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "3.9",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.5",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_1": {"name": "uartps",
"ver": "3.6",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.2",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.6",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:19.774
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:19.832
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, {"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_2": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_3": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_4": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"proc_sys_reset_0": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_uart_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartps_v3_6": {"name": "uartps",
"version": "3.6",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_qspi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"qspips_v3_4": {"name": "qspips",
"version": "3.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/qspips_v3_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_qspi_linear_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_6": {"name": "cpu_cortexa9",
"version": "2.6",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_cortexa9_1": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_6": {"name": "cpu_cortexa9",
"version": "2.6",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ddrps_v1_0": {"name": "ddrps",
"version": "1.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ethernet_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"emacps_v3_7": {"name": "emacps",
"version": "3.7",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emacps_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_usb_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"usbps_v2_4": {"name": "usbps",
"version": "2.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/usbps_v2_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"sdps_v3_5": {"name": "sdps",
"version": "3.5",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpio_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpiops_v3_3": {"name": "gpiops",
"version": "3.3",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"devcfg_v3_5": {"name": "devcfg",
"version": "3.5",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"xadcps_v2_2": {"name": "xadcps",
"version": "2.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"coresightps_dcc_v1_4": {"name": "coresightps_dcc",
"version": "1.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_3": {"name": "dmaps",
"version": "2.3",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scugic_v3_9": {"name": "scugic",
"version": "3.9",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scutimer_v2_1": {"name": "scutimer",
"version": "2.1",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scuwdt_v2_1": {"name": "scuwdt",
"version": "2.1",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_3": {"name": "dmaps",
"version": "2.3",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:19.993
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:19.995
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:19.995
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:19.996
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.003
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.004
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.047
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.048
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.220
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.222
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.222
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.223
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.223
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.224
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.224
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.225
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.226
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.229
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"axi_uartlite_0": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_1": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_2": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_3": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_4": {"name": "uartlite",
"ver": "3.2",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.4",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.3",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.3",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.7",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.3",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.4",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "3.9",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.5",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_1": {"name": "uartps",
"ver": "3.6",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.2",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.6",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.230
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.231
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.525
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.527
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.527
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.529
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.577
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.593
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"ps7_cortexa9_0": {"archiver": {"category": "",
"value": "arm-none-eabi-ar",
"default": "arm-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "arm-none-eabi-gcc",
"default": "arm-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra",
"default": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "ps7_globaltimer_0",
},
"stdin": {"category": "",
"value": "ps7_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3 axi_uartlite_4 ps7_coresight_comp_0 ps7_uart_1",
},
"stdout": {"category": "",
"value": "ps7_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3 axi_uartlite_4 ps7_coresight_comp_0 ps7_uart_1",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.645
!MESSAGE XSCT Command: [hsi::utils::get_all_libs -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.652
!MESSAGE XSCT command with result: [hsi::utils::get_all_libs -json], Result: [null, {"libmetal_v1_4": {"name": "libmetal",
"version": "1.4",
"desc": "Libmetal Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/ThirdParty/sw_services/libmetal_v1_4",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexr5 psu_cortexa53 microblaze",
},
"lwip202_v1_1": {"name": "lwip202",
"version": "1.1",
"desc": "lwip202 library: lwIP (light weight IP) is an open source TCP/IP stack configured for Xilinx hard and soft Ethernet MACs",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-llwip4,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/ThirdParty/sw_services/lwip202_v1_1",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"openamp_v1_5": {"name": "openamp",
"version": "1.5",
"desc": "OpenAmp Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lopen_amp,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/ThirdParty/sw_services/openamp_v1_5",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexr5",
},
"xilffs_v3_9": {"name": "xilffs",
"version": "3.9",
"desc": "Generic Fat File System Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_services/xilffs_v3_9",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"xilflash_v4_4": {"name": "xilflash",
"version": "4.4",
"desc": "Xilinx Flash library for Intel/AMD CFI compliant parallel flash",
"compilerflags": "",
"linkerflags": "-lxilflash",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_services/xilflash_v4_4",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"xilfpga_v4_1": {"name": "xilfpga",
"version": "4.1",
"desc": "XilFPGA library provides an interface to the Linux or bare-metal users for configuring the PL over PCAP from PS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_services/xilfpga_v4_1",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa53 psu_cortexr5 psu_pmu",
},
"xilisf_v5_11": {"name": "xilisf",
"version": "5.11",
"desc": "Xilinx In-system and Serial Flash Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilisf,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_services/xilisf_v5_11",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"xilmfs_v2_3": {"name": "xilmfs",
"version": "2.3",
"desc": "Xilinx Memory File System",
"compilerflags": "",
"linkerflags": "",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_services/xilmfs_v2_3",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"xilpm_v2_3": {"name": "xilpm",
"version": "2.3",
"desc": "Power Management API Library for ZynqMP",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_services/xilpm_v2_3",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
"xilrsa_v1_5": {"name": "xilrsa",
"version": "1.5",
"desc": "Xilinx RSA Library to access RSA and SHA software algorithms on Zynq",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_services/xilrsa_v1_5",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9",
},
"xilsecure_v3_1": {"name": "xilsecure",
"version": "3.1",
"desc": "Xilinx Secure Library provides interface to AES, RSA and SHA hardware engines on ZynqMP Soc",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_services/xilsecure_v3_1",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa53 psu_cortexr5 psu_pmu",
},
"xilskey_v6_5": {"name": "xilskey",
"version": "6.5",
"desc": "Xilinx Secure Key Library supports programming efuse and bbram",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_services/xilskey_v6_5",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_pmu microblaze",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.653
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.654
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.654
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.655
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.694
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:20.699
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"axi_uartlite_0": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_1": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_2": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_3": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_4": {"name": "uartlite",
"ver": "3.2",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.4",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.3",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.3",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.7",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.3",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.4",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "3.9",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.5",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_1": {"name": "uartps",
"ver": "3.6",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.2",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.6",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:23.221
!MESSAGE XSCT Command: [::hsi::utils::add_library_to_sw -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss -name xilffs -ver 3.9], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:23.223
!MESSAGE XSCT command with result: [::hsi::utils::add_library_to_sw -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss -name xilffs -ver 3.9], Result: [null, xilffs]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:23.223
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:23.239
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"ps7_cortexa9_0": {"archiver": {"category": "",
"value": "arm-none-eabi-ar",
"default": "arm-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "arm-none-eabi-gcc",
"default": "arm-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra",
"default": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "ps7_globaltimer_0",
},
"stdin": {"category": "",
"value": "ps7_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3 axi_uartlite_4 ps7_coresight_comp_0 ps7_uart_1",
},
"stdout": {"category": "",
"value": "ps7_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3 axi_uartlite_4 ps7_coresight_comp_0 ps7_uart_1",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"xilffs": {"enable_multi_partition": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Single partition, 1:Enable multiple partition",
"permit": "",
"options": {},
"range": "",
},
"fs_interface": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Enables file system with selected interface. Enter 1 for SD. Enter 2 for RAM",
"permit": "",
"options": {},
"range": "",
},
"num_logical_vol": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Number of volumes (logical drives, from 1 to 10) to be used.",
"permit": "",
"options": {},
"range": "",
},
"ramfs_size": {"category": "ramfs_options",
"value": "3145728",
"default": "3145728",
"type": "int",
"desc": "RAM FS size",
"permit": "",
"options": {},
"range": "",
},
"ramfs_start_addr": {"category": "ramfs_options",
"value": "",
"default": "",
"type": "int",
"desc": "RAM FS start address",
"permit": "",
"options": {},
"range": "",
},
"read_only": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the file system in Read_Only mode if true. ZynqMP fsbl will set this to true",
"permit": "",
"options": {},
"range": "",
},
"set_fs_rpath": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Configures relative path feature (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_lfn": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the Long File Name(LFN) support if true.",
"permit": "",
"options": {},
"range": "",
},
"use_mkfs": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Disable(0) or Enable(1) f_mkfs function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"use_strfunc": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the string functions (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"word_access": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Enables word access for misaligned memory access platform",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.638
!MESSAGE XSCT Command: [::hsi::utils::update_mss -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -mss /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.640
!MESSAGE XSCT command with result: [::hsi::utils::update_mss -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -mss /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.656
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.658
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.672
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.685
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.690
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.692
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.694
!MESSAGE XSCT Command: [::hsi::utils::generate_bsp_sources /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.727
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.847
!MESSAGE XSCT command with result: [::hsi::utils::generate_bsp_sources /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.848
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.848
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.849
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.859
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.860
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, xilffs]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.861
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.862
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"xilffs": "3.9",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.894
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.894
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.916
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.917
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.921
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.924
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.937
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.938
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, xilffs]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.939
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.940
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"xilffs": "3.9",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.941
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.946
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"axi_uartlite_0": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_1": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_2": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_3": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_4": {"name": "uartlite",
"ver": "3.2",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.4",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.3",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.3",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.7",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.3",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.4",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "3.9",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.5",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_1": {"name": "uartps",
"ver": "3.6",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.2",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.6",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.947
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:36:24.948
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:14.276
!MESSAGE XSCT Command: [enable_info_messages], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:14.277
!MESSAGE XSCT command with result: [enable_info_messages], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.697
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.723
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.724
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.726
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.735
!MESSAGE XSCT Command: [::hsi::utils::generate_bsp_sources /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.862
!MESSAGE XSCT command with result: [::hsi::utils::generate_bsp_sources /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.899
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.900
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.900
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.902
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.902
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.903
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, xilffs]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.904
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.905
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"xilffs": "3.9",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.905
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.911
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"axi_uartlite_0": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_1": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_2": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_3": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_4": {"name": "uartlite",
"ver": "3.2",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.4",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.3",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.3",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.7",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.3",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.4",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "3.9",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.5",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_1": {"name": "uartps",
"ver": "3.6",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.2",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.6",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.912
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.913
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.919
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.923
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.924
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.926
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.938
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.939
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, xilffs]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.940
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.942
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"xilffs": "3.9",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.970
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:19.971
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:44.841
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:44.843
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:44.843
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:44.852
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:44.880
!MESSAGE XSCT Command: [::hsi::utils::generate_bsp_sources /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:45.007
!MESSAGE XSCT command with result: [::hsi::utils::generate_bsp_sources /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:45.027
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:45.029
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:45.029
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:45.031
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:45.040
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:45.041
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, xilffs]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:45.045
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:45.049
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"xilffs": "3.9",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:45.049
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:45.054
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"axi_uartlite_0": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_1": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_2": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_3": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_4": {"name": "uartlite",
"ver": "3.2",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.4",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.3",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.3",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.7",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.3",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.4",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "3.9",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.5",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_1": {"name": "uartps",
"ver": "3.6",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.2",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.6",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:45.055
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:45.056
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:45.060
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:45.062
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:45.064
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:45.065
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:45.075
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:45.076
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, xilffs]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:45.077
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:45.078
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"xilffs": "3.9",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:45.103
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:37:45.104
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.663
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.665
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.665
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.666
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.667
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.683
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"ps7_cortexa9_0": {"archiver": {"category": "",
"value": "arm-none-eabi-ar",
"default": "arm-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "arm-none-eabi-gcc",
"default": "arm-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra",
"default": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "ps7_globaltimer_0",
},
"stdin": {"category": "",
"value": "ps7_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3 axi_uartlite_4 ps7_coresight_comp_0 ps7_uart_1",
},
"stdout": {"category": "",
"value": "ps7_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3 axi_uartlite_4 ps7_coresight_comp_0 ps7_uart_1",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"xilffs": {"enable_multi_partition": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Single partition, 1:Enable multiple partition",
"permit": "",
"options": {},
"range": "",
},
"fs_interface": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Enables file system with selected interface. Enter 1 for SD. Enter 2 for RAM",
"permit": "",
"options": {},
"range": "",
},
"num_logical_vol": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Number of volumes (logical drives, from 1 to 10) to be used.",
"permit": "",
"options": {},
"range": "",
},
"ramfs_size": {"category": "ramfs_options",
"value": "3145728",
"default": "3145728",
"type": "int",
"desc": "RAM FS size",
"permit": "",
"options": {},
"range": "",
},
"ramfs_start_addr": {"category": "ramfs_options",
"value": "",
"default": "",
"type": "int",
"desc": "RAM FS start address",
"permit": "",
"options": {},
"range": "",
},
"read_only": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the file system in Read_Only mode if true. ZynqMP fsbl will set this to true",
"permit": "",
"options": {},
"range": "",
},
"set_fs_rpath": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Configures relative path feature (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_lfn": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the Long File Name(LFN) support if true.",
"permit": "",
"options": {},
"range": "",
},
"use_mkfs": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Disable(0) or Enable(1) f_mkfs function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"use_strfunc": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the string functions (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"word_access": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Enables word access for misaligned memory access platform",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.684
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.685
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.686
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.687
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.687
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.688
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.688
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.710
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"ps7_cortexa9_0": {"archiver": {"category": "",
"value": "arm-none-eabi-ar",
"default": "arm-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "arm-none-eabi-gcc",
"default": "arm-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra",
"default": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "ps7_globaltimer_0",
},
"stdin": {"category": "",
"value": "ps7_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3 axi_uartlite_4 ps7_coresight_comp_0 ps7_uart_1",
},
"stdout": {"category": "",
"value": "ps7_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3 axi_uartlite_4 ps7_coresight_comp_0 ps7_uart_1",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"xilffs": {"enable_multi_partition": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Single partition, 1:Enable multiple partition",
"permit": "",
"options": {},
"range": "",
},
"fs_interface": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Enables file system with selected interface. Enter 1 for SD. Enter 2 for RAM",
"permit": "",
"options": {},
"range": "",
},
"num_logical_vol": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Number of volumes (logical drives, from 1 to 10) to be used.",
"permit": "",
"options": {},
"range": "",
},
"ramfs_size": {"category": "ramfs_options",
"value": "3145728",
"default": "3145728",
"type": "int",
"desc": "RAM FS size",
"permit": "",
"options": {},
"range": "",
},
"ramfs_start_addr": {"category": "ramfs_options",
"value": "",
"default": "",
"type": "int",
"desc": "RAM FS start address",
"permit": "",
"options": {},
"range": "",
},
"read_only": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the file system in Read_Only mode if true. ZynqMP fsbl will set this to true",
"permit": "",
"options": {},
"range": "",
},
"set_fs_rpath": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Configures relative path feature (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_lfn": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the Long File Name(LFN) support if true.",
"permit": "",
"options": {},
"range": "",
},
"use_mkfs": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Disable(0) or Enable(1) f_mkfs function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"use_strfunc": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the string functions (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"word_access": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Enables word access for misaligned memory access platform",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.712
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.713
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.713
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.714
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.715
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.716
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.717
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.717
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.718
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.719
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.719
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.735
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"ps7_cortexa9_0": {"archiver": {"category": "",
"value": "arm-none-eabi-ar",
"default": "arm-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "arm-none-eabi-gcc",
"default": "arm-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra",
"default": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "ps7_globaltimer_0",
},
"stdin": {"category": "",
"value": "ps7_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3 axi_uartlite_4 ps7_coresight_comp_0 ps7_uart_1",
},
"stdout": {"category": "",
"value": "ps7_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3 axi_uartlite_4 ps7_coresight_comp_0 ps7_uart_1",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"xilffs": {"enable_multi_partition": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Single partition, 1:Enable multiple partition",
"permit": "",
"options": {},
"range": "",
},
"fs_interface": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Enables file system with selected interface. Enter 1 for SD. Enter 2 for RAM",
"permit": "",
"options": {},
"range": "",
},
"num_logical_vol": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Number of volumes (logical drives, from 1 to 10) to be used.",
"permit": "",
"options": {},
"range": "",
},
"ramfs_size": {"category": "ramfs_options",
"value": "3145728",
"default": "3145728",
"type": "int",
"desc": "RAM FS size",
"permit": "",
"options": {},
"range": "",
},
"ramfs_start_addr": {"category": "ramfs_options",
"value": "",
"default": "",
"type": "int",
"desc": "RAM FS start address",
"permit": "",
"options": {},
"range": "",
},
"read_only": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the file system in Read_Only mode if true. ZynqMP fsbl will set this to true",
"permit": "",
"options": {},
"range": "",
},
"set_fs_rpath": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Configures relative path feature (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_lfn": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the Long File Name(LFN) support if true.",
"permit": "",
"options": {},
"range": "",
},
"use_mkfs": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Disable(0) or Enable(1) f_mkfs function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"use_strfunc": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the string functions (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"word_access": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Enables word access for misaligned memory access platform",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.736
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.737
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.738
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.739
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.742
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.742
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.743
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.745
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.746
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.766
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.768
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.787
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.830
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.831
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.834
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:06.857
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:11.291
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:11.292
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:11.292
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:11.293
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:11.294
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:11.295
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:11.295
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:11.295
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:11.295
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:11.296
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:11.296
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:11.299
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:26.660
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:26.663
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:26.664
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:26.665
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:26.665
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:26.667
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:26.667
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:26.668
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:26.668
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:26.669
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:26.669
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app empty_application -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:26.672
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app empty_application -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:28.412
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:28.414
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:28.414
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:28.416
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:29.227
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:29.228
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, xilffs]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:29.229
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:29.230
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"xilffs": "3.9",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:29.230
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:29.234
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"axi_uartlite_0": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_1": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_2": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_3": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_4": {"name": "uartlite",
"ver": "3.2",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.4",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.3",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.3",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.7",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.3",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.4",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "3.9",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.5",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_1": {"name": "uartps",
"ver": "3.6",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.2",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.6",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:29.234
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:29.236
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, xilffs]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:29.236
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:29.237
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:29.265
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:29.267
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:29.267
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:29.268
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:29.272
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:29.273
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:29.273
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:29.274
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:29.274
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss -app empty_application -processor ps7_cortexa9_0 -os standalone -dir /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/test/src], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:39:29.299
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss -app empty_application -processor ps7_cortexa9_0 -os standalone -dir /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/test/src], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2019-03-31 20:39:29.519
!MESSAGE Indexed 'test' (0 sources, 0 headers) in 0.001 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:40:02.363
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:40:02.364
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:40:02.364
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:40:02.366
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:40:02.366
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:40:02.367
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:40:08.179
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:40:08.182
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:40:08.182
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:40:08.183
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:40:08.184
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:40:08.184
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:09.742
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.core.CommandLauncher.printCommandLine(CommandLauncher.java:287)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:250)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:487)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:406)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:285)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:39)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:09.975
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:09.979
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:09.984
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:09.986
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:09.989
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:09.991
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:09.995
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:09.998
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.007
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.008
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.011
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.012
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.015
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.017
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.021
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.023
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.025
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.028
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.030
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.032
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.033
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.036
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.038
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.039
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.042
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.044
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.046
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.048
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.050
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.052
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.055
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.056
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.058
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.060
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.062
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.064
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.066
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.068
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.068
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.527
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.529
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.532
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.532
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.535
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.537
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.540
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.985
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.988
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:10.989
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:11.331
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:11.335
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:11.335
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:11.336
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:11.366
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:11.367
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:11.368
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:11.368
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:11.905
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:11.905
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:11.905
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:11.905
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:12.348
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:12.348
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:12.349
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:12.349
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:12.402
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:12.404
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:12.404
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:12.852
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:12.854
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:12.855
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:13.418
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:13.421
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:13.421
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:13.750
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:13.752
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:13.753
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:14.122
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:14.124
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:14.124
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:14.539
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:14.541
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:14.543
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:15.471
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:15.473
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:15.474
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:15.987
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:15.989
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:15.990
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:16.268
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:16.269
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:16.271
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:16.272
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:16.273
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:16.274
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:16.415
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:16.417
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:16.417
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:16.990
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:16.992
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:16.992
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:17.524
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:17.526
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:17.526
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:17.559
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:17.562
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:17.562
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:17.711
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2019-03-31 20:40:17.759
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.closeConsoleOutputStream(ConsoleOutputSniffer.java:160)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.close(ConsoleOutputSniffer.java:68)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.close(ProcessClosure.java:98)
	at org.eclipse.cdt.internal.core.ProcessClosure.isAlive(ProcessClosure.java:193)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:259)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:487)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:406)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:285)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:39)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.696
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.697
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.698
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.699
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.699
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.715
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"ps7_cortexa9_0": {"archiver": {"category": "",
"value": "arm-none-eabi-ar",
"default": "arm-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "arm-none-eabi-gcc",
"default": "arm-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra",
"default": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "ps7_globaltimer_0",
},
"stdin": {"category": "",
"value": "ps7_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3 axi_uartlite_4 ps7_coresight_comp_0 ps7_uart_1",
},
"stdout": {"category": "",
"value": "ps7_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3 axi_uartlite_4 ps7_coresight_comp_0 ps7_uart_1",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"xilffs": {"enable_multi_partition": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Single partition, 1:Enable multiple partition",
"permit": "",
"options": {},
"range": "",
},
"fs_interface": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Enables file system with selected interface. Enter 1 for SD. Enter 2 for RAM",
"permit": "",
"options": {},
"range": "",
},
"num_logical_vol": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Number of volumes (logical drives, from 1 to 10) to be used.",
"permit": "",
"options": {},
"range": "",
},
"ramfs_size": {"category": "ramfs_options",
"value": "3145728",
"default": "3145728",
"type": "int",
"desc": "RAM FS size",
"permit": "",
"options": {},
"range": "",
},
"ramfs_start_addr": {"category": "ramfs_options",
"value": "",
"default": "",
"type": "int",
"desc": "RAM FS start address",
"permit": "",
"options": {},
"range": "",
},
"read_only": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the file system in Read_Only mode if true. ZynqMP fsbl will set this to true",
"permit": "",
"options": {},
"range": "",
},
"set_fs_rpath": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Configures relative path feature (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_lfn": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the Long File Name(LFN) support if true.",
"permit": "",
"options": {},
"range": "",
},
"use_mkfs": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Disable(0) or Enable(1) f_mkfs function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"use_strfunc": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the string functions (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"word_access": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Enables word access for misaligned memory access platform",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.715
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.716
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.717
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.718
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.718
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.719
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.719
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.735
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"ps7_cortexa9_0": {"archiver": {"category": "",
"value": "arm-none-eabi-ar",
"default": "arm-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "arm-none-eabi-gcc",
"default": "arm-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra",
"default": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "ps7_globaltimer_0",
},
"stdin": {"category": "",
"value": "ps7_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3 axi_uartlite_4 ps7_coresight_comp_0 ps7_uart_1",
},
"stdout": {"category": "",
"value": "ps7_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3 axi_uartlite_4 ps7_coresight_comp_0 ps7_uart_1",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"xilffs": {"enable_multi_partition": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Single partition, 1:Enable multiple partition",
"permit": "",
"options": {},
"range": "",
},
"fs_interface": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Enables file system with selected interface. Enter 1 for SD. Enter 2 for RAM",
"permit": "",
"options": {},
"range": "",
},
"num_logical_vol": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Number of volumes (logical drives, from 1 to 10) to be used.",
"permit": "",
"options": {},
"range": "",
},
"ramfs_size": {"category": "ramfs_options",
"value": "3145728",
"default": "3145728",
"type": "int",
"desc": "RAM FS size",
"permit": "",
"options": {},
"range": "",
},
"ramfs_start_addr": {"category": "ramfs_options",
"value": "",
"default": "",
"type": "int",
"desc": "RAM FS start address",
"permit": "",
"options": {},
"range": "",
},
"read_only": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the file system in Read_Only mode if true. ZynqMP fsbl will set this to true",
"permit": "",
"options": {},
"range": "",
},
"set_fs_rpath": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Configures relative path feature (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_lfn": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the Long File Name(LFN) support if true.",
"permit": "",
"options": {},
"range": "",
},
"use_mkfs": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Disable(0) or Enable(1) f_mkfs function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"use_strfunc": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the string functions (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"word_access": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Enables word access for misaligned memory access platform",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.736
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.737
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.737
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.738
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.738
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.739
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.739
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.740
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.740
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.741
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.741
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.762
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"ps7_cortexa9_0": {"archiver": {"category": "",
"value": "arm-none-eabi-ar",
"default": "arm-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "arm-none-eabi-gcc",
"default": "arm-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra",
"default": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "ps7_globaltimer_0",
},
"stdin": {"category": "",
"value": "ps7_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3 axi_uartlite_4 ps7_coresight_comp_0 ps7_uart_1",
},
"stdout": {"category": "",
"value": "ps7_uart_1",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3 axi_uartlite_4 ps7_coresight_comp_0 ps7_uart_1",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"xilffs": {"enable_multi_partition": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Single partition, 1:Enable multiple partition",
"permit": "",
"options": {},
"range": "",
},
"fs_interface": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Enables file system with selected interface. Enter 1 for SD. Enter 2 for RAM",
"permit": "",
"options": {},
"range": "",
},
"num_logical_vol": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Number of volumes (logical drives, from 1 to 10) to be used.",
"permit": "",
"options": {},
"range": "",
},
"ramfs_size": {"category": "ramfs_options",
"value": "3145728",
"default": "3145728",
"type": "int",
"desc": "RAM FS size",
"permit": "",
"options": {},
"range": "",
},
"ramfs_start_addr": {"category": "ramfs_options",
"value": "",
"default": "",
"type": "int",
"desc": "RAM FS start address",
"permit": "",
"options": {},
"range": "",
},
"read_only": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the file system in Read_Only mode if true. ZynqMP fsbl will set this to true",
"permit": "",
"options": {},
"range": "",
},
"set_fs_rpath": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Configures relative path feature (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_lfn": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the Long File Name(LFN) support if true.",
"permit": "",
"options": {},
"range": "",
},
"use_mkfs": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Disable(0) or Enable(1) f_mkfs function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"use_strfunc": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the string functions (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"word_access": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Enables word access for misaligned memory access platform",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.763
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.764
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.764
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.765
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.767
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.768
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.768
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.772
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.773
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.798
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.799
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.820
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.860
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.862
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.865
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:48.899
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:51.628
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:51.629
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:51.630
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:51.631
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:51.631
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:51.632
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:51.632
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:51.633
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:51.633
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:51.633
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:51.634
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:45:51.636
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/standalone_bsp_0/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY org.eclipse.core.resources 2 2 2019-03-31 20:47:19.450
!MESSAGE Save operation warnings.
!SUBENTRY 1 org.eclipse.core.resources 2 234 2019-03-31 20:47:19.450
!MESSAGE The project description file (.project) for 'RemoteSystemsTempFiles' was missing.  This file contains important information about the project.  A new project description file has been created, but some information about the project may have been lost.
!SUBENTRY 1 org.eclipse.core.resources 2 234 2019-03-31 20:47:19.450
!MESSAGE The project description file (.project) for 'ZYNQ_File_Operation_hw_platform_0' was missing.  This file contains important information about the project.  A new project description file has been created, but some information about the project may have been lost.
!SUBENTRY 1 org.eclipse.core.resources 2 234 2019-03-31 20:47:19.450
!MESSAGE The project description file (.project) for 'standalone_bsp_0' was missing.  This file contains important information about the project.  A new project description file has been created, but some information about the project may have been lost.

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:47:56.324
!MESSAGE XSCT Command: [::hsi::utils::closehw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:47:56.349
!MESSAGE XSCT command with result: [::hsi::utils::closehw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 1 0 2019-03-31 20:48:05.312
!MESSAGE Executed Webtalk command
!SESSION 2019-03-31 20:49:01.746 -----------------------------------------------
eclipse.buildId=2018.2
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Framework arguments:  -application com.xilinx.sdk.cmdline.service 34139
Command-line arguments:  -os linux -ws gtk -arch x86_64 -application com.xilinx.sdk.cmdline.service 34139 -data /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:02.789
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:04.581
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.286
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.290
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.304
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.314
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, {"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_1": {"hier_name": "axi_uartlite_1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_2": {"hier_name": "axi_uartlite_2",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_3": {"hier_name": "axi_uartlite_3",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_4": {"hier_name": "axi_uartlite_4",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.317
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.323
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_1": {"name": "freertos10_xilinx",
"version": "1.1",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_1",
},
"standalone_v6_7": {"name": "standalone",
"version": "6.7",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/bsp/standalone_v6_7",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_1": {"name": "freertos10_xilinx",
"version": "1.1",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_1",
},
"standalone_v6_7": {"name": "standalone",
"version": "6.7",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/bsp/standalone_v6_7",
},
},
}]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.608
!MESSAGE XSCT Command: [::hsi::utils::write_sw_mss -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -sw ZYNQ_File_Operation_bsp -dir /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp -processor ps7_cortexa9_0 -os standalone], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.628
!MESSAGE XSCT command with result: [::hsi::utils::write_sw_mss -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -sw ZYNQ_File_Operation_bsp -dir /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp -processor ps7_cortexa9_0 -os standalone], Result: [null, ]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.664
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.665
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.665
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.666
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.666
!MESSAGE XSCT Command: [::hsi::utils::generate_bsp_sources /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.774
!MESSAGE XSCT command with result: [::hsi::utils::generate_bsp_sources /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp], Result: [null, ]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.808
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.809
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.810
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.812
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.814
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.815
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.816
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.822
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.825
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.826
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.826
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.828
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.828
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.828
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.829
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.829
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.830
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app openamp_echo_test -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.833
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app openamp_echo_test -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [{Format=This application requires OpenAMP and Libmetal libraries in the Board Support Package., Time=1554083345833, Code=1}, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.834
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.836
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.836
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.837
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.838
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.839
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.840
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.842
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.843
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app empty_application -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.845
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app empty_application -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [null, 1]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.846
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.847
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.850
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.851
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.854
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.855
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.855
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.856
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.860
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app zynq_fsbl -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.863
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app zynq_fsbl -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [{Format=This application requires xilffs library in the Board Support Package., Time=1554083345863, Code=1}, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.864
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.865
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.866
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.867
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.867
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.868
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.869
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.869
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.870
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app peripheral_tests -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.872
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app peripheral_tests -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [null, 1]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.873
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.873
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.874
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.875
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.876
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.876
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.877
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.877
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.878
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app ddr_self_refresh -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.881
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app ddr_self_refresh -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [{Format=This application is supported only for CortexR5 processor., Time=1554083345881, Code=1}, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.882
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.883
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.884
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.885
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.885
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.886
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.888
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.889
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.889
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app freertos_hello_world -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.892
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app freertos_hello_world -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [{Format=This application is supported only on the freertos10_xilinx., Time=1554083345892, Code=1}, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.900
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.901
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.901
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.903
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.903
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.908
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.908
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.909
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.910
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app mba_fs_boot -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.912
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app mba_fs_boot -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [{Format=This application is supported only for Microblaze processor., Time=1554083345912, Code=1}, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.913
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.914
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.914
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.915
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.915
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.916
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.916
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.917
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.917
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app openamp_matrix_multiply -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.919
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app openamp_matrix_multiply -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [{Format=This application requires OpenAMP and Libmetal libraries in the Board Support Package., Time=1554083345919, Code=1}, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.920
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.921
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.921
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.922
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.922
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.923
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.923
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.923
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.924
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app lwip_echo_server -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.928
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app lwip_echo_server -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [{Format=This application requires lwIP library in the Board Support Package., Time=1554083345928, Code=1}, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.928
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.929
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.929
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.930
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.931
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.931
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.931
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.932
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.933
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app freertos_lwip_udp_perf_server -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.938
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app freertos_lwip_udp_perf_server -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [{Format=This application is supported only on the FreeRTOS Board Support Package., Time=1554083345937, Code=1}, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.938
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.939
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.940
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.941
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.941
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.942
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.943
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.943
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.945
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.948
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [null, 1]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.952
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.953
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.956
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:05.957
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:06.957
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:06.958
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:06.959
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:06.961
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:06.961
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf ps7_cortexa9_0], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:06.967
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf ps7_cortexa9_0], Result: [null, axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3 axi_uartlite_4 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_1 ps7_usb_0 ps7_xadc_0]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:06.967
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:06.972
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"axi_uartlite_0": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_1": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_2": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_3": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_4": {"name": "uartlite",
"ver": "3.2",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.4",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.3",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.3",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.7",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.3",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.4",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "3.9",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.5",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_1": {"name": "uartps",
"ver": "3.6",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.2",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.6",
},
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:06.973
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:07.081
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, {"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_2": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_3": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_4": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"proc_sys_reset_0": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_uart_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartps_v3_6": {"name": "uartps",
"version": "3.6",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_qspi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"qspips_v3_4": {"name": "qspips",
"version": "3.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/qspips_v3_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_qspi_linear_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_6": {"name": "cpu_cortexa9",
"version": "2.6",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_cortexa9_1": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_6": {"name": "cpu_cortexa9",
"version": "2.6",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ddrps_v1_0": {"name": "ddrps",
"version": "1.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ethernet_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"emacps_v3_7": {"name": "emacps",
"version": "3.7",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emacps_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_usb_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"usbps_v2_4": {"name": "usbps",
"version": "2.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/usbps_v2_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"sdps_v3_5": {"name": "sdps",
"version": "3.5",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpio_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpiops_v3_3": {"name": "gpiops",
"version": "3.3",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"devcfg_v3_5": {"name": "devcfg",
"version": "3.5",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"xadcps_v2_2": {"name": "xadcps",
"version": "2.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"coresightps_dcc_v1_4": {"name": "coresightps_dcc",
"version": "1.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_3": {"name": "dmaps",
"version": "2.3",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scugic_v3_9": {"name": "scugic",
"version": "3.9",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scutimer_v2_1": {"name": "scutimer",
"version": "2.1",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scuwdt_v2_1": {"name": "scuwdt",
"version": "2.1",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_3": {"name": "dmaps",
"version": "2.3",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:07.083
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:07.085
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:07.085
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:07.086
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:07.087
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:07.088
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:07.120
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:07.122
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:07.122
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:07.124
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:07.124
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:07.125
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:07.126
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:07.127
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:07.127
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -app hello_world -processor ps7_cortexa9_0 -os standalone -dir /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation/src], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:49:07.165
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -app hello_world -processor ps7_cortexa9_0 -os standalone -dir /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation/src], Result: [null, ]. Thread: Thread-24
!SESSION 2019-03-31 20:50:33.117 -----------------------------------------------
eclipse.buildId=2018.2
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Framework arguments:  -application com.xilinx.sdk.cmdline.service 41893
Command-line arguments:  -os linux -ws gtk -arch x86_64 -application com.xilinx.sdk.cmdline.service 41893 -data /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk

!ENTRY org.eclipse.core.resources 2 10035 2019-03-31 20:50:33.941
!MESSAGE The workspace exited with unsaved changes in the previous session; refreshing workspace to recover changes.

!ENTRY org.eclipse.core.resources 4 567 2019-03-31 20:50:33.972
!MESSAGE Workspace restored, but some problems occurred.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2019-03-31 20:50:33.972
!MESSAGE Could not read metadata for 'ZYNQ_File_Operation_bsp'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'ZYNQ_File_Operation_bsp' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:907)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:904)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:884)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:735)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1587)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2399)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2156)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:464)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at com.xilinx.sdk.loggers.ConsoleLoggerActivator.start(ConsoleLoggerActivator.java:36)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at com.xilinx.sdk.cmdline.application.Service.<clinit>(Service.java:24)
	at sun.reflect.NativeConstructorAccessorImpl.newInstance0(Native Method)
	at sun.reflect.NativeConstructorAccessorImpl.newInstance(NativeConstructorAccessorImpl.java:62)
	at sun.reflect.DelegatingConstructorAccessorImpl.newInstance(DelegatingConstructorAccessorImpl.java:45)
	at java.lang.reflect.Constructor.newInstance(Constructor.java:423)
	at java.lang.Class.newInstance(Class.java:442)
	at org.eclipse.core.internal.registry.osgi.RegistryStrategyOSGI.createExecutableExtension(RegistryStrategyOSGI.java:184)
	at org.eclipse.core.internal.registry.ExtensionRegistry.createExecutableExtension(ExtensionRegistry.java:905)
	at org.eclipse.core.internal.registry.ConfigurationElement.createExecutableExtension(ConfigurationElement.java:243)
	at org.eclipse.core.internal.registry.ConfigurationElementHandle.createExecutableExtension(ConfigurationElementHandle.java:55)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:191)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2019-03-31 20:50:33.973
!MESSAGE The project description file (.project) for 'ZYNQ_File_Operation_bsp' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2019-03-31 20:50:33.973
!MESSAGE Could not read metadata for 'ZYNQ_File_Operation_hw_platform'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'ZYNQ_File_Operation_hw_platform' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:907)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:904)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:884)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:735)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1587)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2399)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2156)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:464)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at com.xilinx.sdk.loggers.ConsoleLoggerActivator.start(ConsoleLoggerActivator.java:36)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at com.xilinx.sdk.cmdline.application.Service.<clinit>(Service.java:24)
	at sun.reflect.NativeConstructorAccessorImpl.newInstance0(Native Method)
	at sun.reflect.NativeConstructorAccessorImpl.newInstance(NativeConstructorAccessorImpl.java:62)
	at sun.reflect.DelegatingConstructorAccessorImpl.newInstance(DelegatingConstructorAccessorImpl.java:45)
	at java.lang.reflect.Constructor.newInstance(Constructor.java:423)
	at java.lang.Class.newInstance(Class.java:442)
	at org.eclipse.core.internal.registry.osgi.RegistryStrategyOSGI.createExecutableExtension(RegistryStrategyOSGI.java:184)
	at org.eclipse.core.internal.registry.ExtensionRegistry.createExecutableExtension(ExtensionRegistry.java:905)
	at org.eclipse.core.internal.registry.ConfigurationElement.createExecutableExtension(ConfigurationElement.java:243)
	at org.eclipse.core.internal.registry.ConfigurationElementHandle.createExecutableExtension(ConfigurationElementHandle.java:55)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:191)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2019-03-31 20:50:33.974
!MESSAGE The project description file (.project) for 'ZYNQ_File_Operation_hw_platform' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
!SESSION 2019-03-31 20:50:54.935 -----------------------------------------------
eclipse.buildId=2018.2
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Framework arguments:  -application com.xilinx.sdk.cmdline.service 42639
Command-line arguments:  -os linux -ws gtk -arch x86_64 -application com.xilinx.sdk.cmdline.service 42639 -data /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk

!ENTRY org.eclipse.core.resources 2 10035 2019-03-31 20:50:55.692
!MESSAGE The workspace exited with unsaved changes in the previous session; refreshing workspace to recover changes.

!ENTRY org.eclipse.core.resources 4 567 2019-03-31 20:50:55.723
!MESSAGE Workspace restored, but some problems occurred.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2019-03-31 20:50:55.723
!MESSAGE Could not read metadata for 'ZYNQ_File_Operation_bsp'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'ZYNQ_File_Operation_bsp' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:907)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:904)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:884)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:735)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1587)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2399)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2156)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:464)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at com.xilinx.sdk.loggers.ConsoleLoggerActivator.start(ConsoleLoggerActivator.java:36)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at com.xilinx.sdk.cmdline.application.Service.<clinit>(Service.java:24)
	at sun.reflect.NativeConstructorAccessorImpl.newInstance0(Native Method)
	at sun.reflect.NativeConstructorAccessorImpl.newInstance(NativeConstructorAccessorImpl.java:62)
	at sun.reflect.DelegatingConstructorAccessorImpl.newInstance(DelegatingConstructorAccessorImpl.java:45)
	at java.lang.reflect.Constructor.newInstance(Constructor.java:423)
	at java.lang.Class.newInstance(Class.java:442)
	at org.eclipse.core.internal.registry.osgi.RegistryStrategyOSGI.createExecutableExtension(RegistryStrategyOSGI.java:184)
	at org.eclipse.core.internal.registry.ExtensionRegistry.createExecutableExtension(ExtensionRegistry.java:905)
	at org.eclipse.core.internal.registry.ConfigurationElement.createExecutableExtension(ConfigurationElement.java:243)
	at org.eclipse.core.internal.registry.ConfigurationElementHandle.createExecutableExtension(ConfigurationElementHandle.java:55)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:191)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2019-03-31 20:50:55.724
!MESSAGE The project description file (.project) for 'ZYNQ_File_Operation_bsp' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2019-03-31 20:50:55.724
!MESSAGE Could not read metadata for 'ZYNQ_File_Operation_hw_platform'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'ZYNQ_File_Operation_hw_platform' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:907)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:904)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:884)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:735)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1587)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2399)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2156)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:464)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at com.xilinx.sdk.loggers.ConsoleLoggerActivator.start(ConsoleLoggerActivator.java:36)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at com.xilinx.sdk.cmdline.application.Service.<clinit>(Service.java:24)
	at sun.reflect.NativeConstructorAccessorImpl.newInstance0(Native Method)
	at sun.reflect.NativeConstructorAccessorImpl.newInstance(NativeConstructorAccessorImpl.java:62)
	at sun.reflect.DelegatingConstructorAccessorImpl.newInstance(DelegatingConstructorAccessorImpl.java:45)
	at java.lang.reflect.Constructor.newInstance(Constructor.java:423)
	at java.lang.Class.newInstance(Class.java:442)
	at org.eclipse.core.internal.registry.osgi.RegistryStrategyOSGI.createExecutableExtension(RegistryStrategyOSGI.java:184)
	at org.eclipse.core.internal.registry.ExtensionRegistry.createExecutableExtension(ExtensionRegistry.java:905)
	at org.eclipse.core.internal.registry.ConfigurationElement.createExecutableExtension(ConfigurationElement.java:243)
	at org.eclipse.core.internal.registry.ConfigurationElementHandle.createExecutableExtension(ConfigurationElementHandle.java:55)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:191)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2019-03-31 20:50:55.725
!MESSAGE The project description file (.project) for 'ZYNQ_File_Operation_hw_platform' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
!SESSION 2019-03-31 20:51:21.649 -----------------------------------------------
eclipse.buildId=2018.2
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Framework arguments:  -application com.xilinx.sdk.cmdline.service 37933
Command-line arguments:  -os linux -ws gtk -arch x86_64 -application com.xilinx.sdk.cmdline.service 37933 -data /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk

!ENTRY org.eclipse.core.resources 2 10035 2019-03-31 20:51:22.461
!MESSAGE The workspace exited with unsaved changes in the previous session; refreshing workspace to recover changes.

!ENTRY org.eclipse.core.resources 4 567 2019-03-31 20:51:22.491
!MESSAGE Workspace restored, but some problems occurred.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2019-03-31 20:51:22.491
!MESSAGE Could not read metadata for 'ZYNQ_File_Operation_bsp'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'ZYNQ_File_Operation_bsp' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:907)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:904)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:884)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:735)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1587)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2399)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2156)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:464)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at com.xilinx.sdk.loggers.ConsoleLoggerActivator.start(ConsoleLoggerActivator.java:36)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at com.xilinx.sdk.cmdline.application.Service.<clinit>(Service.java:24)
	at sun.reflect.NativeConstructorAccessorImpl.newInstance0(Native Method)
	at sun.reflect.NativeConstructorAccessorImpl.newInstance(NativeConstructorAccessorImpl.java:62)
	at sun.reflect.DelegatingConstructorAccessorImpl.newInstance(DelegatingConstructorAccessorImpl.java:45)
	at java.lang.reflect.Constructor.newInstance(Constructor.java:423)
	at java.lang.Class.newInstance(Class.java:442)
	at org.eclipse.core.internal.registry.osgi.RegistryStrategyOSGI.createExecutableExtension(RegistryStrategyOSGI.java:184)
	at org.eclipse.core.internal.registry.ExtensionRegistry.createExecutableExtension(ExtensionRegistry.java:905)
	at org.eclipse.core.internal.registry.ConfigurationElement.createExecutableExtension(ConfigurationElement.java:243)
	at org.eclipse.core.internal.registry.ConfigurationElementHandle.createExecutableExtension(ConfigurationElementHandle.java:55)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:191)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2019-03-31 20:51:22.493
!MESSAGE The project description file (.project) for 'ZYNQ_File_Operation_bsp' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2019-03-31 20:51:22.493
!MESSAGE Could not read metadata for 'ZYNQ_File_Operation_hw_platform'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'ZYNQ_File_Operation_hw_platform' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:907)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:904)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:884)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:735)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1587)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2399)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2156)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:464)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at com.xilinx.sdk.loggers.ConsoleLoggerActivator.start(ConsoleLoggerActivator.java:36)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at com.xilinx.sdk.cmdline.application.Service.<clinit>(Service.java:24)
	at sun.reflect.NativeConstructorAccessorImpl.newInstance0(Native Method)
	at sun.reflect.NativeConstructorAccessorImpl.newInstance(NativeConstructorAccessorImpl.java:62)
	at sun.reflect.DelegatingConstructorAccessorImpl.newInstance(DelegatingConstructorAccessorImpl.java:45)
	at java.lang.reflect.Constructor.newInstance(Constructor.java:423)
	at java.lang.Class.newInstance(Class.java:442)
	at org.eclipse.core.internal.registry.osgi.RegistryStrategyOSGI.createExecutableExtension(RegistryStrategyOSGI.java:184)
	at org.eclipse.core.internal.registry.ExtensionRegistry.createExecutableExtension(ExtensionRegistry.java:905)
	at org.eclipse.core.internal.registry.ConfigurationElement.createExecutableExtension(ConfigurationElement.java:243)
	at org.eclipse.core.internal.registry.ConfigurationElementHandle.createExecutableExtension(ConfigurationElementHandle.java:55)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:191)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2019-03-31 20:51:22.493
!MESSAGE The project description file (.project) for 'ZYNQ_File_Operation_hw_platform' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
!SESSION 2019-03-31 20:53:10.061 -----------------------------------------------
eclipse.buildId=2018.2
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Framework arguments:  -application com.xilinx.sdk.cmdline.service 35833
Command-line arguments:  -os linux -ws gtk -arch x86_64 -application com.xilinx.sdk.cmdline.service 35833 -data /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk

!ENTRY org.eclipse.core.resources 2 10035 2019-03-31 20:53:10.832
!MESSAGE The workspace exited with unsaved changes in the previous session; refreshing workspace to recover changes.

!ENTRY org.eclipse.core.resources 4 567 2019-03-31 20:53:10.858
!MESSAGE Workspace restored, but some problems occurred.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2019-03-31 20:53:10.858
!MESSAGE Could not read metadata for 'ZYNQ_File_Operation_bsp'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'ZYNQ_File_Operation_bsp' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:907)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:904)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:884)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:735)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1587)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2399)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2156)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:464)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at com.xilinx.sdk.loggers.ConsoleLoggerActivator.start(ConsoleLoggerActivator.java:36)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at com.xilinx.sdk.cmdline.application.Service.<clinit>(Service.java:24)
	at sun.reflect.NativeConstructorAccessorImpl.newInstance0(Native Method)
	at sun.reflect.NativeConstructorAccessorImpl.newInstance(NativeConstructorAccessorImpl.java:62)
	at sun.reflect.DelegatingConstructorAccessorImpl.newInstance(DelegatingConstructorAccessorImpl.java:45)
	at java.lang.reflect.Constructor.newInstance(Constructor.java:423)
	at java.lang.Class.newInstance(Class.java:442)
	at org.eclipse.core.internal.registry.osgi.RegistryStrategyOSGI.createExecutableExtension(RegistryStrategyOSGI.java:184)
	at org.eclipse.core.internal.registry.ExtensionRegistry.createExecutableExtension(ExtensionRegistry.java:905)
	at org.eclipse.core.internal.registry.ConfigurationElement.createExecutableExtension(ConfigurationElement.java:243)
	at org.eclipse.core.internal.registry.ConfigurationElementHandle.createExecutableExtension(ConfigurationElementHandle.java:55)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:191)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2019-03-31 20:53:10.859
!MESSAGE The project description file (.project) for 'ZYNQ_File_Operation_bsp' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2019-03-31 20:53:10.859
!MESSAGE Could not read metadata for 'ZYNQ_File_Operation_hw_platform'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'ZYNQ_File_Operation_hw_platform' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:907)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:904)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:884)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:735)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1587)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2399)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2156)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:464)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at com.xilinx.sdk.loggers.ConsoleLoggerActivator.start(ConsoleLoggerActivator.java:36)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at com.xilinx.sdk.cmdline.application.Service.<clinit>(Service.java:24)
	at sun.reflect.NativeConstructorAccessorImpl.newInstance0(Native Method)
	at sun.reflect.NativeConstructorAccessorImpl.newInstance(NativeConstructorAccessorImpl.java:62)
	at sun.reflect.DelegatingConstructorAccessorImpl.newInstance(DelegatingConstructorAccessorImpl.java:45)
	at java.lang.reflect.Constructor.newInstance(Constructor.java:423)
	at java.lang.Class.newInstance(Class.java:442)
	at org.eclipse.core.internal.registry.osgi.RegistryStrategyOSGI.createExecutableExtension(RegistryStrategyOSGI.java:184)
	at org.eclipse.core.internal.registry.ExtensionRegistry.createExecutableExtension(ExtensionRegistry.java:905)
	at org.eclipse.core.internal.registry.ConfigurationElement.createExecutableExtension(ConfigurationElement.java:243)
	at org.eclipse.core.internal.registry.ConfigurationElementHandle.createExecutableExtension(ConfigurationElementHandle.java:55)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:191)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2019-03-31 20:53:10.860
!MESSAGE The project description file (.project) for 'ZYNQ_File_Operation_hw_platform' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
!SESSION 2019-03-31 20:53:25.714 -----------------------------------------------
eclipse.buildId=2018.2
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Framework arguments:  -application com.xilinx.sdk.cmdline.service 41737
Command-line arguments:  -os linux -ws gtk -arch x86_64 -application com.xilinx.sdk.cmdline.service 41737 -data /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk

!ENTRY org.eclipse.core.resources 2 10035 2019-03-31 20:53:26.475
!MESSAGE The workspace exited with unsaved changes in the previous session; refreshing workspace to recover changes.

!ENTRY org.eclipse.core.resources 4 567 2019-03-31 20:53:26.498
!MESSAGE Workspace restored, but some problems occurred.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2019-03-31 20:53:26.498
!MESSAGE Could not read metadata for 'ZYNQ_File_Operation_bsp'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'ZYNQ_File_Operation_bsp' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:907)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:904)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:884)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:735)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1587)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2399)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2156)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:464)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at com.xilinx.sdk.loggers.ConsoleLoggerActivator.start(ConsoleLoggerActivator.java:36)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at com.xilinx.sdk.cmdline.application.Service.<clinit>(Service.java:24)
	at sun.reflect.NativeConstructorAccessorImpl.newInstance0(Native Method)
	at sun.reflect.NativeConstructorAccessorImpl.newInstance(NativeConstructorAccessorImpl.java:62)
	at sun.reflect.DelegatingConstructorAccessorImpl.newInstance(DelegatingConstructorAccessorImpl.java:45)
	at java.lang.reflect.Constructor.newInstance(Constructor.java:423)
	at java.lang.Class.newInstance(Class.java:442)
	at org.eclipse.core.internal.registry.osgi.RegistryStrategyOSGI.createExecutableExtension(RegistryStrategyOSGI.java:184)
	at org.eclipse.core.internal.registry.ExtensionRegistry.createExecutableExtension(ExtensionRegistry.java:905)
	at org.eclipse.core.internal.registry.ConfigurationElement.createExecutableExtension(ConfigurationElement.java:243)
	at org.eclipse.core.internal.registry.ConfigurationElementHandle.createExecutableExtension(ConfigurationElementHandle.java:55)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:191)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2019-03-31 20:53:26.499
!MESSAGE The project description file (.project) for 'ZYNQ_File_Operation_bsp' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2019-03-31 20:53:26.499
!MESSAGE Could not read metadata for 'ZYNQ_File_Operation_hw_platform'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'ZYNQ_File_Operation_hw_platform' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:907)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:904)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:884)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:735)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1587)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2399)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2156)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:464)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at com.xilinx.sdk.loggers.ConsoleLoggerActivator.start(ConsoleLoggerActivator.java:36)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at com.xilinx.sdk.cmdline.application.Service.<clinit>(Service.java:24)
	at sun.reflect.NativeConstructorAccessorImpl.newInstance0(Native Method)
	at sun.reflect.NativeConstructorAccessorImpl.newInstance(NativeConstructorAccessorImpl.java:62)
	at sun.reflect.DelegatingConstructorAccessorImpl.newInstance(DelegatingConstructorAccessorImpl.java:45)
	at java.lang.reflect.Constructor.newInstance(Constructor.java:423)
	at java.lang.Class.newInstance(Class.java:442)
	at org.eclipse.core.internal.registry.osgi.RegistryStrategyOSGI.createExecutableExtension(RegistryStrategyOSGI.java:184)
	at org.eclipse.core.internal.registry.ExtensionRegistry.createExecutableExtension(ExtensionRegistry.java:905)
	at org.eclipse.core.internal.registry.ConfigurationElement.createExecutableExtension(ConfigurationElement.java:243)
	at org.eclipse.core.internal.registry.ConfigurationElementHandle.createExecutableExtension(ConfigurationElementHandle.java:55)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:191)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2019-03-31 20:53:26.499
!MESSAGE The project description file (.project) for 'ZYNQ_File_Operation_hw_platform' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
!SESSION 2019-03-31 20:55:40.850 -----------------------------------------------
eclipse.buildId=2018.2
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64 -data /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk

!ENTRY org.eclipse.core.resources 2 10035 2019-03-31 20:55:41.676
!MESSAGE The workspace exited with unsaved changes in the previous session; refreshing workspace to recover changes.

!ENTRY org.eclipse.core.resources 4 567 2019-03-31 20:55:41.707
!MESSAGE Workspace restored, but some problems occurred.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2019-03-31 20:55:41.707
!MESSAGE Could not read metadata for 'ZYNQ_File_Operation_bsp'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'ZYNQ_File_Operation_bsp' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:907)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:904)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:884)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:735)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1587)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2399)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2156)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:464)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:139)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2019-03-31 20:55:41.708
!MESSAGE The project description file (.project) for 'ZYNQ_File_Operation_bsp' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2019-03-31 20:55:41.708
!MESSAGE Could not read metadata for 'ZYNQ_File_Operation_hw_platform'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'ZYNQ_File_Operation_hw_platform' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:907)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:904)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:884)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:735)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1587)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2399)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2156)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:464)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:139)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2019-03-31 20:55:41.709
!MESSAGE The project description file (.project) for 'ZYNQ_File_Operation_hw_platform' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.

!ENTRY org.eclipse.ui 2 0 2019-03-31 20:55:42.181
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-03-31 20:55:42.181
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2019-03-31 20:55:42.713
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-03-31 20:55:42.713
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:55:46.645
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:55:46.645
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:55:46.714
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:55:46.715
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:55:46.715
!MESSAGE XSCT Command: [setws /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk], Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:55:46.716
!MESSAGE XSCT command with result: [setws /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk], Result: [null, ]. Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:55:46.741
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:55:48.640
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:55:48.647
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:55:48.649
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Sun Mar 31 20:15:10 2019",
"vivado_version": "2018.2",
"part": "xc7z020clg400-1",
}]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:55:48.651
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:55:48.660
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, {"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_1": {"hier_name": "axi_uartlite_1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_2": {"hier_name": "axi_uartlite_2",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_3": {"hier_name": "axi_uartlite_3",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_4": {"hier_name": "axi_uartlite_4",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:55:48.724
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:55:48.736
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf ps7_cortexa9_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x42C00000",
"high": "0x42C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_1_S_AXI": {"name": "axi_uartlite_1",
"base": "0x42C10000",
"high": "0x42C1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_2_S_AXI": {"name": "axi_uartlite_2",
"base": "0x42C20000",
"high": "0x42C2FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_3_S_AXI": {"name": "axi_uartlite_3",
"base": "0x42C30000",
"high": "0x42C3FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_4_S_AXI": {"name": "axi_uartlite_4",
"base": "0x42C40000",
"high": "0x42C4FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x3FFFFFFF",
"size": "1072693248",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:55:48.767
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:55:48.794
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf ps7_cortexa9_0], Result: [null, {"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_1": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_2": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_3": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_4": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:55:48.798
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf ps7_cortexa9_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:55:48.822
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf ps7_cortexa9_1], Result: [null, {"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_1": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_2": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_3": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_4": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: main
!SESSION 2019-03-31 20:58:03.056 -----------------------------------------------
eclipse.buildId=2018.2
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Framework arguments:  -application com.xilinx.sdk.cmdline.service 36453
Command-line arguments:  -os linux -ws gtk -arch x86_64 -application com.xilinx.sdk.cmdline.service 36453 -data /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk

!ENTRY org.eclipse.core.resources 2 10035 2019-03-31 20:58:03.783
!MESSAGE The workspace exited with unsaved changes in the previous session; refreshing workspace to recover changes.

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:04.042
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:05.859
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:06.579
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:06.583
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:06.590
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:06.603
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, {"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_1": {"hier_name": "axi_uartlite_1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_2": {"hier_name": "axi_uartlite_2",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_3": {"hier_name": "axi_uartlite_3",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_4": {"hier_name": "axi_uartlite_4",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:06.606
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:06.612
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_1": {"name": "freertos10_xilinx",
"version": "1.1",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_1",
},
"standalone_v6_7": {"name": "standalone",
"version": "6.7",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/bsp/standalone_v6_7",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_1": {"name": "freertos10_xilinx",
"version": "1.1",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_1",
},
"standalone_v6_7": {"name": "standalone",
"version": "6.7",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/bsp/standalone_v6_7",
},
},
}]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:06.856
!MESSAGE XSCT Command: [::hsi::utils::write_sw_mss -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -sw ZYNQ_File_Operation_bsp -dir /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp -processor ps7_cortexa9_0 -os standalone], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:06.878
!MESSAGE XSCT command with result: [::hsi::utils::write_sw_mss -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -sw ZYNQ_File_Operation_bsp -dir /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp -processor ps7_cortexa9_0 -os standalone], Result: [null, ]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:06.914
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:06.915
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:06.915
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:06.916
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:06.917
!MESSAGE XSCT Command: [::hsi::utils::generate_bsp_sources /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.025
!MESSAGE XSCT command with result: [::hsi::utils::generate_bsp_sources /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp], Result: [null, ]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.064
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.065
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.065
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.066
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.068
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.069
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.069
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.074
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.076
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.077
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.077
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.078
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.079
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.079
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.079
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.080
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.081
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app openamp_echo_test -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.083
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app openamp_echo_test -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [{Format=This application requires OpenAMP and Libmetal libraries in the Board Support Package., Time=1554083887083, Code=1}, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.084
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.085
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.085
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.086
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.086
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.087
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.089
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.090
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.092
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app empty_application -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.094
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app empty_application -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [null, 1]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.095
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.096
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.096
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.098
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.098
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.099
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.107
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.109
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.109
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app zynq_fsbl -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.114
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app zynq_fsbl -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [{Format=This application requires xilffs library in the Board Support Package., Time=1554083887114, Code=1}, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.123
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.124
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.125
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.126
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.127
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.128
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.128
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.129
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.137
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app peripheral_tests -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.140
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app peripheral_tests -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [null, 1]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.140
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.141
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.142
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.143
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.143
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.144
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.144
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.145
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.147
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app ddr_self_refresh -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.150
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app ddr_self_refresh -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [{Format=This application is supported only for CortexR5 processor., Time=1554083887149, Code=1}, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.150
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.151
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.152
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.153
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.153
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.154
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.154
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.155
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.155
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app freertos_hello_world -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.158
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app freertos_hello_world -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [{Format=This application is supported only on the freertos10_xilinx., Time=1554083887158, Code=1}, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.159
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.160
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.160
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.161
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.161
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.162
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.164
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.164
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.165
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app mba_fs_boot -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.167
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app mba_fs_boot -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [{Format=This application is supported only for Microblaze processor., Time=1554083887167, Code=1}, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.168
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.169
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.169
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.170
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.172
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.172
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.173
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.175
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.175
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app openamp_matrix_multiply -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.178
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app openamp_matrix_multiply -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [{Format=This application requires OpenAMP and Libmetal libraries in the Board Support Package., Time=1554083887178, Code=1}, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.178
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.179
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.179
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.180
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.181
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.181
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.182
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.182
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.182
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app lwip_echo_server -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.189
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app lwip_echo_server -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [{Format=This application requires lwIP library in the Board Support Package., Time=1554083887188, Code=1}, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.190
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.191
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.191
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.192
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.192
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.193
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.193
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.194
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.196
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app freertos_lwip_udp_perf_server -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.201
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app freertos_lwip_udp_perf_server -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [{Format=This application is supported only on the FreeRTOS Board Support Package., Time=1554083887201, Code=1}, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.202
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.203
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.203
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.205
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.208
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.209
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.209
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.210
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.210
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.213
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app hello_world -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [null, 1]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.216
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.217
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.217
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:07.219
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:08.269
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:08.271
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:08.271
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:08.273
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:08.276
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf ps7_cortexa9_0], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:08.277
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf ps7_cortexa9_0], Result: [null, axi_uartlite_0 axi_uartlite_1 axi_uartlite_2 axi_uartlite_3 axi_uartlite_4 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_1 ps7_usb_0 ps7_xadc_0]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:08.277
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:08.283
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"axi_uartlite_0": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_1": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_2": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_3": {"name": "uartlite",
"ver": "3.2",
},
"axi_uartlite_4": {"name": "uartlite",
"ver": "3.2",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.4",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.0",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.5",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.3",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.3",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.7",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.3",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.0",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.4",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "3.9",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.1",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.1",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.5",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.0",
},
"ps7_uart_1": {"name": "uartps",
"ver": "3.6",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.4",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.2",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.6",
},
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:08.284
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:08.391
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, {"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_2": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_3": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uartlite_4": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"proc_sys_reset_0": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_uart_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartps_v3_6": {"name": "uartps",
"version": "3.6",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_qspi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"qspips_v3_4": {"name": "qspips",
"version": "3.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/qspips_v3_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_qspi_linear_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_6": {"name": "cpu_cortexa9",
"version": "2.6",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_cortexa9_1": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_cortexa9_v2_6": {"name": "cpu_cortexa9",
"version": "2.6",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"ddrps_v1_0": {"name": "ddrps",
"version": "1.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ethernet_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"emacps_v3_7": {"name": "emacps",
"version": "3.7",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emacps_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_usb_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"usbps_v2_4": {"name": "usbps",
"version": "2.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/usbps_v2_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"sdps_v3_5": {"name": "sdps",
"version": "3.5",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpio_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"gpiops_v3_3": {"name": "gpiops",
"version": "3.3",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"devcfg_v3_5": {"name": "devcfg",
"version": "3.5",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"xadcps_v2_2": {"name": "xadcps",
"version": "2.2",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"coresightps_dcc_v1_4": {"name": "coresightps_dcc",
"version": "1.4",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_3": {"name": "dmaps",
"version": "2.3",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scugic_v3_9": {"name": "scugic",
"version": "3.9",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scutimer_v2_1": {"name": "scutimer",
"version": "2.1",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"scuwdt_v2_1": {"name": "scuwdt",
"version": "2.1",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"dmaps_v2_3": {"name": "dmaps",
"version": "2.3",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:08.393
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:08.394
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:08.395
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:08.396
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:08.396
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:08.397
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:08.431
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:08.434
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:08.434
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:08.435
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:08.436
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:08.436
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:08.437
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:08.437
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:08.444
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -app hello_world -processor ps7_cortexa9_0 -os standalone -dir /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation/src], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 20:58:08.478
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -app hello_world -processor ps7_cortexa9_0 -os standalone -dir /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation/src], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 1 0 2019-03-31 20:59:32.571
!MESSAGE Executed Webtalk command
!SESSION 2019-03-31 21:00:44.996 -----------------------------------------------
eclipse.buildId=2018.2
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64 -data /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk

!ENTRY org.eclipse.ui 2 0 2019-03-31 21:00:46.337
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-03-31 21:00:46.337
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2019-03-31 21:00:46.814
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-03-31 21:00:46.814
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:00:49.726
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:00:49.726
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:00:51.493
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:00:51.493
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:00:51.494
!MESSAGE XSCT Command: [setws /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:00:51.494
!MESSAGE XSCT command with result: [setws /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk], Result: [null, ]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:00:51.506
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:00:51.508
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Sun Mar 31 20:15:10 2019",
"vivado_version": "2018.2",
"part": "xc7z020clg400-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:00:51.516
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:00:51.525
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, {"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_1": {"hier_name": "axi_uartlite_1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_2": {"hier_name": "axi_uartlite_2",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_3": {"hier_name": "axi_uartlite_3",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_4": {"hier_name": "axi_uartlite_4",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:00:51.529
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:00:51.542
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf ps7_cortexa9_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x42C00000",
"high": "0x42C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_1_S_AXI": {"name": "axi_uartlite_1",
"base": "0x42C10000",
"high": "0x42C1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_2_S_AXI": {"name": "axi_uartlite_2",
"base": "0x42C20000",
"high": "0x42C2FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_3_S_AXI": {"name": "axi_uartlite_3",
"base": "0x42C30000",
"high": "0x42C3FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_4_S_AXI": {"name": "axi_uartlite_4",
"base": "0x42C40000",
"high": "0x42C4FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_1": {"name": "ps7_uart_1",
"base": "0xE0001000",
"high": "0xE0001FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x3FFFFFFF",
"size": "1072693248",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:00:51.579
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:00:51.604
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf ps7_cortexa9_0], Result: [null, {"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_1": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_2": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_3": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_4": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:00:51.607
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf ps7_cortexa9_1], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:00:51.634
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf ps7_cortexa9_1], Result: [null, {"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_1": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_2": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_3": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_4": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_1": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:00:53.051
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:00:53.058
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-5
!SESSION 2019-03-31 21:02:58.569 -----------------------------------------------
eclipse.buildId=2018.2
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Framework arguments:  -application com.xilinx.sdk.cmdline.service 35837
Command-line arguments:  -os linux -ws gtk -arch x86_64 -application com.xilinx.sdk.cmdline.service 35837 -data /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:02:59.535
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:03:01.310
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:03:02.007
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:03:02.012
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:03:02.019
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:03:02.028
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, {"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_1": {"hier_name": "axi_uartlite_1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_2": {"hier_name": "axi_uartlite_2",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_3": {"hier_name": "axi_uartlite_3",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_4": {"hier_name": "axi_uartlite_4",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:03:02.033
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:03:02.039
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_1": {"name": "freertos10_xilinx",
"version": "1.1",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_1",
},
"standalone_v6_7": {"name": "standalone",
"version": "6.7",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/bsp/standalone_v6_7",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_1": {"name": "freertos10_xilinx",
"version": "1.1",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_1",
},
"standalone_v6_7": {"name": "standalone",
"version": "6.7",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/bsp/standalone_v6_7",
},
},
}]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:03:02.248
!MESSAGE XSCT Command: [::hsi::utils::write_sw_mss -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -sw ZYNQ_File_Operation_bsp -dir /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp -processor ps7_cortexa9_0 -os standalone], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:03:02.311
!MESSAGE XSCT command with result: [::hsi::utils::write_sw_mss -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -sw ZYNQ_File_Operation_bsp -dir /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp -processor ps7_cortexa9_0 -os standalone], Result: [{Format=ERROR: [Common 17-176] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss]
, Time=1554084182311, Code=1}, ]. Thread: Thread-12
!SESSION 2019-03-31 21:04:21.998 -----------------------------------------------
eclipse.buildId=2018.2
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Framework arguments:  -application com.xilinx.sdk.cmdline.service 35519
Command-line arguments:  -os linux -ws gtk -arch x86_64 -application com.xilinx.sdk.cmdline.service 35519 -data /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk

!ENTRY org.eclipse.core.resources 2 10035 2019-03-31 21:04:22.780
!MESSAGE The workspace exited with unsaved changes in the previous session; refreshing workspace to recover changes.

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:05:46.907
!MESSAGE XSCT Command: [::hsi::utils::closehw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:05:46.927
!MESSAGE XSCT command with result: [::hsi::utils::closehw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform_0/system.hdf], Result: [null, ]. Thread: ModalContext
!SESSION 2019-03-31 21:06:10.553 -----------------------------------------------
eclipse.buildId=2018.2
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Framework arguments:  -application com.xilinx.sdk.cmdline.service 45179
Command-line arguments:  -os linux -ws gtk -arch x86_64 -application com.xilinx.sdk.cmdline.service 45179 -data /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk

!ENTRY org.eclipse.core.resources 4 567 2019-03-31 21:06:11.305
!MESSAGE Workspace restored, but some problems occurred.
!SUBENTRY 1 org.eclipse.core.resources 4 567 2019-03-31 21:06:11.305
!MESSAGE Could not read metadata for 'RemoteSystemsTempFiles'.
!STACK 1
org.eclipse.core.internal.resources.ResourceException: The project description file (.project) for 'RemoteSystemsTempFiles' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.read(FileSystemResourceManager.java:907)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:904)
	at org.eclipse.core.internal.resources.SaveManager.restoreMetaInfo(SaveManager.java:884)
	at org.eclipse.core.internal.resources.SaveManager.restore(SaveManager.java:735)
	at org.eclipse.core.internal.resources.SaveManager.startup(SaveManager.java:1587)
	at org.eclipse.core.internal.resources.Workspace.startup(Workspace.java:2399)
	at org.eclipse.core.internal.resources.Workspace.open(Workspace.java:2156)
	at org.eclipse.core.resources.ResourcesPlugin.start(ResourcesPlugin.java:464)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at com.xilinx.sdk.loggers.ConsoleLoggerActivator.start(ConsoleLoggerActivator.java:36)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:774)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$3.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.startActivator(BundleContextImpl.java:767)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.start(BundleContextImpl.java:724)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.startWorker0(EquinoxBundle.java:932)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.startWorker(EquinoxBundle.java:309)
	at org.eclipse.osgi.container.Module.doStart(Module.java:581)
	at org.eclipse.osgi.container.Module.start(Module.java:449)
	at org.eclipse.osgi.framework.util.SecureAction.start(SecureAction.java:470)
	at org.eclipse.osgi.internal.hooks.EclipseLazyStarter.postFindLocalClass(EclipseLazyStarter.java:107)
	at org.eclipse.osgi.internal.loader.classpath.ClasspathManager.findLocalClass(ClasspathManager.java:529)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.findLocalClass(ModuleClassLoader.java:325)
	at org.eclipse.osgi.internal.loader.BundleLoader.findLocalClass(BundleLoader.java:345)
	at org.eclipse.osgi.internal.loader.sources.SingleSourcePackage.loadClass(SingleSourcePackage.java:36)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClassInternal(BundleLoader.java:419)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:372)
	at org.eclipse.osgi.internal.loader.BundleLoader.findClass(BundleLoader.java:364)
	at org.eclipse.osgi.internal.loader.ModuleClassLoader.loadClass(ModuleClassLoader.java:161)
	at java.lang.ClassLoader.loadClass(ClassLoader.java:357)
	at com.xilinx.sdk.cmdline.application.Service.<clinit>(Service.java:24)
	at sun.reflect.NativeConstructorAccessorImpl.newInstance0(Native Method)
	at sun.reflect.NativeConstructorAccessorImpl.newInstance(NativeConstructorAccessorImpl.java:62)
	at sun.reflect.DelegatingConstructorAccessorImpl.newInstance(DelegatingConstructorAccessorImpl.java:45)
	at java.lang.reflect.Constructor.newInstance(Constructor.java:423)
	at java.lang.Class.newInstance(Class.java:442)
	at org.eclipse.core.internal.registry.osgi.RegistryStrategyOSGI.createExecutableExtension(RegistryStrategyOSGI.java:184)
	at org.eclipse.core.internal.registry.ExtensionRegistry.createExecutableExtension(ExtensionRegistry.java:905)
	at org.eclipse.core.internal.registry.ConfigurationElement.createExecutableExtension(ConfigurationElement.java:243)
	at org.eclipse.core.internal.registry.ConfigurationElementHandle.createExecutableExtension(ConfigurationElementHandle.java:55)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:191)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)
!SUBENTRY 2 org.eclipse.core.resources 4 567 2019-03-31 21:06:11.306
!MESSAGE The project description file (.project) for 'RemoteSystemsTempFiles' is missing.  This file contains important information about the project.  The project will not function properly until this file is restored.

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:11.518
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:13.311
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-10

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:13.998
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.003
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.010
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.019
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, {"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_1": {"hier_name": "axi_uartlite_1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_2": {"hier_name": "axi_uartlite_2",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_3": {"hier_name": "axi_uartlite_3",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_4": {"hier_name": "axi_uartlite_4",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.022
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.028
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_1": {"name": "freertos10_xilinx",
"version": "1.1",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_1",
},
"standalone_v6_7": {"name": "standalone",
"version": "6.7",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/bsp/standalone_v6_7",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_1": {"name": "freertos10_xilinx",
"version": "1.1",
"desc": "FreeRTOS is a market leading open source RTOS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_1",
},
"standalone_v6_7": {"name": "standalone",
"version": "6.7",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/bsp/standalone_v6_7",
},
},
}]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.335
!MESSAGE XSCT Command: [::hsi::utils::write_sw_mss -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -sw ZYNQ_File_Operation_bsp -dir /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp -processor ps7_cortexa9_0 -os standalone], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.355
!MESSAGE XSCT command with result: [::hsi::utils::write_sw_mss -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -sw ZYNQ_File_Operation_bsp -dir /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp -processor ps7_cortexa9_0 -os standalone], Result: [null, ]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.389
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.391
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.391
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.392
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.392
!MESSAGE XSCT Command: [::hsi::utils::generate_bsp_sources /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp], Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.504
!MESSAGE XSCT command with result: [::hsi::utils::generate_bsp_sources /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp], Result: [null, ]. Thread: Thread-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.542
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.543
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.543
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.544
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.546
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.547
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.547
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.552
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
},
"xilkernel_thread_demo": {"userdefname": "Xilkernel POSIX Threads Demo",
"description": "This Xilkernel based application provides a simple example of how to create multiple POSIX threads and synchronize with them when they are complete. This example creates an initial master thread. The master thread creates 4 worker threads that go off to compute parts of a sum and return the partial sum as the result. The master thread accumulates the partial sums and prints the result. This example can serve as your starting point for your end application thread structure.",
"supp_proc": "microblaze",
"supp_os": "xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/xilkernel_thread_demo",
"os": "standalone",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "",
"supp_os": "",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze",
"supp_os": "standalone xilkernel",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze",
"supp_os": "linux",
"path": "/opt/Xilinx/SDK/2018.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
},
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.554
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.556
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.556
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.557
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.558
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.558
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.559
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.559
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.560
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app openamp_echo_test -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.564
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app openamp_echo_test -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [{Format=This application requires OpenAMP and Libmetal libraries in the Board Support Package., Time=1554084374563, Code=1}, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.564
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.565
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.566
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.572
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.572
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.573
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.573
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.574
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.576
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app empty_application -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.579
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app empty_application -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [null, 1]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.588
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.595
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.596
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.600
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.600
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.601
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.601
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.602
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.604
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app zynq_fsbl -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.608
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app zynq_fsbl -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [{Format=This application requires xilffs library in the Board Support Package., Time=1554084374608, Code=1}, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.609
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.610
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.612
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.613
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.616
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.617
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.620
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.621
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.622
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app peripheral_tests -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.624
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app peripheral_tests -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [null, 1]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.625
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.626
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.626
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.627
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.627
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.628
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.628
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.628
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.629
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app ddr_self_refresh -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.631
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app ddr_self_refresh -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [{Format=This application is supported only for CortexR5 processor., Time=1554084374630, Code=1}, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.631
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.632
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.632
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.633
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.634
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.634
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.634
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.635
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.635
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app freertos_hello_world -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.639
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app freertos_hello_world -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [{Format=This application is supported only on the freertos10_xilinx., Time=1554084374638, Code=1}, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.639
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.640
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.640
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.642
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.642
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.643
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.644
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.644
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.645
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app mba_fs_boot -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.648
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app mba_fs_boot -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [{Format=This application is supported only for Microblaze processor., Time=1554084374647, Code=1}, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.648
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.649
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.650
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.651
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.652
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.652
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.653
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.653
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.656
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app openamp_matrix_multiply -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.658
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app openamp_matrix_multiply -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [{Format=This application requires OpenAMP and Libmetal libraries in the Board Support Package., Time=1554084374658, Code=1}, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.659
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.660
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.662
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.663
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.663
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.664
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.664
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.665
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.665
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app lwip_echo_server -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.670
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf -os standalone -processor ps7_cortexa9_0 -app lwip_echo_server -sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss -arch {}], Result: [{Format=This application requires lwIP library in the Board Support Package., Time=1554084374669, Code=1}, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.670
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.671
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss ], Result: [null, ]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.672
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.673
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "6.7",
}]. Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.676
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Thread: Thread-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-31 21:06:14.676
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/zhenyu/FPGA/ZYNQGit/File_WRRD/sdk/ZYNQ_File_Operation_hw_platform/system.hdf], Result: [null, ]. Thread: Thread-24
