============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  07:07:52 pm
  Module:                 carry_select_adder_461012_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-36 ps) Path Delay Check
     Startpoint: (F) A[21]
       Endpoint: (R) S[31]

                   Capture    Launch  
      Path Delay:+    1870         -  
      Drv Adjust:+       0         0  
         Arrival:=    1870            
                                      
   Required Time:=    1870            
       Data Path:-    1906            
           Slack:=     -36            

Exceptions/Constraints:
  max_delay             1870            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  A[21]                                                   -       -     F     (arrival)                      2  5.9  1000     0       0    (-,-) 
  g4689/X                                                 -       A->X  F     sky130_fd_sc_hd__clkbuf_1      1  6.1    64   328     328    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[1].FA/g188/Y       -       A->Y  R     sky130_fd_sc_hd__clkinv_2      2  8.9    42    61     390    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[1].FA/g183__6417/Y -       A->Y  F     sky130_fd_sc_hd__nand2_1       1  5.5    49    57     447    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[1].FA/g181__1666/Y -       B->Y  R     sky130_fd_sc_hd__nand2_2       1 10.1    72    84     531    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[1].FA/g179__2883/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    42    55     586    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[2].FA/g124__6260/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    58     644    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[2].FA/g122__2398/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     695    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[3].FA/g124__1617/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     751    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[3].FA/g122__6783/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    40    50     801    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[4].FA/g124__6131/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57     859    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[4].FA/g122__8246/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     909    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[5].FA/g124__9315/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     965    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[5].FA/g122__4733/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1016    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[6].FA/g124__6417/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1072    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[6].FA/g122__1666/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1122    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[7].FA/g124__8428/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1179    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[7].FA/g122__6260/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1229    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[8].FA/g124__1705/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1286    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[8].FA/g122__1617/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1336    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[9].FA/g128__5115/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1393    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[9].FA/g126__6131/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 13.6    41    53    1446    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[10].FA/g15/Y       -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    58    1504    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[10].FA/g14/Y       -       A->Y  F     sky130_fd_sc_hd__nand2_4       3 11.0    38    49    1553    (-,-) 
  CSA_BLOCKS[3].RCA_C1/full_adder_loop[11].FA/g36/Y       -       A2->Y R     sky130_fd_sc_hd__o21ai_2       1  5.9   116   120    1673    (-,-) 
  g12/Y                                                   -       A->Y  F     sky130_fd_sc_hd__nand2_2       1 17.6    86   103    1775    (-,-) 
  g4772/Y                                                 -       B->Y  R     sky130_fd_sc_hd__nand2_8       1 51.3   109   130    1905    (-,-) 
  S[31]                                                   <<<     -     R     (port)                         -    -     -     0    1906    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------

