<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230007770A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230007770</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17941761</doc-number><date>20220909</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>JP</country><doc-number>2020-052849</doc-number><date>20200324</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>05</class><subclass>K</subclass><main-group>1</main-group><subgroup>11</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>05</class><subclass>K</subclass><main-group>1</main-group><subgroup>111</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>05</class><subclass>K</subclass><main-group>2201</main-group><subgroup>10106</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>05</class><subclass>K</subclass><main-group>2201</main-group><subgroup>10128</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">WIRING SUBSTRATE AND DISPLAY DEVICE</invention-title><us-related-documents><continuation><relation><parent-doc><document-id><country>US</country><doc-number>PCT/JP2021/001597</doc-number><date>20210119</date></document-id><parent-status>PENDING</parent-status></parent-doc><child-doc><document-id><country>US</country><doc-number>17941761</doc-number></document-id></child-doc></relation></continuation></us-related-documents><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>Japan Display Inc.</orgname><address><city>Tokyo</city><country>JP</country></address></addressbook><residence><country>JP</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>TAKEMASA</last-name><first-name>Kenichi</first-name><address><city>Tokyo</city><country>JP</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>NAKANO</last-name><first-name>Yasushi</first-name><address><city>Tokyo</city><country>JP</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A wiring substrate includes a substrate, an insulating film stacked on the substrate, an anode pad stacked on a first surface of the insulating film and electrically coupled to an anode of an inorganic light-emitting diode, a cathode pad stacked on the first surface of the insulating film and electrically coupled to a cathode of the inorganic light-emitting diode, and an auxiliary pad provided to the first surface of the insulating film and having electrical conductivity. The auxiliary pad is disposed in a floating state near an end of the anode pad and the cathode pad.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="100.84mm" wi="158.75mm" file="US20230007770A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="205.32mm" wi="141.99mm" file="US20230007770A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="154.01mm" wi="151.05mm" file="US20230007770A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="202.35mm" wi="151.98mm" orientation="landscape" file="US20230007770A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="210.31mm" wi="126.32mm" orientation="landscape" file="US20230007770A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="193.04mm" wi="140.72mm" orientation="landscape" file="US20230007770A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="120.73mm" wi="126.83mm" file="US20230007770A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="234.53mm" wi="152.40mm" file="US20230007770A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="198.29mm" wi="139.78mm" orientation="landscape" file="US20230007770A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="210.23mm" wi="150.11mm" orientation="landscape" file="US20230007770A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="210.23mm" wi="143.26mm" orientation="landscape" file="US20230007770A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="209.89mm" wi="128.78mm" file="US20230007770A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="204.05mm" wi="128.78mm" file="US20230007770A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="207.60mm" wi="152.32mm" file="US20230007770A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading><p id="p-0002" num="0001">This application is a continuation of International Patent Application No. PCT/JP2021/001597 filed on Jan. 19, 2021 which designates the United States, incorporated herein by reference, and which claims the benefit of priority from Japanese Patent Application No. 2020-052849 filed on Mar. 24, 2020, incorporated herein by reference.</p><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="tail"?><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0002" level="1">BACKGROUND</heading><heading id="h-0003" level="1">1. Technical Field</heading><p id="p-0003" num="0002">The present disclosure relates to a wiring substrate and a display device.</p><heading id="h-0004" level="1">2. Description of the Related Art</heading><p id="p-0004" num="0003">Widely known are various display devices, including inorganic EL displays provided with inorganic light-emitting diodes (mini-LEDs or micro-LEDs) as described in Japanese Translation of PCT International Application Publication No. 2017-529557. Inorganic EL displays include an array substrate serving as a wiring substrate in which thin-film transistors (TFTs) are arrayed. As described in the specification of US Patent Application Publication No. 2018/0145236 and the specification of CN Patent Application Publication No. 110190085, the array substrate includes pads (electrodes) to which the anode and the cathode of the inorganic light-emitting diode are bonded. Thus, the anode, the cathode, and the pads constitute a coupling part for coupling the array substrate and the inorganic light-emitting diode.</p><p id="p-0005" num="0004">If the mounting position of the inorganic light-emitting diode is misaligned with respect to the wiring substrate (array substrate), the contact area of the anode or the cathode with the pad is reduced. This results in increased resistance of the coupling part and is not desirable. In particular, small-sized parts, such as mini-LEDs and micro-LEDs, have a small tolerance for misalignment and are likely to lead to an increase in resistance of the coupling part.</p><p id="p-0006" num="0005">An object of the present disclosure is to provide a wiring substrate and a display device that can suppress an increase in resistance of a coupling part if the mounting position of an inorganic light-emitting diode is misaligned with respect to a predetermined position.</p><heading id="h-0005" level="1">SUMMARY</heading><p id="p-0007" num="0006">A wiring substrate according to an embodiment of the present disclosure includes a substrate, an insulating film stacked on the substrate, an anode pad stacked on a first surface of the insulating film and electrically coupled to an anode of an inorganic light-emitting diode, a cathode pad stacked on the first surface of the insulating film and electrically coupled to a cathode of the inorganic light-emitting diode, and an auxiliary pad provided to the first surface of the insulating film and having electrical conductivity. The auxiliary pad is disposed in a floating state near an end of the anode pad and the cathode pad.</p><p id="p-0008" num="0007">A display device according to an embodiment of the present disclosure includes the wiring substrate, and an inorganic light-emitting diode bonded by pressing the anode and the cathode against the anode pad and the cathode pad that are melted. The auxiliary pad has a bulge coupled to the anode pad or the cathode pad disposed adjacently to the auxiliary pad in the planar direction or coupled to another auxiliary pad disposed adjacently to the auxiliary pad in the planar direction.</p><p id="p-0009" num="0008">A display device according to an embodiment of the present disclosure includes the wiring substrate, an anisotropic conductive film including a plurality of metal particles and stacked over the anode pad, the cathode pad, and the auxiliary pad, and an anode of an inorganic light-emitting diode bonded by pressing the anode and the cathode against the anisotropic conductive film that is melted. The inorganic light-emitting diode is electrically coupled to the anode pad, the cathode pad, and the auxiliary pad via the metal particles, and the auxiliary pad is electrically coupled to the anode pad and the cathode pad via the metal particles.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0006" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a plan view schematically illustrating a display device according to a first embodiment;</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a circuit diagram of a pixel circuit of the display device;</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a sectional view along line III-III&#x2032; of <figref idref="DRAWINGS">FIG. <b>1</b></figref>;</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is an enlarged view of a coupling part between an array substrate and a light-emitting element;</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a plan view of <figref idref="DRAWINGS">FIG. <b>4</b></figref>;</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a view of a state where a fifth auxiliary pad according to the first embodiment is crushed by an anode <b>3</b><i>b; </i></p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a view of a case where the light-emitting element is mounted with its center in a first direction misaligned closer to a first pad;</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a view of a case where the light-emitting element is mounted with its center in the first direction misaligned closer to a second pad;</p><p id="p-0018" num="0017"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is an enlarged view of the coupling part between the array substrate and the light-emitting element in the display device according to a second embodiment;</p><p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is an enlarged view of a state where the light-emitting element is yet to be bonded to the array substrate in the display device according to a third embodiment;</p><p id="p-0020" num="0019"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is an enlarged view of a state where the light-emitting element is bonded to the array substrate in the display device according to the third embodiment;</p><p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a plan view of the auxiliary pads according to a first modification;</p><p id="p-0022" num="0021"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a plan view of the auxiliary pads according to a second modification;</p><p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. <b>14</b></figref> is a plan view of the auxiliary pads according to a third modification;</p><p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. <b>15</b></figref> is a plan view of the auxiliary pads according to a fourth modification;</p><p id="p-0025" num="0024"><figref idref="DRAWINGS">FIG. <b>16</b></figref> is a plan view of the auxiliary pads according a fifth modification; and</p><p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. <b>17</b></figref> is a plan view of the auxiliary pads according to a sixth modification.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0007" level="1">DETAILED DESCRIPTION</heading><p id="p-0027" num="0026">Exemplary aspects (embodiments) to embody the present disclosure are described below in greater detail with reference to the accompanying drawings. The contents described in the embodiments below are not intended to limit the present disclosure. Components described below include components easily conceivable by those skilled in the art and components substantially identical therewith. Furthermore, the components described below may be appropriately combined. What is disclosed herein is given by way of example only, and appropriate modifications made without departing from the spirit of the present disclosure and easily conceivable by those skilled in the art naturally fall within the scope of the present disclosure. To simplify the explanation, the drawings may possibly illustrate the width, the thickness, the shape, and other elements of each unit more schematically than the actual aspect. These elements, however, are given by way of example only and are not intended to limit interpretation of the present disclosure. In the present specification and the drawings, components similar to those previously described with reference to previous drawings are denoted by like reference numerals, and detailed explanation thereof may be appropriately omitted.</p><heading id="h-0008" level="1">First Embodiment</heading><p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a plan view schematically illustrating a display device according to a first embodiment. As illustrated in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, a display device <b>1</b> includes an array substrate <b>2</b>, a plurality of pixels Pix, drive circuits <b>12</b>, a drive integrated circuit (IC) <b>200</b>, and cathode wiring <b>26</b>. The array substrate <b>2</b> is a wiring substrate for driving the pixels Pix. The array substrate <b>2</b> is also called a backplane or an active matrix substrate. The wiring substrate according to the present disclosure is not limited to the array substrate <b>2</b>. The array substrate <b>2</b> includes a substrate <b>21</b>, first transistors Tr<b>1</b>, second transistors Tr<b>2</b>, transistors TrG (refer to <figref idref="DRAWINGS">FIG. <b>4</b></figref>), and various kinds of wiring, for example. The first transistor Tr<b>1</b>, the second transistor Tr<b>2</b>, and the like are switching elements provided to each pixel Pix. The transistor TrG is a switching element included in the drive circuits <b>12</b>.</p><p id="p-0029" num="0028">As illustrated in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the display device <b>1</b> has a display region AA and a peripheral region GA. The display region AA is positioned overlapping the pixels Pix and displays an image. The peripheral region GA does not overlap the pixels Pix and is positioned outside the display region AA.</p><p id="p-0030" num="0029">The pixels Pix are arrayed in a first direction Dx and a second direction Dy in the display region AA of the substrate <b>21</b>. The first direction Dx and the second direction Dy are parallel to the surface of the substrate <b>21</b>. The direction parallel to the plane including the first direction Dx and the second direction Dy may be referred to as a planar direction. The first direction Dx is orthogonal to the second direction Dy. Therefore, the second direction Dy may be referred to as an orthogonal direction. The first direction Dx may intersect the second direction Dy without being orthogonal thereto. A third direction Dz is orthogonal to the first direction Dx and the second direction Dy and may be referred to as a stacking direction.</p><p id="p-0031" num="0030">The drive circuit <b>12</b> is a circuit that drives a plurality of gate lines based on various control signals from the drive IC <b>200</b>. The gate lines include a first gate line GCL<b>1</b> and a second gate line GCL<b>2</b> illustrated in <figref idref="DRAWINGS">FIG. <b>2</b></figref>. The drive circuits <b>12</b> sequentially or simultaneously select a plurality of gate lines and supply gate drive signals to the selected gate lines. Thus, the drive circuits <b>12</b> select the pixels Pix coupled to the gate lines.</p><p id="p-0032" num="0031">The drive IC <b>200</b> is a circuit that controls display on the display device <b>1</b>. The drive IC <b>200</b> is mounted on the peripheral region GA of the substrate <b>21</b> as chip on glass (COG). The configuration is not limited thereto, and the drive IC <b>200</b> may be mounted on a flexible printed circuit board or a rigid circuit board coupled to the peripheral region GA of the substrate <b>21</b> as chip on film (COF).</p><p id="p-0033" num="0032">The cathode wiring <b>26</b> is provided in the peripheral region GA of the substrate <b>21</b>. The cathode wiring <b>26</b> is provided surrounding the pixels Pix in the display region AA and the drive circuits <b>12</b> in the peripheral region GA. Cathodes of a plurality of light-emitting elements <b>3</b> are coupled to the common cathode wiring <b>26</b> and are supplied with a ground potential, for example.</p><p id="p-0034" num="0033">Each pixel Pix includes a light-emitting element <b>3</b>. The light-emitting elements <b>3</b> are provided corresponding to the respective pixels Pix and include a first light-emitting element <b>3</b>R, a second light-emitting element <b>3</b>G, and a third light-emitting element <b>3</b>B that output light in different colors. The first light-emitting element <b>3</b>R outputs red light. The second light-emitting element <b>3</b>G outputs green light. The third light-emitting element <b>3</b>B outputs blue light. In the following explanation, the first light-emitting element <b>3</b>R, the second light-emitting element <b>3</b>G, and the third light-emitting element <b>3</b>B are simply referred to as the light-emitting elements <b>3</b> when they need not be distinguished from one another. The pixels Pix may include four or more light-emitting elements <b>3</b> and output different light in four or more colors.</p><p id="p-0035" num="0034">In the array of the pixels Pix, the pixel Pix including the first light-emitting element <b>3</b>R, the pixel Pix including the second light-emitting element <b>3</b>G, and the pixel Pix including the third light-emitting element <b>3</b>B are repeatedly arrayed in this order in the first direction Dx. In other words, the first light-emitting element <b>3</b>R, the second light-emitting element <b>3</b>G, and the third light-emitting element <b>3</b>B are repeatedly arrayed in this order in the first direction Dx. The first light-emitting elements <b>3</b>R, the second light-emitting elements <b>3</b>G, and the third light-emitting elements <b>3</b>B are each arrayed in the second direction Dy.</p><p id="p-0036" num="0035">The light-emitting element <b>3</b> is an inorganic light-emitting diode (LED) chip having a size of approximately 3 &#x3bc;m to 300 &#x3bc;m in planar view and is called a micro-LED. A display device including micro-LEDs in the respective pixels is also called a micro-LED display device. The term &#x201c;micro&#x201d; of the micro-LED is not intended to limit the size of the inorganic light-emitting diode. The light-emitting element <b>3</b> may be a mini-LED.</p><p id="p-0037" num="0036"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a circuit diagram of a pixel circuit of the display device. A pixel circuit <b>28</b> is a drive circuit that drives the light-emitting element <b>3</b>. As illustrated in <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the pixel circuit <b>28</b> includes a plurality of switching elements (the first transistor Tr<b>1</b>, the second transistor Tr<b>2</b>, a third transistor Tr<b>3</b>, and a fourth transistor Tr<b>4</b>), the first gate line GCL<b>1</b>, the second gate line GCL<b>2</b>, a signal line SGL, and a power supply line LVdd. Each transistor is a thin-film transistor (TFT).</p><p id="p-0038" num="0037">The first transistor Tr<b>1</b> is a TFT for driving. The second transistor Tr<b>2</b> is a TFT for switching between an emitting period and a non-emitting period. The third transistor Tr<b>3</b> and the fourth transistor Tr<b>4</b> are TFTs for switching an electric current. The signal line SGL is coupled to a constant current source. The power supply line LVdd is coupled to a constant voltage source.</p><p id="p-0039" num="0038">Holding capacitance CS<b>1</b> is formed between the drain of the second transistor Tr<b>2</b> and the anode of the light-emitting element <b>3</b>. Holding capacitance CS<b>2</b> is formed between the anode of the light-emitting element <b>3</b> and the power supply line LVdd. With the holding capacitance CS<b>1</b> and the holding capacitance CS<b>2</b>, the pixel circuit <b>28</b> suppresses fluctuations in the gate voltage due to parasitic capacitance and leakage current in the second transistor Tr<b>2</b>.</p><p id="p-0040" num="0039">In the non-emitting period, the drive circuits <b>12</b> (refer to <figref idref="DRAWINGS">FIG. <b>1</b></figref>) set the electric potential of the first gate line GCL<b>1</b> at a high level and set the electric potential of the second gate line GCL<b>2</b> at a low level. As a result, the second transistor Tr<b>2</b> and the third transistor Tr<b>3</b> are turned on, and the fourth transistor Tr<b>4</b> is turned off. The anode of the light-emitting element <b>3</b> is supplied with an electric current Idata from the signal line SGL.</p><p id="p-0041" num="0040">In the emitting period, the drive circuits <b>12</b> (refer to <figref idref="DRAWINGS">FIG. <b>1</b></figref>) set the electric potential of the first gate line GCL<b>1</b> at a low level and set the electric potential of the second gate line GCL<b>2</b> at a high level. As a result, the second transistor Tr<b>2</b> and the third transistor Tr<b>3</b> are turned off, and the fourth transistor Tr<b>4</b> is turned on. The anode of the light-emitting element <b>3</b> is supplied with an electric current Id from the constant power supply line LVdd. The configuration illustrated in <figref idref="DRAWINGS">FIG. <b>2</b></figref> is given by way of example only, and the configuration of the pixel circuit <b>28</b> and the operation of the display device <b>1</b> can be appropriately modified.</p><p id="p-0042" num="0041"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a sectional view along line III-III&#x2032; of <figref idref="DRAWINGS">FIG. <b>1</b></figref>. As illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the light-emitting element <b>3</b> is provided on the array substrate <b>2</b>. The array substrate <b>2</b> includes the substrate <b>21</b>, switching elements, such as the first transistor Tr<b>1</b> and the second transistor Tr<b>2</b>, various kinds of wiring, and various kinds of insulating films. In the peripheral region GA of the substrate <b>21</b>, the transistor TrG included in the drive circuits <b>12</b> is provided as a plurality of transistors. The substrate <b>21</b> is an insulating substrate and is a glass substrate, a resin substrate, or a resin film, for example.</p><p id="p-0043" num="0042">In the present specification, a direction from the substrate <b>21</b> toward an upper surface <b>27</b><i>a </i>of a planarization film <b>27</b> in a direction perpendicular to the surface of the substrate <b>21</b> is referred to as an &#x201c;upper side&#x201d;. A direction from the upper surface <b>27</b><i>a </i>of the planarization film <b>27</b> toward the substrate <b>21</b> is referred to as a &#x201c;lower side&#x201d;. The term &#x201c;plan view&#x201d; indicates a view seen from a direction perpendicular to the surface of the substrate <b>21</b>.</p><p id="p-0044" num="0043">The first transistor Tr<b>1</b>, the second transistor Tr<b>2</b>, and the transistor TrG are provided on one surface of the substrate <b>21</b>. The first transistor Tr<b>1</b> includes a semiconductor <b>61</b>, a source electrode <b>62</b>, a drain electrode <b>63</b>, a first gate electrode <b>64</b>A, and a second gate electrode <b>64</b>B. The first gate electrode <b>64</b>A is provided on the substrate <b>21</b> with a first insulating film <b>91</b> interposed therebetween. Insulating films, such as the first insulating film <b>91</b>, are made of inorganic insulating material, such as a silicon oxide film (SiO), a silicon nitride film (SiN), and a silicon oxynitride film (SiON). Each inorganic insulating film is not limited to a single layer and may be a multilayered film.</p><p id="p-0045" num="0044">A second insulating film <b>92</b> is provided on the first insulating film <b>91</b> to cover the first gate electrode <b>64</b>A. The semiconductor <b>61</b> is provided on the second insulating film <b>92</b>. A third insulating film <b>93</b> is provided on the second insulating film <b>92</b> to cover the semiconductor <b>61</b>. The second gate electrode <b>64</b>B is provided on the third insulating film <b>93</b>. The semiconductor <b>61</b> is provided between the first gate electrode <b>64</b>A and the second gate electrode <b>64</b>B in the third direction Dz. In the semiconductor <b>61</b>, a channel region is formed at a part sandwiched between the first gate electrode <b>64</b>A and the second gate electrode <b>64</b>B.</p><p id="p-0046" num="0045">In the example illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the first transistor Tr<b>1</b> has what is called a dual-gate structure. The first transistor Tr<b>1</b>, however, may have a bottom-gate structure provided not with the second gate electrode <b>64</b>B but with the first gate electrode <b>64</b>A alone or a top-gate structure provided not with the first gate electrode <b>64</b>A but with the second gate electrode <b>64</b>B alone.</p><p id="p-0047" num="0046">The semiconductor <b>61</b> is made of amorphous silicon, microcrystalline oxide semiconductor, amorphous oxide semiconductor, polycrystalline silicon, low-temperature polycrystalline silicon (LTPS), or gallium nitride (GaN), for example. Examples of the oxide semiconductor include, but are not limited to, IGZO, zinc oxide (ZnO), ITZO, etc. IGZO is indium gallium zinc oxide. ITZO is indium tin zinc oxide.</p><p id="p-0048" num="0047">A fourth insulating film <b>94</b> is provided on the third insulating film <b>93</b> to cover the second gate electrode <b>64</b>B. The source electrode <b>62</b> and the drain electrode <b>63</b> are provided on the fourth insulating film <b>94</b>. In the configuration according to the present embodiment, the source electrode <b>62</b> is electrically coupled to the semiconductor <b>61</b> through a contact hole H<b>5</b>. The drain electrode <b>63</b> is electrically coupled to the semiconductor <b>61</b> through a contact hole H<b>3</b>.</p><p id="p-0049" num="0048">A fifth insulating film <b>95</b> is provided on the fourth insulating film <b>94</b> to cover the source electrode <b>62</b> and the drain electrode <b>63</b>. The fifth insulating film <b>95</b> is a planarization film that planarizes recesses and protrusions formed by the first transistor Tr<b>1</b> and various kinds of wiring.</p><p id="p-0050" num="0049">The second transistor Tr<b>2</b> includes a semiconductor <b>65</b>, a source electrode <b>66</b>, a drain electrode <b>67</b>, a first gate electrode <b>68</b>A, and a second gate electrode <b>68</b>B. The second transistor Tr<b>2</b> has a layer structure similar to that of the first transistor Tr<b>1</b>, and detailed description thereof is omitted. The drain electrode <b>67</b> of the second transistor Tr<b>2</b> is electrically coupled to coupling wiring <b>69</b> through a contact hole H<b>8</b>. The coupling wiring <b>69</b> is coupled to the first gate electrode <b>64</b>A and the second gate electrode <b>64</b>B of the first transistor Tr<b>1</b>.</p><p id="p-0051" num="0050">While the semiconductor <b>65</b>, the source electrode <b>66</b>, the drain electrode <b>67</b>, the first gate electrode <b>68</b>A, and the second gate electrode <b>68</b>B are provided in the same layers as those of the semiconductor <b>61</b>, the source electrode <b>62</b>, the drain electrode <b>63</b>, the first gate electrode <b>64</b>A, and the second gate electrode <b>64</b>B of the first transistor Tr<b>1</b>, respectively, they may be provided in different layers.</p><p id="p-0052" num="0051">The transistor TrG includes a semiconductor <b>71</b>, a source electrode <b>72</b>, a drain electrode <b>73</b>, a first gate electrode <b>74</b>A, and a second gate electrode <b>74</b>B. The transistor TrG is a switching element included in the drive circuits <b>12</b>. The transistor TrG also has a layer structure similar to that of the first transistor Tr<b>1</b>, and a detailed description thereof is omitted. The third transistor Tr<b>3</b> and the fourth transistor Tr<b>4</b> (refer to <figref idref="DRAWINGS">FIG. <b>2</b></figref>) also have a layer structure similar to that of the first transistor Tr<b>1</b>.</p><p id="p-0053" num="0052"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is an enlarged view of a coupling part between the array substrate and the light-emitting element. The light-emitting element <b>3</b> includes a light-emitting layer composed of an n-type cladding layer, an active layer, and a p-type cladding layer stacked in order and is made of compound semiconductor, such as gallium nitride (GaN) and aluminum indium phosphorus (AlInP). As illustrated in <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the light-emitting element <b>3</b> has what is called a face-down structure in which a cathode <b>3</b><i>a </i>coupled to the n-type cladding layer and an anode <b>3</b><i>b </i>coupled to the p-type cladding layer are provided at the lower part. The light-emitting element <b>3</b> may be made of a known LED chip.</p><p id="p-0054" num="0053">As illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the array substrate <b>2</b> includes a first electrode <b>22</b>, a second electrode <b>23</b>, a third electrode <b>24</b>, a fourth electrode <b>25</b>, and a plurality of auxiliary pads <b>30</b>.</p><p id="p-0055" num="0054">The first electrode <b>22</b> and the second electrode <b>23</b> are provided between the substrate <b>21</b> and the light-emitting element <b>3</b>. The first electrode <b>22</b> is provided on a first surface <b>96</b><i>a </i>of a sixth insulating film <b>96</b> and is electrically coupled to the cathode wiring <b>26</b> (refer to <figref idref="DRAWINGS">FIG. <b>1</b></figref>) provided in the peripheral region GA. As illustrated in <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the first electrode <b>22</b> is coupled to the cathode <b>3</b><i>a </i>of the light-emitting element <b>3</b>. The first electrode <b>22</b> includes a first pad <b>22</b><i>a </i>as an electrode bonded to the cathode <b>3</b><i>a </i>of the light-emitting element <b>3</b>. The first pad <b>22</b><i>a </i>is bonded to the cathode <b>3</b><i>a </i>of the light-emitting element <b>3</b> by welding. In other words, the first pad <b>22</b><i>a </i>is heated and melted by a laser device or the like in bonding. Subsequently, the end of the cathode <b>3</b><i>a </i>of the light-emitting element <b>3</b> is thrust into and bonded to the melted first pad <b>22</b><i>a</i>. The first pad <b>22</b><i>a </i>may be referred to as a cathode pad.</p><p id="p-0056" num="0055">The second electrode <b>23</b> is coupled to the anode <b>3</b><i>b </i>of the light-emitting element <b>3</b>. The second electrode <b>23</b> includes a second pad <b>23</b><i>a </i>as an electrode bonded to the anode <b>3</b><i>b </i>of the light-emitting element <b>3</b>. Similarly to the cathode <b>3</b><i>a</i>, the second pad <b>23</b><i>a </i>is bonded to the anode <b>3</b><i>b </i>of the light-emitting element <b>3</b> by welding. The second pad <b>23</b><i>a </i>may be referred to as an anode pad. The second electrode <b>23</b> is provided on the first surface <b>96</b><i>a </i>of the sixth insulating film <b>96</b>. As illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the second electrode <b>23</b> is coupled to the third electrode <b>24</b> through a contact hole H<b>7</b>.</p><p id="p-0057" num="0056">The third electrode <b>24</b> is provided on the fifth insulating film <b>95</b> and is electrically coupled to the drain electrode <b>63</b> through a contact hole H<b>2</b>. Thus, the second electrode <b>23</b> and the third electrode <b>24</b> couples the anode of the light-emitting element <b>3</b> to the drain electrode <b>63</b> of the first transistor Tr<b>1</b>. The fourth electrode <b>25</b> is provided in the same layer as that of the third electrode <b>24</b> and is electrically coupled to the source electrode <b>62</b> through a contact hole H<b>4</b>.</p><p id="p-0058" num="0057">The fourth electrode <b>25</b> extends on the fifth insulating film <b>95</b> and faces the first electrode <b>22</b> with the sixth insulating film <b>96</b> interposed therebetween in the third direction Dz. As a result, capacitance is formed between the first electrode <b>22</b> and the fourth electrode <b>25</b>. The capacitance formed between the first electrode <b>22</b> and the fourth electrode <b>25</b> is used as the holding capacitance CS in the pixel circuit <b>28</b>.</p><p id="p-0059" num="0058">A seventh insulating film <b>97</b> is provided on the first electrode <b>22</b>, the second electrode <b>23</b>, and the sixth insulating film <b>96</b>. The seventh insulating film <b>97</b> has an opening <b>97</b><i>a </i>through which the first electrode <b>22</b> and the second electrodes <b>23</b> can be coupled to the light-emitting element <b>3</b>.</p><p id="p-0060" num="0059">The planarization film <b>27</b> is provided on the seventh insulating film <b>97</b>. The planarization film <b>27</b> is provided from the display region AA to the peripheral region GA. The planarization film <b>27</b> is a translucent organic insulating film and is made of resin material, such as silicone resin, epoxy resin, acrylic resin, and polyimide resin. A cover <b>5</b> made of a light-transmitting member, such as glass, is provided on the planarization film <b>27</b>.</p><p id="p-0061" num="0060">As illustrated in <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the auxiliary pads <b>30</b> are made of conductive material and have electrical conductivity. The auxiliary pads <b>30</b> according to the present embodiment are made of metal material that melts by being heated by a laser device or the like. The auxiliary pads <b>30</b> are provided on the first surface <b>96</b><i>a </i>of the sixth insulating film <b>96</b>. The auxiliary pads <b>30</b> are disposed between the first pad <b>22</b><i>a </i>and the second pad <b>23</b><i>a </i>and near the ends of the first pad <b>22</b><i>a </i>and the second pad <b>23</b><i>a</i>. Being disposed near the ends of the first pad <b>22</b><i>a </i>and the second pad <b>23</b><i>a </i>means being disposed in the range exposed from the opening <b>97</b><i>a </i>of the seventh insulating film <b>97</b> and being separated from the ends of the first pad <b>22</b><i>a </i>and the second pad <b>23</b><i>a </i>to such an extent that electrical insulation from the first pad <b>22</b><i>a </i>and the second pad <b>23</b><i>a </i>can be secured. If the auxiliary pads <b>30</b> are not exposed from the opening <b>97</b><i>a </i>of the seventh insulating film <b>97</b>, the anode <b>3</b><i>b </i>and other components fail to be electrically coupled to the auxiliary pads <b>30</b> when the light-emitting element <b>3</b> is mounted on the array substrate <b>2</b>.</p><p id="p-0062" num="0061"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a plan view of <figref idref="DRAWINGS">FIG. <b>4</b></figref>. As illustrated in <figref idref="DRAWINGS">FIG. <b>5</b></figref>, a distance W<b>1</b> between the first pad <b>22</b><i>a </i>and the second pad <b>23</b><i>a </i>is larger than a width W<b>2</b> of the cathode <b>3</b><i>a </i>and the anode <b>3</b><i>b </i>of the light-emitting element <b>3</b> in the first direction Dx. This configuration can prevent the cathode <b>3</b><i>a </i>or the anode <b>3</b><i>b </i>from being coupled to both the first pad <b>22</b><i>a </i>and the second pad <b>23</b><i>a </i>across them if the mounting position of the light-emitting element <b>3</b> is misaligned in the first direction Dx.</p><p id="p-0063" num="0062">Five auxiliary pads <b>30</b> are provided. Each auxiliary pad <b>30</b> has a rectangular shape longer in the second direction Dy than in the first direction Dx when viewed from the third direction Dz. Each auxiliary pad <b>30</b> has an island shape and is electrically floating in the process before the light-emitting element <b>3</b> is mounted. The five auxiliary pads <b>30</b> are arrayed in the first direction Dx with a space W<b>3</b> interposed therebetween. In the following description, the five auxiliary pads <b>30</b> may be referred to as a first auxiliary pad <b>31</b>, a second auxiliary pad <b>32</b>, a third auxiliary pad <b>33</b>, a fourth auxiliary pad <b>34</b>, and a fifth auxiliary pad <b>35</b> in order from the first pad <b>22</b><i>a </i>to the second pad <b>23</b><i>a </i>as necessary. To describe properties common to the first auxiliary pad <b>31</b>, the second auxiliary pad <b>32</b>, the third auxiliary pad <b>33</b>, the fourth auxiliary pad <b>34</b>, and the fifth auxiliary pad <b>35</b>, they are collectively referred to as the auxiliary pads <b>30</b>.</p><p id="p-0064" num="0063">The first pad <b>22</b><i>a </i>and the first auxiliary pad <b>31</b> are separated in the first direction Dx. The space between the first pad <b>22</b><i>a </i>and the first auxiliary pad <b>31</b> is W<b>3</b>, which is equal to the space between the five auxiliary pads <b>30</b>. Similarly, the second pad <b>23</b><i>a </i>and the fifth auxiliary pad <b>35</b> are separated in the first direction Dx. The space between the second pad <b>23</b><i>a </i>and the fifth auxiliary pad <b>35</b> is W<b>3</b>. Thus, all the spaces between the first pad <b>22</b><i>a</i>, the first auxiliary pad <b>31</b>, the second auxiliary pad <b>32</b>, the third auxiliary pad <b>33</b>, the fourth auxiliary pad <b>34</b>, the fifth auxiliary pad <b>35</b>, and the second pad <b>23</b><i>a </i>in the first direction Dx are W<b>3</b> and equal to one another.</p><p id="p-0065" num="0064"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a view of a state where the fifth auxiliary pad according to the first embodiment is crushed by the anode <b>3</b><i>b</i>. To mount the light-emitting element <b>3</b> on the array substrate <b>2</b>, the auxiliary pads <b>30</b> are heated and melted by a laser device or the like. If the mounting position of the light-emitting element <b>3</b> is misaligned in the first direction Dx as illustrated in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the auxiliary pad <b>30</b> (refer to the fifth auxiliary pad <b>35</b> in <figref idref="DRAWINGS">FIG. <b>6</b></figref>) may possibly be crushed by the cathode <b>3</b><i>a </i>or the anode <b>3</b><i>b</i>. The light-emitting element <b>3</b> illustrated in <figref idref="DRAWINGS">FIGS. <b>4</b> and <b>5</b></figref> is not misaligned. When crushed by the cathode <b>3</b><i>a </i>or the anode <b>3</b><i>b</i>, the auxiliary pads <b>30</b> expand in the first direction Dx because there are gaps therebetween in the first direction Dx. Therefore, the auxiliary pad <b>30</b> has a bulge <b>30</b><i>a </i>(refer to a bulge <b>35</b><i>a </i>in <figref idref="DRAWINGS">FIG. <b>6</b></figref>) that expands in the first direction Dx due to misalignment of the light-emitting element <b>3</b>.</p><p id="p-0066" num="0065">A first expansion amount of the bulge <b>30</b><i>a </i>(refer to the bulge <b>35</b><i>a </i>in <figref idref="DRAWINGS">FIG. <b>6</b></figref>) in the first direction Dx is W<b>4</b>. The expansion amount indicates the amount of expansion in one direction of the first direction Dx with respect to the auxiliary pad <b>30</b> before being crushed. By contrast, the space W<b>3</b> between the first pad <b>22</b><i>a</i>, the second pad <b>23</b><i>a</i>, and the five auxiliary pads <b>30</b> is smaller than the first expansion amount W<b>4</b>. If the bulge <b>30</b><i>a </i>is formed on the auxiliary pad <b>30</b>, the auxiliary pad <b>30</b> comes into contact with the first pad <b>22</b><i>a</i>, the second pad <b>23</b><i>a</i>, or another auxiliary pad <b>30</b> disposed adjacently thereto in the first direction Dx.</p><p id="p-0067" num="0066">In the display device <b>1</b> described above, the array substrate <b>2</b> includes the substrate <b>21</b> to the seventh insulating film <b>97</b> covering the first electrode <b>22</b> and the second electrode <b>23</b>. The array substrate <b>2</b> does not include the planarization film <b>27</b>, the light-emitting element <b>3</b>, or the cover <b>5</b>.</p><p id="p-0068" num="0067"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a view of a case where the light-emitting element is mounted with its center in the first direction misaligned closer to the first pad. <figref idref="DRAWINGS">FIG. <b>8</b></figref> is a view of a case where the light-emitting element is mounted with its center in the first direction misaligned closer to the second pad. The following describes a case where the light-emitting element <b>3</b> mounted on the array substrate <b>2</b> is misaligned. As illustrated in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, if a center O of the light-emitting element <b>3</b> in the first direction Dx comes closer to the first pad <b>22</b><i>a</i>, the anode <b>3</b><i>b </i>of the light-emitting element <b>3</b> crushes the fourth auxiliary pad <b>34</b> and the fifth auxiliary pad <b>35</b>, for example. As a result, the bulge (refer to the bulge <b>30</b><i>a </i>in <figref idref="DRAWINGS">FIG. <b>6</b></figref>) of the fourth auxiliary pad <b>34</b> comes into contact with the third auxiliary pad <b>33</b> and the fifth auxiliary pad <b>35</b> disposed adjacently thereto. The bulge (refer to <figref idref="DRAWINGS">FIG. <b>6</b></figref>) <b>35</b><i>a </i>formed on the fifth auxiliary pad <b>35</b> comes into contact with the second pad <b>23</b><i>a </i>disposed adjacently thereto in the first direction Dx. In addition, the second pad <b>23</b><i>a </i>is also crushed by the anode <b>3</b><i>b </i>as illustrated in <figref idref="DRAWINGS">FIG. <b>7</b></figref>. As a result, the second pad <b>23</b><i>a </i>has a bulge <b>23</b><i>b </i>that expands toward the fifth auxiliary pad <b>35</b> and surely comes into contact with the fifth auxiliary pad <b>35</b>. Therefore, the part of the anode <b>3</b><i>b </i>not in contact with the second pad <b>23</b><i>a </i>is electrically coupled to the second pad <b>23</b><i>a </i>via the fourth auxiliary pad <b>34</b> and the fifth auxiliary pad <b>35</b>.</p><p id="p-0069" num="0068">By contrast, if the center O of the light-emitting element <b>3</b> in the first direction Dx comes closer to the second pad <b>23</b><i>a</i>, the cathode <b>3</b><i>a </i>of the light-emitting element crushes the first auxiliary pad <b>31</b> and the second auxiliary pad <b>32</b>, for example, as illustrated in <figref idref="DRAWINGS">FIG. <b>8</b></figref>. As a result, the bulge (refer to the bulge <b>30</b><i>a </i>in <figref idref="DRAWINGS">FIG. <b>6</b></figref>) of the second auxiliary pad <b>32</b> comes into contact with the first auxiliary pad <b>31</b> and the third auxiliary pad <b>33</b> disposed adjacently thereto in the first direction Dx. The bulge (refer to the bulge <b>30</b><i>a </i>in <figref idref="DRAWINGS">FIG. <b>6</b></figref>) of the first auxiliary pad <b>31</b> comes into contact with the first pad <b>22</b><i>a </i>disposed adjacently thereto in the first direction Dx. In addition, the first pad <b>22</b><i>a </i>is also crushed by the cathode <b>3</b><i>a </i>as illustrated in <figref idref="DRAWINGS">FIG. <b>8</b></figref>. As a result, the first pad <b>22</b><i>a </i>has a bulge <b>22</b><i>b </i>that expands toward the first auxiliary pad <b>31</b> and surely comes into contact with the first auxiliary pad <b>31</b>. Therefore, the part of the cathode <b>3</b><i>a </i>not in contact with the first pad <b>22</b><i>a </i>is electrically coupled to the first pad <b>22</b><i>a </i>via the first auxiliary pad <b>31</b> and the second auxiliary pad <b>32</b>.</p><p id="p-0070" num="0069">As described above, the display device <b>1</b> and the array substrate (wiring substrate) <b>2</b> according to the first embodiment suppress an increase in electrical resistance of the coupling part composed of the cathode <b>3</b><i>a </i>and the first pad <b>22</b><i>a </i>if the mounting position of the light-emitting element <b>3</b> is misaligned. The display device <b>1</b> and the array substrate <b>2</b> also suppress an increase in electrical resistance of the coupling part composed of the anode <b>3</b><i>b </i>and the second pad <b>23</b><i>a. </i></p><p id="p-0071" num="0070">While the anode <b>3</b><i>b </i>and the cathode <b>3</b><i>a </i>according to the first embodiment are bonded to the pads (the first pad <b>22</b><i>a </i>and the second pad <b>23</b><i>a</i>) by welding, the wiring substrate and the display device according to the present disclosure are not limited thereto. A second embodiment below describes an example where they are bonded using an anisotropic conductive film (ACF). In the following description, the same components as those described in the embodiment above are denoted by like reference numerals, and overlapping explanation thereof is omitted.</p><heading id="h-0009" level="1">Second Embodiment</heading><p id="p-0072" num="0071"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is an enlarged view of the coupling part between the array substrate and the light-emitting element in the display device according to the second embodiment. As illustrated in <figref idref="DRAWINGS">FIG. <b>9</b></figref>, a display device <b>1</b>A is different from the display device <b>1</b> according to the first embodiment in that it includes an anisotropic conductive film <b>40</b>. The anisotropic conductive film <b>40</b> is disposed over the first pad <b>22</b><i>a</i>, the auxiliary pads <b>30</b>, and the second pad <b>23</b><i>a</i>. The spaces between the first pad <b>22</b><i>a</i>, the auxiliary pads <b>30</b>, and the second pad <b>23</b><i>a </i>in the first direction Dx according to the second embodiment are W<b>5</b> and equal to one another.</p><p id="p-0073" num="0072">The anisotropic conductive film <b>40</b> includes a plurality of metal particles <b>42</b> in a sheet-like thermosetting resin <b>41</b> and has electrical conductivity in the third direction Dz. The anisotropic conductive film <b>40</b> is placed over the first pad <b>22</b><i>a</i>, the auxiliary pads <b>30</b>, and the second pad <b>23</b><i>a </i>before being cured and is welded to the first pad <b>22</b><i>a</i>, the auxiliary pads <b>30</b>, and the second pad <b>23</b><i>a</i>. The anode <b>3</b><i>b </i>and the cathode <b>3</b><i>a </i>of the light-emitting element <b>3</b> are thrust into the anisotropic conductive film <b>40</b> before it is cured, and the anisotropic conductive film <b>40</b> is welded to the anode <b>3</b><i>b </i>and the cathode <b>3</b><i>a</i>. Some of the metal particles <b>42</b> are pressed toward the first pad <b>22</b><i>a </i>and the second pad <b>23</b><i>a </i>due to the thrusting the anode <b>3</b><i>b </i>and the cathode <b>3</b><i>a</i>. For clear understanding, dots are marked inside the metal particles <b>42</b> pressed by the anode <b>3</b><i>b </i>or the cathode <b>3</b><i>a </i>in <figref idref="DRAWINGS">FIG. <b>9</b></figref>. Therefore, in the display device <b>1</b>A according to the second embodiment, the parts of the anode <b>3</b><i>b </i>and the cathode <b>3</b><i>a </i>overlapping the first pad <b>22</b><i>a </i>and the second pad <b>23</b><i>a </i>when viewed from the third direction Dz are electrically coupled to the first pad <b>22</b><i>a </i>and the second pad <b>23</b><i>a </i>via the metal particles <b>42</b>.</p><p id="p-0074" num="0073">In the configuration according to the second embodiment, the space W<b>5</b> between the first pad <b>22</b><i>a</i>, the auxiliary pads <b>30</b>, and the second pad <b>23</b><i>a </i>in the first direction Dx is smaller than the particle diameter of the metal particles <b>42</b>. If the center of the light-emitting element <b>3</b> in the first direction Dx is misaligned closer to the first pad <b>22</b><i>a</i>, the metal particles <b>42</b> are pressed by the anode <b>3</b><i>b </i>and are interposed between the anode <b>3</b><i>b </i>and the fourth auxiliary pad <b>34</b> and between the anode <b>3</b><i>b </i>and the fifth auxiliary pad <b>35</b> as illustrated in <figref idref="DRAWINGS">FIG. <b>9</b></figref>. In addition, the metal particles <b>42</b> are interposed between the fourth auxiliary pad <b>34</b> and the fifth auxiliary pad <b>35</b> and between the fifth auxiliary pad <b>35</b> and the second pad <b>23</b><i>a</i>. Therefore, the part of the anode <b>3</b><i>b </i>not overlapping the second pad <b>23</b><i>a </i>when viewed from the third direction Dz is electrically coupled to the fourth auxiliary pad <b>34</b> and the fifth auxiliary pad <b>35</b> via the metal particles <b>42</b> and is electrically coupled to the second pad <b>23</b><i>a</i>. As described above, the second embodiment also suppresses an increase in electrical resistance of the coupling part.</p><heading id="h-0010" level="1">Third Embodiment</heading><p id="p-0075" num="0074"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is an enlarged view of a state where the light-emitting element is yet to be bonded to the array substrate in the display device according to a third embodiment. <figref idref="DRAWINGS">FIG. <b>11</b></figref> is an enlarged view of a state where the light-emitting element is bonded to the array substrate in the display device according to the third embodiment. As illustrated in <figref idref="DRAWINGS">FIGS. <b>16</b> and <b>17</b></figref>, a display device <b>1</b>B according to the third embodiment is different from the display device <b>1</b> according to the first embodiment and the display device <b>1</b>B according to the second embodiment in that it includes a conductive material <b>50</b>. The conductive material <b>50</b> is solder material, such as Sn. The conductive material <b>50</b> is welded to the end surfaces of the anode <b>3</b><i>b </i>and the cathode <b>3</b><i>a </i>of the light-emitting element <b>3</b>. To mount the light-emitting element <b>3</b>, the conductive material <b>50</b> is heated and melted and adheres to the end surfaces of the anode <b>3</b><i>b </i>and the cathode <b>3</b><i>a</i>. The anode <b>3</b><i>b </i>and the cathode <b>3</b><i>a </i>are pressed against the first pad <b>22</b><i>a </i>and the second pad <b>23</b><i>a </i>while maintaining the melted state of the conductive material <b>50</b>. When the conductive material <b>50</b> hardens, the anode <b>3</b><i>b </i>and the cathode <b>3</b><i>a </i>are bonded to the first pad <b>22</b><i>a </i>and the second pad <b>23</b><i>a. </i></p><p id="p-0076" num="0075">With this configuration, if the center of the light-emitting element <b>3</b> in the first direction Dx is misaligned closer to the first pad <b>22</b><i>a </i>as illustrated in <figref idref="DRAWINGS">FIG. <b>17</b></figref>, the conductive material <b>50</b> on the end surface of the anode <b>3</b><i>b </i>enters and hardens between the second pad <b>23</b><i>a </i>and the fifth auxiliary pad <b>35</b>, between the fifth auxiliary pad <b>35</b> and the fourth auxiliary pad <b>34</b>, and between the fourth auxiliary pad <b>34</b> and the third auxiliary pad <b>33</b>. Therefore, the part of the anode <b>3</b><i>b </i>not overlapping the second pad <b>23</b><i>a </i>when viewed from the third direction Dz is electrically coupled to the fourth auxiliary pad <b>34</b> and the fifth auxiliary pad <b>35</b> via the conductive material <b>50</b> and is electrically coupled to the second pad <b>23</b><i>a</i>. As described above, the third embodiment also suppresses an increase in electrical resistance of the coupling part.</p><p id="p-0077" num="0076">While the first embodiment, the second embodiment, and the third embodiment have described a plurality of auxiliary pads disposed at equal intervals, for example, the auxiliary pads according to the present disclosure are not limited thereto. The following describes arrangement examples of the auxiliary pads.</p><heading id="h-0011" level="1">First Modification</heading><p id="p-0078" num="0077"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a plan view of the auxiliary pads according to a first modification. The array substrate <b>2</b> according to the first modification includes four auxiliary pads <b>30</b>A. In other words, the auxiliary pads <b>30</b>A are different from the auxiliary pads <b>30</b> according to the first embodiment in that they do not include the third auxiliary pad <b>33</b> (refer to <figref idref="DRAWINGS">FIG. <b>5</b></figref>).</p><p id="p-0079" num="0078">A space W<b>6</b> between the second auxiliary pad <b>32</b> and the fourth auxiliary pad <b>34</b> has such a length that the second auxiliary pad <b>32</b> and the fourth auxiliary pad <b>34</b> do not come into contact with each other if they are both crushed by the anode <b>3</b><i>b </i>or the cathode <b>3</b><i>a </i>across them. In other words, the space W<b>6</b> is such a distance that the bulge <b>30</b><i>a </i>(refer to <figref idref="DRAWINGS">FIG. <b>6</b></figref>) formed on the second auxiliary pad <b>32</b> and the bulge <b>30</b><i>a </i>(refer to <figref idref="DRAWINGS">FIG. <b>6</b></figref>) formed on the fourth auxiliary pad <b>34</b> do not come into contact with each other. Specifically, the space W<b>6</b> is longer than twice the first expansion amount W<b>4</b> of the bulge <b>30</b><i>a</i>. This configuration prevents the second auxiliary pad <b>32</b> from being electrically coupled to the fourth auxiliary pad <b>34</b> and can reliably prevent a short circuit between the first pad <b>22</b><i>a </i>and the second pad <b>23</b><i>a</i>. If the anode <b>3</b><i>b </i>and the second pad <b>23</b><i>a</i>, for example, are bonded not by welding but by the anisotropic conductive film <b>40</b> (refer to <figref idref="DRAWINGS">FIG. <b>9</b></figref>), electrical insulation is secured if the space W<b>6</b> is larger than the particle diameter of the metal particles <b>42</b>.</p><heading id="h-0012" level="1">Second Modification</heading><p id="p-0080" num="0079"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a plan view of the auxiliary pads according to a second modification. Similarly to the first embodiment, the array substrate <b>2</b> according to the second modification includes five auxiliary pads <b>30</b>B. Both the space between the first pad <b>22</b><i>a </i>and the first auxiliary pad <b>31</b> and the space between the second pad <b>23</b><i>a </i>and the fifth auxiliary pad <b>35</b> are W<b>11</b>. Both the space between the first auxiliary pad <b>31</b> and the second auxiliary pad <b>32</b> and the space between the fourth auxiliary pad <b>34</b> and the fifth auxiliary pad <b>35</b> are W<b>12</b>. Both the space between the second auxiliary pad <b>32</b> and the third auxiliary pad <b>33</b> and the space between the third auxiliary pad <b>33</b> and the fourth auxiliary pad <b>34</b> are W<b>13</b>. The distance increases in the order of the spaces W<b>11</b>, W<b>12</b>, and W<b>13</b>. Thus, the space increases toward the center in the first direction Dx in which the auxiliary pads <b>30</b>B are arrayed. In other words, the auxiliary pads according to the present disclosure need not have a constant distance from the auxiliary pads <b>30</b> or the like disposed adjacently thereto.</p><heading id="h-0013" level="1">Third Modification</heading><p id="p-0081" num="0080"><figref idref="DRAWINGS">FIG. <b>14</b></figref> is a plan view of the auxiliary pads according to a third modification. The array substrate <b>2</b> according to the third modification includes five auxiliary pads <b>30</b>C. A first auxiliary pad <b>31</b>C, a second auxiliary pad <b>32</b>C, a third auxiliary pad <b>33</b>C, a fourth auxiliary pad <b>34</b>C, and a fifth auxiliary pad <b>35</b>C each have a wavy shape alternately protruding toward one side and the other side in the first direction Dx from one end to the other end in the second direction Dy. Thus, the auxiliary pads according to the present disclosure are not limited to rectangular pads and may have a shape corresponding to the shape of the ends of the first pad <b>22</b><i>a </i>and the second pad <b>23</b><i>a. </i></p><heading id="h-0014" level="1">Fourth Modification</heading><p id="p-0082" num="0081"><figref idref="DRAWINGS">FIG. <b>15</b></figref> is a plan view of the auxiliary pads according to a fourth modification. An auxiliary pad <b>30</b>D of the array substrate <b>2</b> according to the fourth modification is a square auxiliary pad <b>36</b> that has a square shape in plan view. A plurality of the square auxiliary pads <b>36</b> are provided and are equally spaced in the first direction Dx and the second direction Dy. When crushed by the anode <b>3</b><i>b </i>or the cathode <b>3</b><i>a</i>, the square auxiliary pad <b>36</b> expands in the first direction Dx and the second direction Dy.</p><heading id="h-0015" level="1">Fifth Modification</heading><p id="p-0083" num="0082"><figref idref="DRAWINGS">FIG. <b>16</b></figref> is a plan view of the auxiliary pads according to a fifth modification. Auxiliary pads <b>30</b>E of the array substrate <b>2</b> according to the fifth modification are composed of peripheral auxiliary pads <b>37</b><i>a</i>, <b>37</b><i>b</i>, <b>37</b><i>c</i>, and <b>37</b><i>d </i>surrounding the first pad <b>22</b><i>a</i>, and peripheral auxiliary pads <b>38</b><i>a</i>, <b>38</b><i>b</i>, <b>38</b><i>c</i>, and <b>38</b><i>d </i>surrounding the second pad <b>23</b><i>a</i>. The peripheral auxiliary pads <b>37</b><i>a </i>and <b>37</b><i>c </i>are separated from the first pad <b>22</b><i>a </i>and sandwich the first pad <b>22</b><i>a </i>in the first direction Dx. The peripheral auxiliary pads <b>37</b><i>b </i>and <b>37</b><i>d </i>are separated from the first pad <b>22</b><i>a </i>and sandwich the first pad <b>22</b><i>a </i>in the second direction Dy. The peripheral auxiliary pads <b>38</b><i>a </i>and <b>38</b><i>c </i>are separated from the second pad <b>23</b><i>a </i>and sandwich the second pad <b>23</b><i>a </i>in the first direction Dx. The peripheral auxiliary pads <b>38</b><i>b </i>and <b>38</b><i>d </i>are separated from the second pad <b>23</b><i>a </i>and sandwich the second pad <b>23</b><i>a </i>in the second direction Dy. The anode <b>3</b><i>b </i>and the cathode <b>3</b><i>a </i>according to the embodiments and the other modifications described above come into contact with the auxiliary pads if they are misaligned between the first pad <b>22</b><i>a </i>and the second pad <b>23</b><i>a</i>. By contrast, the anode <b>3</b><i>b </i>and the cathode <b>3</b><i>a </i>according to the fifth modification can be electrically coupled to the first pad <b>22</b><i>a </i>and the second pad <b>23</b><i>a </i>if they are misaligned at a position other than between the first pad <b>22</b><i>a </i>and the second pad <b>23</b><i>a. </i></p><heading id="h-0016" level="1">Sixth Modification</heading><p id="p-0084" num="0083"><figref idref="DRAWINGS">FIG. <b>17</b></figref> is a plan view of the auxiliary pads according to a sixth modification. Auxiliary pads <b>30</b>F of the array substrate <b>2</b> according to the sixth modification are rectangular frame-shaped auxiliary pads <b>39</b> surrounding the first pad <b>22</b><i>a </i>and the second pad <b>23</b><i>a</i>. The frame-shaped auxiliary pads <b>39</b> can also achieve the same advantageous effects as those according to the fifth modification.</p><p id="p-0085" num="0084">While the wiring substrate and the display device according to the embodiments and the modifications have been described above, an increase in electrical resistance of the coupling part can be suppressed by at least one auxiliary pad according to the present disclosure. Therefore, a wiring board and a display device provided with one auxiliary pad near the end of the first pad <b>22</b><i>a </i>(cathode pad) or the second pad <b>23</b><i>a </i>(anode pad) is also included in the wiring substrate and the display device according to the present disclosure.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A wiring substrate comprising:<claim-text>a substrate;</claim-text><claim-text>an insulating film stacked on the substrate;</claim-text><claim-text>an anode pad stacked on a first surface of the insulating film and electrically coupled to an anode of an inorganic light-emitting diode;</claim-text><claim-text>a cathode pad stacked on the first surface of the insulating film and electrically coupled to a cathode of the inorganic light-emitting diode; and</claim-text><claim-text>an auxiliary pad provided to the first surface of the insulating film and having electrical conductivity, wherein</claim-text><claim-text>the auxiliary pad is disposed in a floating state near an end of the anode pad and the cathode pad.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The wiring substrate according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the auxiliary pad crushed, when being melted, by the anode or the cathode to expand in a planar direction parallel to the first surface of the insulating film, and an amount of expansion in the planar direction is a first expansion amount, and</claim-text><claim-text>a distance between the auxiliary pad and the anode pad or the cathode pad disposed adjacently to the auxiliary pad in the planar direction and a distance between the auxiliary pad and another auxiliary pad disposed adjacently to the auxiliary pad in the planar direction are smaller than the first expansion amount.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The wiring substrate according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a distance between the auxiliary pad and the anode pad or the cathode pad disposed adjacently to the auxiliary pad in a planar direction parallel to the first surface of the insulating film and a distance between the auxiliary pad and another auxiliary pad disposed adjacently to the auxiliary pad in the planar direction are smaller than the particle diameter of a metal particle included in an anisotropic conductive film.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The wiring substrate according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the auxiliary pad is long in an orthogonal direction orthogonal to a direction in which the anode pad and the cathode pad are disposed when viewed from a stacking direction in which the anode pad is stacked on the first surface of the insulating film, and</claim-text><claim-text>a plurality of the auxiliary pads are arrayed between the anode pad and the cathode pad.</claim-text></claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The wiring substrate according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein<claim-text>the auxiliary pad is long in an orthogonal direction orthogonal to a direction in which the anode pad and the cathode pad are disposed when viewed from a stacking direction in which the anode pad is stacked on the first surface of the insulating film, and</claim-text><claim-text>a plurality of the auxiliary pads are arrayed between the anode pad and the cathode pad.</claim-text></claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The wiring substrate according to <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein<claim-text>the auxiliary pad is long in an orthogonal direction orthogonal to a direction in which the anode pad and the cathode pad are disposed when viewed from a stacking direction in which the anode pad is stacked on the first surface of the insulating film, and</claim-text><claim-text>a plurality of the auxiliary pads are arrayed between the anode pad and the cathode pad.</claim-text></claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The wiring substrate according to <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein the auxiliary pads are disposed at equal intervals in the direction in which the anode pad and the cathode pad are disposed.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The wiring substrate according to <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein the auxiliary pads are disposed at equal intervals in the direction in which the anode pad and the cathode pad are disposed.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The wiring substrate according to <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein the auxiliary pads are disposed at equal intervals in the direction in which the anode pad and the cathode pad are disposed.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. A display device comprising:<claim-text>the wiring substrate according to <claim-ref idref="CLM-00002">claim 2</claim-ref>; and</claim-text><claim-text>an inorganic light-emitting diode bonded by pressing the anode and the cathode against the anode pad and the cathode pad that are melted, wherein</claim-text><claim-text>the auxiliary pad has a bulge coupled to the anode pad or the cathode pad disposed adjacently to the auxiliary pad in the planar direction or coupled to another auxiliary pad disposed adjacently to the auxiliary pad in the planar direction.</claim-text></claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. A display device comprising:<claim-text>the wiring substrate according to <claim-ref idref="CLM-00003">claim 3</claim-ref>;</claim-text><claim-text>an anisotropic conductive film including a plurality of metal particles and stacked over the anode pad, the cathode pad, and the auxiliary pad; and</claim-text><claim-text>an anode of an inorganic light-emitting diode bonded by pressing the anode and the cathode against the anisotropic conductive film that is melted, wherein</claim-text><claim-text>the inorganic light-emitting diode is electrically coupled to the anode pad, the cathode pad, and the auxiliary pad via the metal particles, and</claim-text><claim-text>the auxiliary pad is electrically coupled to the anode pad and the cathode pad via the metal particles.</claim-text></claim-text></claim></claims></us-patent-application>