0.7
2020.2
May 22 2024
18:54:44
/home/nick/Dokumenty/AGH/CUE/Verilog/github_repo/labs/lab1/bin22s/bin22s.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
/home/nick/Dokumenty/AGH/CUE/Verilog/github_repo/labs/lab1/bin22s/bin22s.srcs/sim_1/new/bin22s_tb.v,1732035065,verilog,,,,bin22s_tb,,,,,,,,
/home/nick/Dokumenty/AGH/CUE/Verilog/github_repo/labs/lab1/bin22s/bin22s.srcs/sources_1/new/bin22s.v,1732035096,verilog,,/home/nick/Dokumenty/AGH/CUE/Verilog/github_repo/labs/lab1/bin22s/bin22s.srcs/sources_1/new/half_adder.v,,bin22s,,,,,,,,
/home/nick/Dokumenty/AGH/CUE/Verilog/github_repo/labs/lab1/bin22s/bin22s.srcs/sources_1/new/half_adder.v,1732034543,verilog,,/home/nick/Dokumenty/AGH/CUE/Verilog/github_repo/labs/lab1/bin22s/bin22s.srcs/sources_1/new/incrementor_4bit.v,,half_adder,,,,,,,,
/home/nick/Dokumenty/AGH/CUE/Verilog/github_repo/labs/lab1/bin22s/bin22s.srcs/sources_1/new/incrementor_4bit.v,1732034572,verilog,,/home/nick/Dokumenty/AGH/CUE/Verilog/github_repo/labs/lab1/bin22s/bin22s.srcs/sim_1/new/bin22s_tb.v,,incrementor_4bit,,,,,,,,
