Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec  9 16:01:20 2022
| Host         : Tyler_Thinkpad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CalculatorSource_timing_summary_routed.rpt -pb CalculatorSource_timing_summary_routed.pb -rpx CalculatorSource_timing_summary_routed.rpx -warn_on_violation
| Design       : CalculatorSource
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    35          
TIMING-18  Warning           Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (54)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (21)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (54)
-------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: Stage_Selector/U3/data_out_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Stage_Selector/U4/data_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.390        0.000                      0                  194        0.102        0.000                      0                  194        4.500        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.390        0.000                      0                  194        0.102        0.000                      0                  194        4.500        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 1.040ns (24.426%)  route 3.218ns (75.574%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/Q
                         net (fo=4, routed)           0.838     6.431    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit5/p_0_in3_in
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.555 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__2/O
                         net (fo=6, routed)           0.582     7.138    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.262 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__1/O
                         net (fo=6, routed)           0.489     7.751    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit15/p_18_in
    SLICE_X39Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.875 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_i_2__0/O
                         net (fo=3, routed)           0.685     8.560    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/p_28_in
    SLICE_X38Y51         LUT4 (Prop_lut4_I2_O)        0.150     8.710 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/data_out_i_1__15/O
                         net (fo=1, routed)           0.624     9.334    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/d_18
    SLICE_X38Y51         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.436    14.777    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/clk_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)       -0.276    14.724    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/data_out_reg
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 1.042ns (25.316%)  route 3.074ns (74.684%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/Q
                         net (fo=4, routed)           0.838     6.431    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit5/p_0_in3_in
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.555 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__2/O
                         net (fo=6, routed)           0.582     7.138    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.262 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__1/O
                         net (fo=6, routed)           0.489     7.751    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit15/p_18_in
    SLICE_X39Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.875 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_i_2__0/O
                         net (fo=3, routed)           0.829     8.704    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/p_28_in
    SLICE_X38Y51         LUT3 (Prop_lut3_I1_O)        0.152     8.856 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_i_1__16/O
                         net (fo=1, routed)           0.336     9.192    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/d_17
    SLICE_X38Y51         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.436    14.777    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/clk_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)       -0.240    14.760    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code2/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.215ns (28.077%)  route 3.112ns (71.923%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.554     5.075    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/clk_IBUF_BUFG
    SLICE_X29Y53         FDRE                                         r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_cnt_reg[13]/Q
                         net (fo=2, routed)           1.229     6.760    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_cnt_reg[13]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.884 f  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_state_i_3__0/O
                         net (fo=2, routed)           0.729     7.613    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_state_i_3__0_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.737 r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/data_out_i_3__1/O
                         net (fo=4, routed)           0.990     8.727    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/down_pulse
    SLICE_X30Y54         LUT2 (Prop_lut2_I0_O)        0.156     8.883 r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/data_out_i_3__0/O
                         net (fo=1, routed)           0.164     9.047    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer3/data_out_reg_0
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.355     9.402 r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer3/data_out_i_1/O
                         net (fo=1, routed)           0.000     9.402    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code2/next_code_2
    SLICE_X30Y54         FDRE                                         r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code2/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.435    14.776    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code2/clk_IBUF_BUFG
    SLICE_X30Y54         FDRE                                         r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code2/data_out_reg/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X30Y54         FDRE (Setup_fdre_C_D)        0.079    15.078    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code2/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             6.399ns  (required time - arrival time)
  Source:                 Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code1/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 0.828ns (22.962%)  route 2.778ns (77.038%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.554     5.075    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/clk_IBUF_BUFG
    SLICE_X29Y53         FDRE                                         r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_cnt_reg[13]/Q
                         net (fo=2, routed)           1.229     6.760    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_cnt_reg[13]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.884 f  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_state_i_3__0/O
                         net (fo=2, routed)           0.729     7.613    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_state_i_3__0_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.737 r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/data_out_i_3__1/O
                         net (fo=4, routed)           0.820     8.557    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code2/down_pulse
    SLICE_X30Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.681 r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code2/data_out_i_1__20/O
                         net (fo=1, routed)           0.000     8.681    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code1/data_out_reg_1
    SLICE_X30Y54         FDRE                                         r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code1/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.435    14.776    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code1/clk_IBUF_BUFG
    SLICE_X30Y54         FDRE                                         r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code1/data_out_reg/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X30Y54         FDRE (Setup_fdre_C_D)        0.081    15.080    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code1/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                  6.399    

Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Display/set_cathode_anode/anode_clock1/bit16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.014ns (29.508%)  route 2.422ns (70.492%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit3/data_out_reg/Q
                         net (fo=4, routed)           0.838     6.431    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit5/p_0_in3_in
    SLICE_X42Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.555 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit5/data_out_i_2__2/O
                         net (fo=6, routed)           0.582     7.138    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit10/p_8_in
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.262 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit10/data_out_i_2__1/O
                         net (fo=6, routed)           0.489     7.751    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit15/p_18_in
    SLICE_X39Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.875 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit0_to_15/bit15/data_out_i_2__0/O
                         net (fo=3, routed)           0.513     8.388    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit16/p_28_in
    SLICE_X38Y51         LUT2 (Prop_lut2_I1_O)        0.124     8.512 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit16/data_out_i_1__14/O
                         net (fo=1, routed)           0.000     8.512    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit16/d_16
    SLICE_X38Y51         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.436    14.777    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit16/clk_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit16/data_out_reg/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)        0.077    15.077    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit16/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  6.564    

Slack (MET) :             6.639ns  (required time - arrival time)
  Source:                 Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code0/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.828ns (24.629%)  route 2.534ns (75.371%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.554     5.075    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/clk_IBUF_BUFG
    SLICE_X29Y53         FDRE                                         r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_cnt_reg[13]/Q
                         net (fo=2, routed)           1.229     6.760    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_cnt_reg[13]
    SLICE_X29Y54         LUT4 (Prop_lut4_I0_O)        0.124     6.884 f  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_state_i_3__0/O
                         net (fo=2, routed)           0.729     7.613    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_state_i_3__0_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.737 r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/data_out_i_3__1/O
                         net (fo=4, routed)           0.576     8.313    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code2/down_pulse
    SLICE_X30Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.437 r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code2/data_out_i_1__19/O
                         net (fo=1, routed)           0.000     8.437    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code0/data_out_reg_1
    SLICE_X30Y54         FDRE                                         r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code0/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.435    14.776    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code0/clk_IBUF_BUFG
    SLICE_X30Y54         FDRE                                         r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code0/data_out_reg/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X30Y54         FDRE (Setup_fdre_C_D)        0.077    15.076    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code0/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -8.437    
  -------------------------------------------------------------------
                         slack                                  6.639    

Slack (MET) :             6.691ns  (required time - arrival time)
  Source:                 Stage_Selector/debouncer2/PB_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_Selector/U3/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.828ns (25.543%)  route 2.414ns (74.457%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    Stage_Selector/debouncer2/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  Stage_Selector/debouncer2/PB_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  Stage_Selector/debouncer2/PB_cnt_reg[11]/Q
                         net (fo=2, routed)           0.679     6.211    Stage_Selector/debouncer2/PB_cnt_reg[11]
    SLICE_X40Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.335 f  Stage_Selector/debouncer2/data_out_i_4/O
                         net (fo=1, routed)           0.890     7.225    Stage_Selector/debouncer2/data_out_i_4_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.349 r  Stage_Selector/debouncer2/data_out_i_2__3/O
                         net (fo=3, routed)           0.844     8.193    Stage_Selector/debouncer2/p_2_in_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.317 r  Stage_Selector/debouncer2/data_out_i_1__21/O
                         net (fo=1, routed)           0.000     8.317    Stage_Selector/U3/X41
    SLICE_X38Y49         FDRE                                         r  Stage_Selector/U3/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.446    14.787    Stage_Selector/U3/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  Stage_Selector/U3/data_out_reg/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X38Y49         FDRE (Setup_fdre_C_D)        0.077    15.009    Stage_Selector/U3/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  6.691    

Slack (MET) :             6.719ns  (required time - arrival time)
  Source:                 Stage_Selector/debouncer2/PB_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_Selector/U4/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.828ns (26.150%)  route 2.338ns (73.850%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    Stage_Selector/debouncer2/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  Stage_Selector/debouncer2/PB_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  Stage_Selector/debouncer2/PB_cnt_reg[11]/Q
                         net (fo=2, routed)           0.679     6.211    Stage_Selector/debouncer2/PB_cnt_reg[11]
    SLICE_X40Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.335 f  Stage_Selector/debouncer2/data_out_i_4/O
                         net (fo=1, routed)           0.890     7.225    Stage_Selector/debouncer2/data_out_i_4_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.349 r  Stage_Selector/debouncer2/data_out_i_2__3/O
                         net (fo=3, routed)           0.769     8.118    Stage_Selector/debouncer2/p_2_in_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.242 r  Stage_Selector/debouncer2/data_out_i_1__22/O
                         net (fo=1, routed)           0.000     8.242    Stage_Selector/U4/X86
    SLICE_X36Y49         FDRE                                         r  Stage_Selector/U4/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.446    14.787    Stage_Selector/U4/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  Stage_Selector/U4/data_out_reg/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.029    14.961    Stage_Selector/U4/data_out_reg
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  6.719    

Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 Stage_Selector/debouncer2/PB_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_Selector/debouncer2/PB_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.828ns (26.297%)  route 2.321ns (73.703%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.555     5.076    Stage_Selector/debouncer2/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  Stage_Selector/debouncer2/PB_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  Stage_Selector/debouncer2/PB_cnt_reg[11]/Q
                         net (fo=2, routed)           0.679     6.211    Stage_Selector/debouncer2/PB_cnt_reg[11]
    SLICE_X40Y50         LUT4 (Prop_lut4_I2_O)        0.124     6.335 f  Stage_Selector/debouncer2/data_out_i_4/O
                         net (fo=1, routed)           0.890     7.225    Stage_Selector/debouncer2/data_out_i_4_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.349 r  Stage_Selector/debouncer2/data_out_i_2__3/O
                         net (fo=3, routed)           0.751     8.101    Stage_Selector/debouncer2/p_2_in_0
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124     8.225 r  Stage_Selector/debouncer2/PB_state_i_1__0/O
                         net (fo=1, routed)           0.000     8.225    Stage_Selector/debouncer2/PB_state_i_1__0_n_0
    SLICE_X36Y50         FDRE                                         r  Stage_Selector/debouncer2/PB_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.436    14.777    Stage_Selector/debouncer2/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  Stage_Selector/debouncer2/PB_state_reg/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)        0.029    15.029    Stage_Selector/debouncer2/PB_state_reg
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  6.804    

Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 Stage_Selector/debouncer1/PB_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_Selector/debouncer1/PB_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.828ns (27.003%)  route 2.238ns (72.997%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.566     5.087    Stage_Selector/debouncer1/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  Stage_Selector/debouncer1/PB_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Stage_Selector/debouncer1/PB_cnt_reg[0]/Q
                         net (fo=2, routed)           0.681     6.224    Stage_Selector/debouncer1/PB_cnt_reg[0]
    SLICE_X36Y48         LUT4 (Prop_lut4_I1_O)        0.124     6.348 f  Stage_Selector/debouncer1/data_out_i_10/O
                         net (fo=1, routed)           0.950     7.298    Stage_Selector/debouncer1/data_out_i_10_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.422 r  Stage_Selector/debouncer1/data_out_i_3/O
                         net (fo=3, routed)           0.608     8.030    Stage_Selector/debouncer1/p_2_in
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     8.154 r  Stage_Selector/debouncer1/PB_state_i_1/O
                         net (fo=1, routed)           0.000     8.154    Stage_Selector/debouncer1/PB_state_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  Stage_Selector/debouncer1/PB_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.446    14.787    Stage_Selector/debouncer1/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  Stage_Selector/debouncer1/PB_state_reg/C
                         clock pessimism              0.278    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.029    15.059    Stage_Selector/debouncer1/PB_state_reg
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  6.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Stage_Selector/debouncer2/PB_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_Selector/debouncer2/PB_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    Stage_Selector/debouncer2/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  Stage_Selector/debouncer2/PB_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Stage_Selector/debouncer2/PB_cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     1.707    Stage_Selector/debouncer2/PB_cnt_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Stage_Selector/debouncer2/PB_cnt_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.868    Stage_Selector/debouncer2/PB_cnt_reg[4]_i_1__3_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  Stage_Selector/debouncer2/PB_cnt_reg[8]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.922    Stage_Selector/debouncer2/PB_cnt_reg[8]_i_1__3_n_7
    SLICE_X41Y50         FDRE                                         r  Stage_Selector/debouncer2/PB_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    Stage_Selector/debouncer2/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  Stage_Selector/debouncer2/PB_cnt_reg[8]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    Stage_Selector/debouncer2/PB_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Stage_Selector/debouncer1/PB_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_Selector/debouncer1/PB_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    Stage_Selector/debouncer1/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  Stage_Selector/debouncer1/PB_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Stage_Selector/debouncer1/PB_cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     1.707    Stage_Selector/debouncer1/PB_cnt_reg[7]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Stage_Selector/debouncer1/PB_cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.868    Stage_Selector/debouncer1/PB_cnt_reg[4]_i_1__2_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  Stage_Selector/debouncer1/PB_cnt_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.922    Stage_Selector/debouncer1/PB_cnt_reg[8]_i_1__2_n_7
    SLICE_X37Y50         FDRE                                         r  Stage_Selector/debouncer1/PB_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.958    Stage_Selector/debouncer1/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Stage_Selector/debouncer1/PB_cnt_reg[8]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Stage_Selector/debouncer1/PB_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Stage_Selector/debouncer2/PB_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_Selector/debouncer2/PB_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    Stage_Selector/debouncer2/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  Stage_Selector/debouncer2/PB_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Stage_Selector/debouncer2/PB_cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     1.707    Stage_Selector/debouncer2/PB_cnt_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Stage_Selector/debouncer2/PB_cnt_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.868    Stage_Selector/debouncer2/PB_cnt_reg[4]_i_1__3_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  Stage_Selector/debouncer2/PB_cnt_reg[8]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.933    Stage_Selector/debouncer2/PB_cnt_reg[8]_i_1__3_n_5
    SLICE_X41Y50         FDRE                                         r  Stage_Selector/debouncer2/PB_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    Stage_Selector/debouncer2/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  Stage_Selector/debouncer2/PB_cnt_reg[10]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    Stage_Selector/debouncer2/PB_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Stage_Selector/debouncer1/PB_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_Selector/debouncer1/PB_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    Stage_Selector/debouncer1/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  Stage_Selector/debouncer1/PB_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Stage_Selector/debouncer1/PB_cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     1.707    Stage_Selector/debouncer1/PB_cnt_reg[7]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Stage_Selector/debouncer1/PB_cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.868    Stage_Selector/debouncer1/PB_cnt_reg[4]_i_1__2_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  Stage_Selector/debouncer1/PB_cnt_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.933    Stage_Selector/debouncer1/PB_cnt_reg[8]_i_1__2_n_5
    SLICE_X37Y50         FDRE                                         r  Stage_Selector/debouncer1/PB_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.958    Stage_Selector/debouncer1/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Stage_Selector/debouncer1/PB_cnt_reg[10]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Stage_Selector/debouncer1/PB_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Stage_Selector/debouncer2/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_Selector/debouncer2/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    Stage_Selector/debouncer2/clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  Stage_Selector/debouncer2/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Stage_Selector/debouncer2/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.065     1.653    Stage_Selector/debouncer2/PB_sync_0_reg_n_0
    SLICE_X40Y48         FDRE                                         r  Stage_Selector/debouncer2/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.834     1.961    Stage_Selector/debouncer2/clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  Stage_Selector/debouncer2/PB_sync_1_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.075     1.522    Stage_Selector/debouncer2/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Stage_Selector/debouncer2/PB_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_Selector/debouncer2/PB_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    Stage_Selector/debouncer2/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  Stage_Selector/debouncer2/PB_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Stage_Selector/debouncer2/PB_cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     1.707    Stage_Selector/debouncer2/PB_cnt_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Stage_Selector/debouncer2/PB_cnt_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.868    Stage_Selector/debouncer2/PB_cnt_reg[4]_i_1__3_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  Stage_Selector/debouncer2/PB_cnt_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.958    Stage_Selector/debouncer2/PB_cnt_reg[8]_i_1__3_n_4
    SLICE_X41Y50         FDRE                                         r  Stage_Selector/debouncer2/PB_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    Stage_Selector/debouncer2/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  Stage_Selector/debouncer2/PB_cnt_reg[11]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    Stage_Selector/debouncer2/PB_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Stage_Selector/debouncer2/PB_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_Selector/debouncer2/PB_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    Stage_Selector/debouncer2/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  Stage_Selector/debouncer2/PB_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Stage_Selector/debouncer2/PB_cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     1.707    Stage_Selector/debouncer2/PB_cnt_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Stage_Selector/debouncer2/PB_cnt_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.868    Stage_Selector/debouncer2/PB_cnt_reg[4]_i_1__3_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  Stage_Selector/debouncer2/PB_cnt_reg[8]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     1.958    Stage_Selector/debouncer2/PB_cnt_reg[8]_i_1__3_n_6
    SLICE_X41Y50         FDRE                                         r  Stage_Selector/debouncer2/PB_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    Stage_Selector/debouncer2/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  Stage_Selector/debouncer2/PB_cnt_reg[9]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    Stage_Selector/debouncer2/PB_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Stage_Selector/debouncer1/PB_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_Selector/debouncer1/PB_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    Stage_Selector/debouncer1/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  Stage_Selector/debouncer1/PB_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Stage_Selector/debouncer1/PB_cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     1.707    Stage_Selector/debouncer1/PB_cnt_reg[7]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Stage_Selector/debouncer1/PB_cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.868    Stage_Selector/debouncer1/PB_cnt_reg[4]_i_1__2_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  Stage_Selector/debouncer1/PB_cnt_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.958    Stage_Selector/debouncer1/PB_cnt_reg[8]_i_1__2_n_4
    SLICE_X37Y50         FDRE                                         r  Stage_Selector/debouncer1/PB_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.958    Stage_Selector/debouncer1/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Stage_Selector/debouncer1/PB_cnt_reg[11]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Stage_Selector/debouncer1/PB_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Stage_Selector/debouncer1/PB_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_Selector/debouncer1/PB_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    Stage_Selector/debouncer1/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  Stage_Selector/debouncer1/PB_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Stage_Selector/debouncer1/PB_cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     1.707    Stage_Selector/debouncer1/PB_cnt_reg[7]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Stage_Selector/debouncer1/PB_cnt_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.868    Stage_Selector/debouncer1/PB_cnt_reg[4]_i_1__2_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  Stage_Selector/debouncer1/PB_cnt_reg[8]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.958    Stage_Selector/debouncer1/PB_cnt_reg[8]_i_1__2_n_6
    SLICE_X37Y50         FDRE                                         r  Stage_Selector/debouncer1/PB_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.958    Stage_Selector/debouncer1/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  Stage_Selector/debouncer1/PB_cnt_reg[9]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    Stage_Selector/debouncer1/PB_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Stage_Selector/debouncer2/PB_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stage_Selector/debouncer2/PB_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    Stage_Selector/debouncer2/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  Stage_Selector/debouncer2/PB_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Stage_Selector/debouncer2/PB_cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     1.707    Stage_Selector/debouncer2/PB_cnt_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  Stage_Selector/debouncer2/PB_cnt_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.868    Stage_Selector/debouncer2/PB_cnt_reg[4]_i_1__3_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  Stage_Selector/debouncer2/PB_cnt_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.907    Stage_Selector/debouncer2/PB_cnt_reg[8]_i_1__3_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  Stage_Selector/debouncer2/PB_cnt_reg[12]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.961    Stage_Selector/debouncer2/PB_cnt_reg[12]_i_1__3_n_7
    SLICE_X41Y51         FDRE                                         r  Stage_Selector/debouncer2/PB_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    Stage_Selector/debouncer2/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  Stage_Selector/debouncer2/PB_cnt_reg[12]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    Stage_Selector/debouncer2/PB_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y54   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code0/data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y54   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code1/data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y54   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code2/data_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y53   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/PB_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y55   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/PB_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y55   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/PB_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y56   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/PB_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y56   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/PB_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y56   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/PB_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y54   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code0/data_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y54   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code0/data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y54   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code1/data_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y54   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code1/data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y54   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code2/data_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y54   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code2/data_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y53   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/PB_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y53   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/PB_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y55   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/PB_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y55   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/PB_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y54   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code0/data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y54   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code0/data_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y54   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code1/data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y54   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code1/data_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y54   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code2/data_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y54   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code2/data_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y53   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/PB_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y53   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/PB_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y55   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/PB_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y55   Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/PB_cnt_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Data_Collector/num1/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.343ns  (logic 9.432ns (29.164%)  route 22.910ns (70.836%))
  Logic Levels:           24  (FDRE=1 LUT3=2 LUT4=1 LUT5=13 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE                         0.000     0.000 r  Data_Collector/num1/bit0/data_out_reg/C
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.659     0.659 r  Data_Collector/num1/bit0/data_out_reg/Q
                         net (fo=63, routed)          1.402     2.061    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_229_1
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.185 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_126/O
                         net (fo=3, routed)           0.669     2.853    Data_Collector/num1/bit3/Calculation/multiply/addend0_plus_addend1/add_bit0to15/Carry_1
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.124     2.977 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_128/O
                         net (fo=3, routed)           0.958     3.935    Data_Collector/num1/bit5/Carry_2_2
    SLICE_X45Y59         LUT5 (Prop_lut5_I4_O)        0.124     4.059 r  Data_Collector/num1/bit5/seg_OBUF[6]_inst_i_121/O
                         net (fo=3, routed)           0.857     4.916    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_315_1[0]
    SLICE_X45Y59         LUT5 (Prop_lut5_I3_O)        0.124     5.040 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_371/O
                         net (fo=3, routed)           0.792     5.832    Data_Collector/num1/bit7/Carry_2_19
    SLICE_X43Y60         LUT5 (Prop_lut5_I2_O)        0.150     5.982 r  Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_380/O
                         net (fo=3, routed)           1.023     7.005    Data_Collector/num1/bit7/Calculation/multiply/total0_plus_total1/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X42Y61         LUT5 (Prop_lut5_I2_O)        0.352     7.357 r  Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_390/O
                         net (fo=3, routed)           0.661     8.018    Data_Collector/num1/bit11/Carry_3_17
    SLICE_X43Y61         LUT5 (Prop_lut5_I2_O)        0.354     8.372 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_349/O
                         net (fo=3, routed)           0.868     9.240    Data_Collector/num1/bit11/Calculation/multiply/total0_plus_total1/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.326     9.566 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_255/O
                         net (fo=3, routed)           0.815    10.381    Data_Collector/num1/bit11/Calculation/multiply/total8[14]
    SLICE_X44Y63         LUT5 (Prop_lut5_I2_O)        0.152    10.533 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_143/O
                         net (fo=2, routed)           0.952    11.484    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_72[3]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.354    11.838 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_66/O
                         net (fo=3, routed)           0.844    12.683    Data_Collector/num1/bit3/Calculation/multiply/total12_plus_total13/Carry
    SLICE_X38Y63         LUT5 (Prop_lut5_I2_O)        0.352    13.035 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_75/O
                         net (fo=3, routed)           0.820    13.855    Data_Collector/num1/bit11/Carry_2_29
    SLICE_X36Y63         LUT5 (Prop_lut5_I2_O)        0.356    14.211 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_48/O
                         net (fo=3, routed)           0.758    14.968    Data_Collector/num1/bit15/Carry_1_19
    SLICE_X34Y64         LUT5 (Prop_lut5_I2_O)        0.352    15.320 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.833    16.153    Data_Collector/num1/bit15/Carry_2
    SLICE_X34Y63         LUT5 (Prop_lut5_I2_O)        0.356    16.509 r  Data_Collector/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           0.447    16.956    Data_Collector/num1/bit15/Calculation/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X34Y64         LUT3 (Prop_lut3_I1_O)        0.348    17.304 r  Data_Collector/num1/bit15/seg_OBUF[1]_inst_i_29/O
                         net (fo=1, routed)           0.821    18.125    Data_Collector/num1/bit13/Carry_1_1
    SLICE_X34Y63         LUT5 (Prop_lut5_I4_O)        0.124    18.249 f  Data_Collector/num1/bit13/seg_OBUF[1]_inst_i_24/O
                         net (fo=8, routed)           1.271    19.520    Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_18_0[0]
    SLICE_X34Y62         LUT4 (Prop_lut4_I0_O)        0.146    19.666 f  Data_Collector/num1/bit15/seg_OBUF[0]_inst_i_18/O
                         net (fo=4, routed)           0.454    20.120    Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_28
    SLICE_X34Y61         LUT5 (Prop_lut5_I1_O)        0.321    20.441 f  Data_Collector/num1/bit7/seg_OBUF[6]_inst_i_64/O
                         net (fo=7, routed)           0.976    21.417    Data_Collector/opcode2/p_27_in
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.331    21.748 r  Data_Collector/opcode2/seg_OBUF[6]_inst_i_28/O
                         net (fo=4, routed)           1.020    22.768    Data_Collector/num1/bit7/seg_OBUF[6]_inst_i_4
    SLICE_X33Y60         LUT6 (Prop_lut6_I1_O)        0.124    22.892 r  Data_Collector/num1/bit7/seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.946    23.839    Stage_Selector/U3/DigitToOutput3_if_code2NOT[6]
    SLICE_X31Y58         LUT6 (Prop_lut6_I3_O)        0.124    23.963 r  Stage_Selector/U3/seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.814    24.777    Stage_Selector/U3/Seven_Segment_Display/final_digit3[6]
    SLICE_X34Y58         LUT6 (Prop_lut6_I2_O)        0.124    24.901 r  Stage_Selector/U3/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.911    28.811    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    32.343 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    32.343    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_Collector/num1/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.255ns  (logic 9.458ns (29.323%)  route 22.797ns (70.677%))
  Logic Levels:           24  (FDRE=1 LUT3=2 LUT4=1 LUT5=13 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE                         0.000     0.000 r  Data_Collector/num1/bit0/data_out_reg/C
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.659     0.659 r  Data_Collector/num1/bit0/data_out_reg/Q
                         net (fo=63, routed)          1.402     2.061    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_229_1
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.185 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_126/O
                         net (fo=3, routed)           0.669     2.853    Data_Collector/num1/bit3/Calculation/multiply/addend0_plus_addend1/add_bit0to15/Carry_1
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.124     2.977 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_128/O
                         net (fo=3, routed)           0.958     3.935    Data_Collector/num1/bit5/Carry_2_2
    SLICE_X45Y59         LUT5 (Prop_lut5_I4_O)        0.124     4.059 r  Data_Collector/num1/bit5/seg_OBUF[6]_inst_i_121/O
                         net (fo=3, routed)           0.857     4.916    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_315_1[0]
    SLICE_X45Y59         LUT5 (Prop_lut5_I3_O)        0.124     5.040 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_371/O
                         net (fo=3, routed)           0.792     5.832    Data_Collector/num1/bit7/Carry_2_19
    SLICE_X43Y60         LUT5 (Prop_lut5_I2_O)        0.150     5.982 r  Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_380/O
                         net (fo=3, routed)           1.023     7.005    Data_Collector/num1/bit7/Calculation/multiply/total0_plus_total1/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X42Y61         LUT5 (Prop_lut5_I2_O)        0.352     7.357 r  Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_390/O
                         net (fo=3, routed)           0.661     8.018    Data_Collector/num1/bit11/Carry_3_17
    SLICE_X43Y61         LUT5 (Prop_lut5_I2_O)        0.354     8.372 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_349/O
                         net (fo=3, routed)           0.868     9.240    Data_Collector/num1/bit11/Calculation/multiply/total0_plus_total1/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.326     9.566 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_255/O
                         net (fo=3, routed)           0.815    10.381    Data_Collector/num1/bit11/Calculation/multiply/total8[14]
    SLICE_X44Y63         LUT5 (Prop_lut5_I2_O)        0.152    10.533 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_143/O
                         net (fo=2, routed)           0.952    11.484    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_72[3]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.354    11.838 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_66/O
                         net (fo=3, routed)           0.844    12.683    Data_Collector/num1/bit3/Calculation/multiply/total12_plus_total13/Carry
    SLICE_X38Y63         LUT5 (Prop_lut5_I2_O)        0.352    13.035 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_75/O
                         net (fo=3, routed)           0.820    13.855    Data_Collector/num1/bit11/Carry_2_29
    SLICE_X36Y63         LUT5 (Prop_lut5_I2_O)        0.356    14.211 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_48/O
                         net (fo=3, routed)           0.758    14.968    Data_Collector/num1/bit15/Carry_1_19
    SLICE_X34Y64         LUT5 (Prop_lut5_I2_O)        0.352    15.320 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.833    16.153    Data_Collector/num1/bit15/Carry_2
    SLICE_X34Y63         LUT5 (Prop_lut5_I2_O)        0.356    16.509 r  Data_Collector/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           0.447    16.956    Data_Collector/num1/bit15/Calculation/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X34Y64         LUT3 (Prop_lut3_I1_O)        0.348    17.304 r  Data_Collector/num1/bit15/seg_OBUF[1]_inst_i_29/O
                         net (fo=1, routed)           0.821    18.125    Data_Collector/num1/bit13/Carry_1_1
    SLICE_X34Y63         LUT5 (Prop_lut5_I4_O)        0.124    18.249 f  Data_Collector/num1/bit13/seg_OBUF[1]_inst_i_24/O
                         net (fo=8, routed)           1.271    19.520    Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_18_0[0]
    SLICE_X34Y62         LUT4 (Prop_lut4_I0_O)        0.146    19.666 f  Data_Collector/num1/bit15/seg_OBUF[0]_inst_i_18/O
                         net (fo=4, routed)           0.458    20.124    Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_28
    SLICE_X34Y61         LUT6 (Prop_lut6_I3_O)        0.328    20.452 f  Data_Collector/num1/bit7/seg_OBUF[6]_inst_i_54/O
                         net (fo=10, routed)          1.156    21.609    Data_Collector/num2/bit5/p_32_in
    SLICE_X39Y60         LUT5 (Prop_lut5_I4_O)        0.150    21.759 r  Data_Collector/num2/bit5/seg_OBUF[1]_inst_i_20/O
                         net (fo=2, routed)           1.017    22.776    Data_Collector/num2/bit5/seg_OBUF[6]_inst_i_54_2
    SLICE_X36Y59         LUT6 (Prop_lut6_I0_O)        0.326    23.102 r  Data_Collector/num2/bit5/seg_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.749    23.851    Stage_Selector/U3/DigitToOutput0_if_code2NOT[1]
    SLICE_X32Y58         LUT6 (Prop_lut6_I3_O)        0.124    23.975 r  Stage_Selector/U3/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.794    24.770    Stage_Selector/U3/Seven_Segment_Display/final_digit0[1]
    SLICE_X30Y58         LUT6 (Prop_lut6_I1_O)        0.124    24.894 r  Stage_Selector/U3/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.833    28.726    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    32.255 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    32.255    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_Collector/num1/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.920ns  (logic 9.459ns (29.635%)  route 22.460ns (70.365%))
  Logic Levels:           24  (FDRE=1 LUT3=1 LUT5=13 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE                         0.000     0.000 r  Data_Collector/num1/bit0/data_out_reg/C
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.659     0.659 r  Data_Collector/num1/bit0/data_out_reg/Q
                         net (fo=63, routed)          1.402     2.061    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_229_1
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.185 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_126/O
                         net (fo=3, routed)           0.669     2.853    Data_Collector/num1/bit3/Calculation/multiply/addend0_plus_addend1/add_bit0to15/Carry_1
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.124     2.977 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_128/O
                         net (fo=3, routed)           0.958     3.935    Data_Collector/num1/bit5/Carry_2_2
    SLICE_X45Y59         LUT5 (Prop_lut5_I4_O)        0.124     4.059 r  Data_Collector/num1/bit5/seg_OBUF[6]_inst_i_121/O
                         net (fo=3, routed)           0.857     4.916    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_315_1[0]
    SLICE_X45Y59         LUT5 (Prop_lut5_I3_O)        0.124     5.040 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_371/O
                         net (fo=3, routed)           0.792     5.832    Data_Collector/num1/bit7/Carry_2_19
    SLICE_X43Y60         LUT5 (Prop_lut5_I2_O)        0.150     5.982 r  Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_380/O
                         net (fo=3, routed)           1.023     7.005    Data_Collector/num1/bit7/Calculation/multiply/total0_plus_total1/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X42Y61         LUT5 (Prop_lut5_I2_O)        0.352     7.357 r  Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_390/O
                         net (fo=3, routed)           0.661     8.018    Data_Collector/num1/bit11/Carry_3_17
    SLICE_X43Y61         LUT5 (Prop_lut5_I2_O)        0.354     8.372 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_349/O
                         net (fo=3, routed)           0.868     9.240    Data_Collector/num1/bit11/Calculation/multiply/total0_plus_total1/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.326     9.566 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_255/O
                         net (fo=3, routed)           0.815    10.381    Data_Collector/num1/bit11/Calculation/multiply/total8[14]
    SLICE_X44Y63         LUT5 (Prop_lut5_I2_O)        0.152    10.533 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_143/O
                         net (fo=2, routed)           0.952    11.484    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_72[3]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.354    11.838 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_66/O
                         net (fo=3, routed)           0.844    12.683    Data_Collector/num1/bit3/Calculation/multiply/total12_plus_total13/Carry
    SLICE_X38Y63         LUT5 (Prop_lut5_I2_O)        0.352    13.035 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_75/O
                         net (fo=3, routed)           0.820    13.855    Data_Collector/num1/bit11/Carry_2_29
    SLICE_X36Y63         LUT5 (Prop_lut5_I2_O)        0.356    14.211 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_48/O
                         net (fo=3, routed)           0.758    14.968    Data_Collector/num1/bit15/Carry_1_19
    SLICE_X34Y64         LUT5 (Prop_lut5_I2_O)        0.352    15.320 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.833    16.153    Data_Collector/num1/bit15/Carry_2
    SLICE_X34Y63         LUT5 (Prop_lut5_I2_O)        0.356    16.509 r  Data_Collector/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           0.673    17.182    Data_Collector/num1/bit15/Calculation/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X33Y64         LUT5 (Prop_lut5_I3_O)        0.374    17.556 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_79/O
                         net (fo=7, routed)           0.362    17.918    Data_Collector/num1/bit15/Calculation/multiply/total12_plus_total13/BC__25
    SLICE_X32Y63         LUT6 (Prop_lut6_I4_O)        0.326    18.244 f  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_37/O
                         net (fo=10, routed)          1.165    19.410    Data_Collector/num1/bit15/answer[29]
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.124    19.534 f  Data_Collector/num1/bit15/seg_OBUF[6]_inst_i_41/O
                         net (fo=9, routed)           1.004    20.537    Data_Collector/num1/bit15/p_7_in
    SLICE_X34Y62         LUT6 (Prop_lut6_I4_O)        0.124    20.661 f  Data_Collector/num1/bit15/seg_OBUF[6]_inst_i_25/O
                         net (fo=6, routed)           0.813    21.474    Data_Collector/num1/bit7/p_17_in
    SLICE_X34Y61         LUT5 (Prop_lut5_I4_O)        0.152    21.626 r  Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_11/O
                         net (fo=4, routed)           0.916    22.542    Data_Collector/num1/bit7/data_out_reg_6
    SLICE_X31Y60         LUT6 (Prop_lut6_I0_O)        0.348    22.890 r  Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_15/O
                         net (fo=1, routed)           0.665    23.556    Stage_Selector/U3/DigitToOutput3_if_code2NOT[5]
    SLICE_X31Y60         LUT6 (Prop_lut6_I2_O)        0.124    23.680 r  Stage_Selector/U3/seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.713    24.392    Stage_Selector/U3/Seven_Segment_Display/final_digit3[5]
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.124    24.516 r  Stage_Selector/U3/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.899    28.415    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    31.920 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    31.920    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_Collector/num1/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.799ns  (logic 9.223ns (29.004%)  route 22.576ns (70.996%))
  Logic Levels:           24  (FDRE=1 LUT3=1 LUT5=13 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE                         0.000     0.000 r  Data_Collector/num1/bit0/data_out_reg/C
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.659     0.659 r  Data_Collector/num1/bit0/data_out_reg/Q
                         net (fo=63, routed)          1.402     2.061    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_229_1
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.185 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_126/O
                         net (fo=3, routed)           0.669     2.853    Data_Collector/num1/bit3/Calculation/multiply/addend0_plus_addend1/add_bit0to15/Carry_1
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.124     2.977 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_128/O
                         net (fo=3, routed)           0.958     3.935    Data_Collector/num1/bit5/Carry_2_2
    SLICE_X45Y59         LUT5 (Prop_lut5_I4_O)        0.124     4.059 r  Data_Collector/num1/bit5/seg_OBUF[6]_inst_i_121/O
                         net (fo=3, routed)           0.857     4.916    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_315_1[0]
    SLICE_X45Y59         LUT5 (Prop_lut5_I3_O)        0.124     5.040 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_371/O
                         net (fo=3, routed)           0.792     5.832    Data_Collector/num1/bit7/Carry_2_19
    SLICE_X43Y60         LUT5 (Prop_lut5_I2_O)        0.150     5.982 r  Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_380/O
                         net (fo=3, routed)           1.023     7.005    Data_Collector/num1/bit7/Calculation/multiply/total0_plus_total1/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X42Y61         LUT5 (Prop_lut5_I2_O)        0.352     7.357 r  Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_390/O
                         net (fo=3, routed)           0.661     8.018    Data_Collector/num1/bit11/Carry_3_17
    SLICE_X43Y61         LUT5 (Prop_lut5_I2_O)        0.354     8.372 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_349/O
                         net (fo=3, routed)           0.868     9.240    Data_Collector/num1/bit11/Calculation/multiply/total0_plus_total1/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.326     9.566 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_255/O
                         net (fo=3, routed)           0.815    10.381    Data_Collector/num1/bit11/Calculation/multiply/total8[14]
    SLICE_X44Y63         LUT5 (Prop_lut5_I2_O)        0.152    10.533 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_143/O
                         net (fo=2, routed)           0.952    11.484    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_72[3]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.354    11.838 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_66/O
                         net (fo=3, routed)           0.844    12.683    Data_Collector/num1/bit3/Calculation/multiply/total12_plus_total13/Carry
    SLICE_X38Y63         LUT5 (Prop_lut5_I2_O)        0.352    13.035 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_75/O
                         net (fo=3, routed)           0.820    13.855    Data_Collector/num1/bit11/Carry_2_29
    SLICE_X36Y63         LUT5 (Prop_lut5_I2_O)        0.356    14.211 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_48/O
                         net (fo=3, routed)           0.758    14.968    Data_Collector/num1/bit15/Carry_1_19
    SLICE_X34Y64         LUT5 (Prop_lut5_I2_O)        0.352    15.320 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.833    16.153    Data_Collector/num1/bit15/Carry_2
    SLICE_X34Y63         LUT5 (Prop_lut5_I2_O)        0.356    16.509 r  Data_Collector/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           0.673    17.182    Data_Collector/num1/bit15/Calculation/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X33Y64         LUT5 (Prop_lut5_I3_O)        0.374    17.556 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_79/O
                         net (fo=7, routed)           0.362    17.918    Data_Collector/num1/bit15/Calculation/multiply/total12_plus_total13/BC__25
    SLICE_X32Y63         LUT6 (Prop_lut6_I4_O)        0.326    18.244 f  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_37/O
                         net (fo=10, routed)          1.165    19.410    Data_Collector/num1/bit15/answer[29]
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.124    19.534 f  Data_Collector/num1/bit15/seg_OBUF[6]_inst_i_41/O
                         net (fo=9, routed)           1.004    20.537    Data_Collector/num1/bit15/p_7_in
    SLICE_X34Y62         LUT6 (Prop_lut6_I4_O)        0.124    20.661 f  Data_Collector/num1/bit15/seg_OBUF[6]_inst_i_25/O
                         net (fo=6, routed)           0.813    21.474    Data_Collector/num1/bit7/p_17_in
    SLICE_X34Y61         LUT5 (Prop_lut5_I4_O)        0.124    21.598 r  Data_Collector/num1/bit7/seg_OBUF[4]_inst_i_10/O
                         net (fo=4, routed)           0.834    22.433    Data_Collector/num2/bit13/seg_OBUF[4]_inst_i_5_1
    SLICE_X33Y61         LUT6 (Prop_lut6_I5_O)        0.124    22.557 r  Data_Collector/num2/bit13/seg_OBUF[4]_inst_i_17/O
                         net (fo=1, routed)           0.800    23.356    Stage_Selector/U3/DigitToOutput2_if_code2NOT[4]
    SLICE_X33Y59         LUT6 (Prop_lut6_I3_O)        0.124    23.480 r  Stage_Selector/U3/seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.641    24.121    Stage_Selector/U3/Seven_Segment_Display/final_digit2[4]
    SLICE_X33Y57         LUT6 (Prop_lut6_I5_O)        0.124    24.245 r  Stage_Selector/U3/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.034    28.279    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    31.799 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    31.799    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_Collector/num1/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.762ns  (logic 9.437ns (29.710%)  route 22.326ns (70.290%))
  Logic Levels:           24  (FDRE=1 LUT3=2 LUT4=1 LUT5=13 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE                         0.000     0.000 r  Data_Collector/num1/bit0/data_out_reg/C
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.659     0.659 r  Data_Collector/num1/bit0/data_out_reg/Q
                         net (fo=63, routed)          1.402     2.061    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_229_1
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.185 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_126/O
                         net (fo=3, routed)           0.669     2.853    Data_Collector/num1/bit3/Calculation/multiply/addend0_plus_addend1/add_bit0to15/Carry_1
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.124     2.977 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_128/O
                         net (fo=3, routed)           0.958     3.935    Data_Collector/num1/bit5/Carry_2_2
    SLICE_X45Y59         LUT5 (Prop_lut5_I4_O)        0.124     4.059 r  Data_Collector/num1/bit5/seg_OBUF[6]_inst_i_121/O
                         net (fo=3, routed)           0.857     4.916    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_315_1[0]
    SLICE_X45Y59         LUT5 (Prop_lut5_I3_O)        0.124     5.040 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_371/O
                         net (fo=3, routed)           0.792     5.832    Data_Collector/num1/bit7/Carry_2_19
    SLICE_X43Y60         LUT5 (Prop_lut5_I2_O)        0.150     5.982 r  Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_380/O
                         net (fo=3, routed)           1.023     7.005    Data_Collector/num1/bit7/Calculation/multiply/total0_plus_total1/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X42Y61         LUT5 (Prop_lut5_I2_O)        0.352     7.357 r  Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_390/O
                         net (fo=3, routed)           0.661     8.018    Data_Collector/num1/bit11/Carry_3_17
    SLICE_X43Y61         LUT5 (Prop_lut5_I2_O)        0.354     8.372 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_349/O
                         net (fo=3, routed)           0.868     9.240    Data_Collector/num1/bit11/Calculation/multiply/total0_plus_total1/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.326     9.566 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_255/O
                         net (fo=3, routed)           0.815    10.381    Data_Collector/num1/bit11/Calculation/multiply/total8[14]
    SLICE_X44Y63         LUT5 (Prop_lut5_I2_O)        0.152    10.533 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_143/O
                         net (fo=2, routed)           0.952    11.484    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_72[3]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.354    11.838 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_66/O
                         net (fo=3, routed)           0.844    12.683    Data_Collector/num1/bit3/Calculation/multiply/total12_plus_total13/Carry
    SLICE_X38Y63         LUT5 (Prop_lut5_I2_O)        0.352    13.035 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_75/O
                         net (fo=3, routed)           0.820    13.855    Data_Collector/num1/bit11/Carry_2_29
    SLICE_X36Y63         LUT5 (Prop_lut5_I2_O)        0.356    14.211 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_48/O
                         net (fo=3, routed)           0.758    14.968    Data_Collector/num1/bit15/Carry_1_19
    SLICE_X34Y64         LUT5 (Prop_lut5_I2_O)        0.352    15.320 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.833    16.153    Data_Collector/num1/bit15/Carry_2
    SLICE_X34Y63         LUT5 (Prop_lut5_I2_O)        0.356    16.509 r  Data_Collector/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           0.447    16.956    Data_Collector/num1/bit15/Calculation/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X34Y64         LUT3 (Prop_lut3_I1_O)        0.348    17.304 r  Data_Collector/num1/bit15/seg_OBUF[1]_inst_i_29/O
                         net (fo=1, routed)           0.821    18.125    Data_Collector/num1/bit13/Carry_1_1
    SLICE_X34Y63         LUT5 (Prop_lut5_I4_O)        0.124    18.249 f  Data_Collector/num1/bit13/seg_OBUF[1]_inst_i_24/O
                         net (fo=8, routed)           1.271    19.520    Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_18_0[0]
    SLICE_X34Y62         LUT4 (Prop_lut4_I0_O)        0.146    19.666 f  Data_Collector/num1/bit15/seg_OBUF[0]_inst_i_18/O
                         net (fo=4, routed)           0.454    20.120    Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_28
    SLICE_X34Y61         LUT5 (Prop_lut5_I1_O)        0.321    20.441 f  Data_Collector/num1/bit7/seg_OBUF[6]_inst_i_64/O
                         net (fo=7, routed)           0.819    21.260    Data_Collector/opcode2/p_27_in
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.331    21.591 r  Data_Collector/opcode2/seg_OBUF[3]_inst_i_23/O
                         net (fo=4, routed)           0.843    22.435    Data_Collector/num1/bit7/seg_OBUF[3]_inst_i_4
    SLICE_X34Y59         LUT6 (Prop_lut6_I0_O)        0.124    22.559 r  Data_Collector/num1/bit7/seg_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.815    23.374    Stage_Selector/U3/DigitToOutput2_if_code2NOT[3]
    SLICE_X33Y59         LUT6 (Prop_lut6_I3_O)        0.124    23.498 r  Stage_Selector/U3/seg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.800    24.298    Stage_Selector/U3/Seven_Segment_Display/final_digit2[3]
    SLICE_X33Y57         LUT6 (Prop_lut6_I5_O)        0.124    24.422 r  Stage_Selector/U3/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.805    28.227    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    31.762 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    31.762    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_Collector/num1/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.715ns  (logic 9.412ns (29.676%)  route 22.303ns (70.324%))
  Logic Levels:           24  (FDRE=1 LUT3=2 LUT4=1 LUT5=13 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE                         0.000     0.000 r  Data_Collector/num1/bit0/data_out_reg/C
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.659     0.659 r  Data_Collector/num1/bit0/data_out_reg/Q
                         net (fo=63, routed)          1.402     2.061    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_229_1
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.185 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_126/O
                         net (fo=3, routed)           0.669     2.853    Data_Collector/num1/bit3/Calculation/multiply/addend0_plus_addend1/add_bit0to15/Carry_1
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.124     2.977 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_128/O
                         net (fo=3, routed)           0.958     3.935    Data_Collector/num1/bit5/Carry_2_2
    SLICE_X45Y59         LUT5 (Prop_lut5_I4_O)        0.124     4.059 r  Data_Collector/num1/bit5/seg_OBUF[6]_inst_i_121/O
                         net (fo=3, routed)           0.857     4.916    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_315_1[0]
    SLICE_X45Y59         LUT5 (Prop_lut5_I3_O)        0.124     5.040 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_371/O
                         net (fo=3, routed)           0.792     5.832    Data_Collector/num1/bit7/Carry_2_19
    SLICE_X43Y60         LUT5 (Prop_lut5_I2_O)        0.150     5.982 r  Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_380/O
                         net (fo=3, routed)           1.023     7.005    Data_Collector/num1/bit7/Calculation/multiply/total0_plus_total1/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X42Y61         LUT5 (Prop_lut5_I2_O)        0.352     7.357 r  Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_390/O
                         net (fo=3, routed)           0.661     8.018    Data_Collector/num1/bit11/Carry_3_17
    SLICE_X43Y61         LUT5 (Prop_lut5_I2_O)        0.354     8.372 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_349/O
                         net (fo=3, routed)           0.868     9.240    Data_Collector/num1/bit11/Calculation/multiply/total0_plus_total1/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.326     9.566 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_255/O
                         net (fo=3, routed)           0.815    10.381    Data_Collector/num1/bit11/Calculation/multiply/total8[14]
    SLICE_X44Y63         LUT5 (Prop_lut5_I2_O)        0.152    10.533 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_143/O
                         net (fo=2, routed)           0.952    11.484    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_72[3]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.354    11.838 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_66/O
                         net (fo=3, routed)           0.844    12.683    Data_Collector/num1/bit3/Calculation/multiply/total12_plus_total13/Carry
    SLICE_X38Y63         LUT5 (Prop_lut5_I2_O)        0.352    13.035 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_75/O
                         net (fo=3, routed)           0.820    13.855    Data_Collector/num1/bit11/Carry_2_29
    SLICE_X36Y63         LUT5 (Prop_lut5_I2_O)        0.356    14.211 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_48/O
                         net (fo=3, routed)           0.758    14.968    Data_Collector/num1/bit15/Carry_1_19
    SLICE_X34Y64         LUT5 (Prop_lut5_I2_O)        0.352    15.320 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.833    16.153    Data_Collector/num1/bit15/Carry_2
    SLICE_X34Y63         LUT5 (Prop_lut5_I2_O)        0.356    16.509 r  Data_Collector/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           0.447    16.956    Data_Collector/num1/bit15/Calculation/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X34Y64         LUT3 (Prop_lut3_I1_O)        0.348    17.304 r  Data_Collector/num1/bit15/seg_OBUF[1]_inst_i_29/O
                         net (fo=1, routed)           0.821    18.125    Data_Collector/num1/bit13/Carry_1_1
    SLICE_X34Y63         LUT5 (Prop_lut5_I4_O)        0.124    18.249 f  Data_Collector/num1/bit13/seg_OBUF[1]_inst_i_24/O
                         net (fo=8, routed)           1.271    19.520    Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_18_0[0]
    SLICE_X34Y62         LUT4 (Prop_lut4_I0_O)        0.146    19.666 f  Data_Collector/num1/bit15/seg_OBUF[0]_inst_i_18/O
                         net (fo=4, routed)           0.454    20.120    Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_28
    SLICE_X34Y61         LUT5 (Prop_lut5_I1_O)        0.321    20.441 f  Data_Collector/num1/bit7/seg_OBUF[6]_inst_i_64/O
                         net (fo=7, routed)           0.806    21.248    Data_Collector/num2/bit13/p_27_in
    SLICE_X36Y61         LUT6 (Prop_lut6_I5_O)        0.331    21.579 r  Data_Collector/num2/bit13/seg_OBUF[0]_inst_i_22/O
                         net (fo=4, routed)           0.980    22.559    Data_Collector/num2/bit13/seg_OBUF[6]_inst_i_64
    SLICE_X34Y60         LUT6 (Prop_lut6_I0_O)        0.124    22.683 r  Data_Collector/num2/bit13/seg_OBUF[0]_inst_i_17/O
                         net (fo=1, routed)           0.962    23.645    Stage_Selector/U3/DigitToOutput2_if_code2NOT[0]
    SLICE_X32Y57         LUT6 (Prop_lut6_I3_O)        0.124    23.769 r  Stage_Selector/U3/seg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.667    24.436    Stage_Selector/U3/Seven_Segment_Display/final_digit2[0]
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.124    24.560 r  Stage_Selector/U3/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.644    28.204    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    31.715 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    31.715    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_Collector/num1/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.519ns  (logic 9.954ns (31.581%)  route 21.565ns (68.419%))
  Logic Levels:           24  (FDRE=1 LUT2=1 LUT3=2 LUT5=13 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE                         0.000     0.000 r  Data_Collector/num1/bit0/data_out_reg/C
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.659     0.659 r  Data_Collector/num1/bit0/data_out_reg/Q
                         net (fo=63, routed)          1.402     2.061    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_229_1
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.185 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_126/O
                         net (fo=3, routed)           0.669     2.853    Data_Collector/num1/bit3/Calculation/multiply/addend0_plus_addend1/add_bit0to15/Carry_1
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.124     2.977 r  Data_Collector/num1/bit3/seg_OBUF[6]_inst_i_128/O
                         net (fo=3, routed)           0.958     3.935    Data_Collector/num1/bit5/Carry_2_2
    SLICE_X45Y59         LUT5 (Prop_lut5_I4_O)        0.124     4.059 r  Data_Collector/num1/bit5/seg_OBUF[6]_inst_i_121/O
                         net (fo=3, routed)           0.857     4.916    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_315_1[0]
    SLICE_X45Y59         LUT5 (Prop_lut5_I3_O)        0.124     5.040 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_371/O
                         net (fo=3, routed)           0.792     5.832    Data_Collector/num1/bit7/Carry_2_19
    SLICE_X43Y60         LUT5 (Prop_lut5_I2_O)        0.150     5.982 r  Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_380/O
                         net (fo=3, routed)           1.023     7.005    Data_Collector/num1/bit7/Calculation/multiply/total0_plus_total1/add_bit0to15/add_bit8to11/Carry_2
    SLICE_X42Y61         LUT5 (Prop_lut5_I2_O)        0.352     7.357 r  Data_Collector/num1/bit7/seg_OBUF[5]_inst_i_390/O
                         net (fo=3, routed)           0.661     8.018    Data_Collector/num1/bit11/Carry_3_17
    SLICE_X43Y61         LUT5 (Prop_lut5_I2_O)        0.354     8.372 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_349/O
                         net (fo=3, routed)           0.868     9.240    Data_Collector/num1/bit11/Calculation/multiply/total0_plus_total1/add_bit0to15/add_bit12to15/Carry_2
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.326     9.566 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_255/O
                         net (fo=3, routed)           0.815    10.381    Data_Collector/num1/bit11/Calculation/multiply/total8[14]
    SLICE_X44Y63         LUT5 (Prop_lut5_I2_O)        0.152    10.533 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_143/O
                         net (fo=2, routed)           0.952    11.484    Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_72[3]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.354    11.838 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_66/O
                         net (fo=3, routed)           0.844    12.683    Data_Collector/num1/bit3/Calculation/multiply/total12_plus_total13/Carry
    SLICE_X38Y63         LUT5 (Prop_lut5_I2_O)        0.352    13.035 r  Data_Collector/num1/bit3/seg_OBUF[5]_inst_i_75/O
                         net (fo=3, routed)           0.820    13.855    Data_Collector/num1/bit11/Carry_2_29
    SLICE_X36Y63         LUT5 (Prop_lut5_I2_O)        0.356    14.211 r  Data_Collector/num1/bit11/seg_OBUF[5]_inst_i_48/O
                         net (fo=3, routed)           0.758    14.968    Data_Collector/num1/bit15/Carry_1_19
    SLICE_X34Y64         LUT5 (Prop_lut5_I2_O)        0.352    15.320 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_54/O
                         net (fo=3, routed)           0.833    16.153    Data_Collector/num1/bit15/Carry_2
    SLICE_X34Y63         LUT5 (Prop_lut5_I2_O)        0.356    16.509 r  Data_Collector/num1/bit15/seg_OBUF[1]_inst_i_27/O
                         net (fo=4, routed)           0.673    17.182    Data_Collector/num1/bit15/Calculation/multiply/total12_plus_total13/add_bit16to31/Carry_2
    SLICE_X33Y64         LUT5 (Prop_lut5_I3_O)        0.374    17.556 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_79/O
                         net (fo=7, routed)           0.706    18.262    Data_Collector/num1/bit15/Calculation/multiply/total12_plus_total13/BC__25
    SLICE_X32Y64         LUT5 (Prop_lut5_I2_O)        0.354    18.616 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_82/O
                         net (fo=1, routed)           0.283    18.899    Data_Collector/num1/bit15/Calculation/multiply/total12_plus_total13/BC__28
    SLICE_X32Y64         LUT6 (Prop_lut6_I3_O)        0.332    19.231 r  Data_Collector/num1/bit15/seg_OBUF[5]_inst_i_35/O
                         net (fo=8, routed)           0.815    20.046    Data_Collector/num1/bit15/answer[31]
    SLICE_X30Y64         LUT2 (Prop_lut2_I0_O)        0.150    20.196 f  Data_Collector/num1/bit15/seg_OBUF[6]_inst_i_36/O
                         net (fo=3, routed)           0.700    20.896    Data_Collector/num1/bit15/seg_OBUF[6]_inst_i_36_n_0
    SLICE_X30Y64         LUT3 (Prop_lut3_I2_O)        0.374    21.270 r  Data_Collector/num1/bit15/seg_OBUF[3]_inst_i_28/O
                         net (fo=2, routed)           0.833    22.102    Data_Collector/num1/bit15/seg_OBUF[3]_inst_i_28_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I4_O)        0.328    22.430 r  Data_Collector/num1/bit15/seg_OBUF[2]_inst_i_13/O
                         net (fo=1, routed)           1.011    23.441    Stage_Selector/U3/seg_OBUF[2]_inst_i_1_2
    SLICE_X32Y59         LUT6 (Prop_lut6_I1_O)        0.124    23.565 r  Stage_Selector/U3/seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.629    24.194    Stage_Selector/U3/Seven_Segment_Display/final_digit3[2]
    SLICE_X32Y58         LUT6 (Prop_lut6_I2_O)        0.124    24.318 r  Stage_Selector/U3/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.666    27.984    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    31.519 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    31.519    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_Collector/num1/bit0/data_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.259ns  (logic 5.536ns (36.282%)  route 9.723ns (63.718%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT5=6 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE                         0.000     0.000 r  Data_Collector/num1/bit0/data_out_reg/C
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.659     0.659 f  Data_Collector/num1/bit0/data_out_reg/Q
                         net (fo=63, routed)          0.902     1.561    Data_Collector/num2/bit1/num1[0]
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.124     1.685 r  Data_Collector/num2/bit1/seg_OBUF[6]_inst_i_98/O
                         net (fo=6, routed)           0.856     2.541    Data_Collector/num2/bit3/Carry_3
    SLICE_X41Y59         LUT5 (Prop_lut5_I2_O)        0.152     2.693 r  Data_Collector/num2/bit3/seg_OBUF[6]_inst_i_96/O
                         net (fo=5, routed)           1.044     3.737    Data_Collector/num2/bit5/Carry_1
    SLICE_X38Y59         LUT5 (Prop_lut5_I2_O)        0.332     4.069 r  Data_Collector/num2/bit5/led_OBUF[10]_inst_i_7/O
                         net (fo=5, routed)           0.299     4.368    Data_Collector/num2/bit7/Carry_3
    SLICE_X38Y59         LUT5 (Prop_lut5_I2_O)        0.124     4.492 r  Data_Collector/num2/bit7/led_OBUF[10]_inst_i_6/O
                         net (fo=5, routed)           0.575     5.067    Data_Collector/num2/bit9/Carry_1
    SLICE_X38Y62         LUT5 (Prop_lut5_I2_O)        0.124     5.191 r  Data_Collector/num2/bit9/led_OBUF[10]_inst_i_5/O
                         net (fo=5, routed)           0.795     5.986    Data_Collector/num2/bit11/Carry_3
    SLICE_X37Y63         LUT5 (Prop_lut5_I2_O)        0.124     6.110 r  Data_Collector/num2/bit11/led_OBUF[10]_inst_i_4/O
                         net (fo=3, routed)           0.275     6.385    Data_Collector/num2/bit13/Carry_1
    SLICE_X37Y63         LUT5 (Prop_lut5_I2_O)        0.124     6.509 r  Data_Collector/num2/bit13/led_OBUF[10]_inst_i_3/O
                         net (fo=2, routed)           0.166     6.675    Data_Collector/num2/bit13/Carry_3
    SLICE_X37Y63         LUT3 (Prop_lut3_I0_O)        0.124     6.799 r  Data_Collector/num2/bit13/led_OBUF[10]_inst_i_2/O
                         net (fo=15, routed)          1.612     8.410    Data_Collector/opcode0/subtraction_answer_is_negative
    SLICE_X39Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.534 r  Data_Collector/opcode0/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.200    11.734    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    15.259 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    15.259    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            Data_Collector/num1/bit5/data_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.654ns  (logic 1.466ns (25.929%)  route 4.188ns (74.071%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=9, routed)           4.188     5.654    Data_Collector/num1/bit5/sw_IBUF[0]
    SLICE_X38Y59         FDRE                                         r  Data_Collector/num1/bit5/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            Data_Collector/num2/bit2/data_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.502ns  (logic 1.464ns (26.607%)  route 4.038ns (73.393%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=17, routed)          4.038     5.502    Data_Collector/num2/bit2/sw_IBUF[0]
    SLICE_X40Y57         FDRE                                         r  Data_Collector/num2/bit2/data_out_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            Data_Collector/num1/bit14/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.158ns  (logic 0.223ns (19.290%)  route 0.934ns (80.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=10, routed)          0.934     1.158    Data_Collector/num1/bit14/sw_IBUF[0]
    SLICE_X41Y62         FDRE                                         r  Data_Collector/num1/bit14/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            Data_Collector/num1/bit11/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.180ns  (logic 0.232ns (19.646%)  route 0.948ns (80.354%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=10, routed)          0.948     1.180    Data_Collector/num1/bit11/sw_IBUF[0]
    SLICE_X44Y62         FDRE                                         r  Data_Collector/num1/bit11/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            Data_Collector/num1/bit10/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.181ns  (logic 0.226ns (19.126%)  route 0.955ns (80.874%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=10, routed)          0.955     1.181    Data_Collector/num1/bit10/sw_IBUF[0]
    SLICE_X45Y61         FDRE                                         r  Data_Collector/num1/bit10/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            Data_Collector/num1/bit8/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.195ns  (logic 0.223ns (18.628%)  route 0.972ns (81.372%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=10, routed)          0.972     1.195    Data_Collector/num1/bit8/sw_IBUF[0]
    SLICE_X43Y60         FDRE                                         r  Data_Collector/num1/bit8/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            Data_Collector/num1/bit15/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.212ns  (logic 0.224ns (18.511%)  route 0.987ns (81.489%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=10, routed)          0.987     1.212    Data_Collector/num1/bit15/sw_IBUF[0]
    SLICE_X41Y62         FDRE                                         r  Data_Collector/num1/bit15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            Data_Collector/num1/bit9/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.218ns  (logic 0.220ns (18.087%)  route 0.998ns (81.913%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=10, routed)          0.998     1.218    Data_Collector/num1/bit9/sw_IBUF[0]
    SLICE_X43Y60         FDRE                                         r  Data_Collector/num1/bit9/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            Data_Collector/num2/bit14/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.233ns  (logic 0.223ns (18.113%)  route 1.009ns (81.887%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=10, routed)          1.009     1.233    Data_Collector/num2/bit14/sw_IBUF[0]
    SLICE_X39Y63         FDRE                                         r  Data_Collector/num2/bit14/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            Data_Collector/num1/bit12/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.264ns  (logic 0.237ns (18.726%)  route 1.027ns (81.274%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=10, routed)          1.027     1.264    Data_Collector/num1/bit12/sw_IBUF[0]
    SLICE_X41Y62         FDRE                                         r  Data_Collector/num1/bit12/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            Data_Collector/num2/bit9/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.275ns  (logic 0.220ns (17.276%)  route 1.055ns (82.724%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=10, routed)          1.055     1.275    Data_Collector/num2/bit9/sw_IBUF[0]
    SLICE_X40Y60         FDRE                                         r  Data_Collector/num2/bit9/data_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            Data_Collector/num2/bit15/data_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.278ns  (logic 0.224ns (17.553%)  route 1.053ns (82.447%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=10, routed)          1.053     1.278    Data_Collector/num2/bit15/sw_IBUF[0]
    SLICE_X40Y63         FDRE                                         r  Data_Collector/num2/bit15/data_out_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.562ns  (logic 4.534ns (36.094%)  route 8.028ns (63.906%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.553     5.074    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code1/clk_IBUF_BUFG
    SLICE_X30Y54         FDRE                                         r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code1/data_out_reg/Q
                         net (fo=46, routed)          1.598     7.189    Data_Collector/opcode2/answer_select_code[1]
    SLICE_X36Y58         LUT6 (Prop_lut6_I4_O)        0.124     7.313 r  Data_Collector/opcode2/seg_OBUF[4]_inst_i_21/O
                         net (fo=1, routed)           0.965     8.278    Data_Collector/num2/bit5/seg_OBUF[4]_inst_i_3
    SLICE_X35Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.402 r  Data_Collector/num2/bit5/seg_OBUF[4]_inst_i_11/O
                         net (fo=1, routed)           0.578     8.981    Stage_Selector/U3/DigitToOutput0_if_code2NOT[4]
    SLICE_X33Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.105 r  Stage_Selector/U3/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.853     9.958    Stage_Selector/U3/Seven_Segment_Display/final_digit0[4]
    SLICE_X33Y57         LUT6 (Prop_lut6_I1_O)        0.124    10.082 r  Stage_Selector/U3/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.034    14.115    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    17.635 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.635    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_Selector/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.378ns  (logic 4.332ns (35.000%)  route 8.046ns (65.000%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.566     5.087    Stage_Selector/U4/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  Stage_Selector/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Stage_Selector/U4/data_out_reg/Q
                         net (fo=25, routed)          2.195     7.739    Stage_Selector/U3/data_out_reg_2
    SLICE_X39Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.863 r  Stage_Selector/U3/led_OBUF[12]_inst_i_1/O
                         net (fo=27, routed)          1.312     9.175    Stage_Selector/U3/data_out_reg_1
    SLICE_X31Y60         LUT6 (Prop_lut6_I4_O)        0.124     9.299 r  Stage_Selector/U3/seg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.639     9.938    Stage_Selector/U3/Seven_Segment_Display/final_digit2[5]
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.062 r  Stage_Selector/U3/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.899    13.961    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    17.465 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.465    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_Selector/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.287ns  (logic 4.357ns (35.462%)  route 7.930ns (64.538%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.566     5.087    Stage_Selector/U4/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  Stage_Selector/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Stage_Selector/U4/data_out_reg/Q
                         net (fo=25, routed)          2.195     7.739    Stage_Selector/U3/data_out_reg_2
    SLICE_X39Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.863 r  Stage_Selector/U3/led_OBUF[12]_inst_i_1/O
                         net (fo=27, routed)          1.081     8.943    Stage_Selector/U3/data_out_reg_1
    SLICE_X30Y59         LUT6 (Prop_lut6_I4_O)        0.124     9.067 r  Stage_Selector/U3/seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.821     9.888    Stage_Selector/U3/Seven_Segment_Display/final_digit2[1]
    SLICE_X30Y58         LUT6 (Prop_lut6_I5_O)        0.124    10.012 r  Stage_Selector/U3/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.833    13.845    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    17.374 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.374    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_Selector/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.195ns  (logic 4.363ns (35.777%)  route 7.832ns (64.223%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.566     5.087    Stage_Selector/U4/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  Stage_Selector/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Stage_Selector/U4/data_out_reg/Q
                         net (fo=25, routed)          2.195     7.739    Stage_Selector/U3/data_out_reg_2
    SLICE_X39Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.863 r  Stage_Selector/U3/led_OBUF[12]_inst_i_1/O
                         net (fo=27, routed)          1.265     9.128    Stage_Selector/U3/data_out_reg_1
    SLICE_X33Y58         LUT6 (Prop_lut6_I4_O)        0.124     9.252 r  Stage_Selector/U3/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.706     9.958    Stage_Selector/U3/Seven_Segment_Display/final_digit0[2]
    SLICE_X32Y58         LUT6 (Prop_lut6_I1_O)        0.124    10.082 r  Stage_Selector/U3/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.666    13.748    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    17.283 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.283    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_Selector/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.957ns  (logic 4.364ns (36.495%)  route 7.593ns (63.505%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.566     5.087    Stage_Selector/U4/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  Stage_Selector/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Stage_Selector/U4/data_out_reg/Q
                         net (fo=25, routed)          2.195     7.739    Stage_Selector/U3/data_out_reg_2
    SLICE_X39Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.863 r  Stage_Selector/U3/led_OBUF[12]_inst_i_1/O
                         net (fo=27, routed)          0.793     8.656    Stage_Selector/U3/data_out_reg_1
    SLICE_X33Y59         LUT6 (Prop_lut6_I4_O)        0.124     8.780 r  Stage_Selector/U3/seg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.800     9.580    Stage_Selector/U3/Seven_Segment_Display/final_digit2[3]
    SLICE_X33Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.704 r  Stage_Selector/U3/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.805    13.508    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    17.044 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.044    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_Selector/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.758ns  (logic 4.359ns (37.077%)  route 7.398ns (62.923%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.566     5.087    Stage_Selector/U4/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  Stage_Selector/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Stage_Selector/U4/data_out_reg/Q
                         net (fo=25, routed)          2.195     7.739    Stage_Selector/U3/data_out_reg_2
    SLICE_X39Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.863 r  Stage_Selector/U3/led_OBUF[12]_inst_i_1/O
                         net (fo=27, routed)          0.626     8.489    Stage_Selector/U3/data_out_reg_1
    SLICE_X34Y58         LUT6 (Prop_lut6_I4_O)        0.124     8.613 r  Stage_Selector/U3/seg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.666     9.279    Stage_Selector/U3/Seven_Segment_Display/final_digit2[6]
    SLICE_X34Y58         LUT6 (Prop_lut6_I5_O)        0.124     9.403 r  Stage_Selector/U3/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.911    13.314    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.845 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.845    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_Selector/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.692ns  (logic 4.339ns (37.109%)  route 7.353ns (62.891%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.566     5.087    Stage_Selector/U4/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  Stage_Selector/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Stage_Selector/U4/data_out_reg/Q
                         net (fo=25, routed)          2.195     7.739    Stage_Selector/U3/data_out_reg_2
    SLICE_X39Y58         LUT2 (Prop_lut2_I1_O)        0.124     7.863 r  Stage_Selector/U3/led_OBUF[12]_inst_i_1/O
                         net (fo=27, routed)          0.847     8.710    Stage_Selector/U3/data_out_reg_1
    SLICE_X32Y57         LUT6 (Prop_lut6_I4_O)        0.124     8.834 r  Stage_Selector/U3/seg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.667     9.501    Stage_Selector/U3/Seven_Segment_Display/final_digit2[0]
    SLICE_X32Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.625 r  Stage_Selector/U3/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.644    13.268    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    16.779 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.779    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code2/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.523ns  (logic 4.376ns (45.952%)  route 5.147ns (54.048%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.553     5.074    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code2/clk_IBUF_BUFG
    SLICE_X30Y54         FDRE                                         r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code2/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code2/data_out_reg/Q
                         net (fo=46, routed)          1.263     6.855    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code0/led[6]_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I2_O)        0.148     7.003 r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code0/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.884    10.887    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.710    14.597 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.597    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_Selector/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.354ns  (logic 4.328ns (46.274%)  route 5.025ns (53.726%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.566     5.087    Stage_Selector/U4/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  Stage_Selector/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Stage_Selector/U4/data_out_reg/Q
                         net (fo=25, routed)          2.195     7.739    Stage_Selector/U3/data_out_reg_2
    SLICE_X39Y58         LUT2 (Prop_lut2_I1_O)        0.154     7.893 r  Stage_Selector/U3/led_OBUF[14]_inst_i_1/O
                         net (fo=17, routed)          2.830    10.723    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.718    14.441 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.441    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.344ns  (logic 4.156ns (44.481%)  route 5.188ns (55.519%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.553     5.074    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code1/clk_IBUF_BUFG
    SLICE_X30Y54         FDRE                                         r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code1/data_out_reg/Q
                         net (fo=46, routed)          1.444     7.035    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code1/data_out_reg_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I0_O)        0.124     7.159 r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code1/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.744    10.904    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    14.418 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.418    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Stage_Selector/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.398ns (56.384%)  route 1.082ns (43.616%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    Stage_Selector/U3/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  Stage_Selector/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  Stage_Selector/U3/data_out_reg/Q
                         net (fo=53, routed)          0.345     1.956    led_OBUF[13]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.982 r  led_OBUF_BUFG[13]_inst/O
                         net (fo=17, routed)          0.736     2.719    led_OBUF_BUFG[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.927 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.927    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_Selector/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.610ns  (logic 1.512ns (57.909%)  route 1.099ns (42.091%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    Stage_Selector/U3/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  Stage_Selector/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  Stage_Selector/U3/data_out_reg/Q
                         net (fo=53, routed)          0.354     1.965    Stage_Selector/U4/led[1]
    SLICE_X30Y44         LUT4 (Prop_lut4_I1_O)        0.049     2.014 r  Stage_Selector/U4/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.744     2.759    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.299     4.057 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.057    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.669ns  (logic 1.433ns (53.693%)  route 1.236ns (46.307%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/clk_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/data_out_reg/Q
                         net (fo=12, routed)          0.189     1.798    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/an[2]
    SLICE_X38Y51         LUT2 (Prop_lut2_I1_O)        0.045     1.843 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.047     2.890    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.114 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.114    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.704ns  (logic 1.450ns (53.626%)  route 1.254ns (46.374%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/clk_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.148     1.593 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/Q
                         net (fo=13, routed)          0.188     1.781    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/data_out_reg_1
    SLICE_X38Y51         LUT2 (Prop_lut2_I1_O)        0.098     1.879 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.066     2.945    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.149 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.149    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.796ns  (logic 1.457ns (52.132%)  route 1.338ns (47.868%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/clk_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.148     1.593 f  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/Q
                         net (fo=13, routed)          0.172     1.765    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/data_out_reg_1
    SLICE_X38Y51         LUT2 (Prop_lut2_I1_O)        0.098     1.863 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.166     3.029    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.241 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.241    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.839ns  (logic 1.518ns (53.483%)  route 1.321ns (46.517%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/clk_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.148     1.593 f  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit17/data_out_reg/Q
                         net (fo=13, routed)          0.188     1.781    Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/data_out_reg_1
    SLICE_X38Y51         LUT2 (Prop_lut2_I1_O)        0.102     1.883 r  Seven_Segment_Display/set_cathode_anode/anode_clock1/bit18/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.133     3.016    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.268     4.284 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.284    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_Selector/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.846ns  (logic 1.496ns (52.571%)  route 1.350ns (47.429%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    Stage_Selector/U3/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  Stage_Selector/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  Stage_Selector/U3/data_out_reg/Q
                         net (fo=53, routed)          0.396     2.007    Stage_Selector/U3/data_out_reg_0
    SLICE_X39Y58         LUT2 (Prop_lut2_I0_O)        0.051     2.058 r  Stage_Selector/U3/led_OBUF[14]_inst_i_1/O
                         net (fo=17, routed)          0.954     3.012    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.281     4.294 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.294    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_Selector/U3/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.861ns  (logic 1.428ns (49.916%)  route 1.433ns (50.084%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    Stage_Selector/U3/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  Stage_Selector/U3/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  Stage_Selector/U3/data_out_reg/Q
                         net (fo=53, routed)          0.396     2.007    Stage_Selector/U3/data_out_reg_0
    SLICE_X39Y58         LUT2 (Prop_lut2_I0_O)        0.045     2.052 r  Stage_Selector/U3/led_OBUF[12]_inst_i_1/O
                         net (fo=27, routed)          1.037     3.089    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     4.308 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.308    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_Selector/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.871ns  (logic 1.463ns (50.971%)  route 1.407ns (49.029%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    Stage_Selector/U4/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  Stage_Selector/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Stage_Selector/U4/data_out_reg/Q
                         net (fo=25, routed)          0.450     2.038    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code2/X4
    SLICE_X30Y44         LUT5 (Prop_lut5_I3_O)        0.047     2.085 r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/code2/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.957     3.043    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.275     4.318 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.318    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stage_Selector/U4/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.934ns  (logic 1.469ns (50.065%)  route 1.465ns (49.935%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.564     1.447    Stage_Selector/U4/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  Stage_Selector/U4/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Stage_Selector/U4/data_out_reg/Q
                         net (fo=25, routed)          0.365     1.953    Stage_Selector/U4/data_out_reg_0
    SLICE_X30Y44         LUT3 (Prop_lut3_I0_O)        0.044     1.997 r  Stage_Selector/U4/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.100     3.097    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.284     4.382 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.382    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer3/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.651ns  (logic 1.565ns (33.654%)  route 3.086ns (66.346%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           3.086     4.527    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer3/btnC_IBUF
    SLICE_X30Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.651 r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer3/PB_sync_0_i_1__1/O
                         net (fo=1, routed)           0.000     4.651    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer3/PB_sync_0_i_1__1_n_0
    SLICE_X30Y53         FDRE                                         r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer3/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.435     4.776    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer3/clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer3/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.631ns  (logic 1.578ns (34.072%)  route 3.053ns (65.928%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.053     4.507    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/btnU_IBUF
    SLICE_X29Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.631 r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/PB_sync_0_i_1/O
                         net (fo=1, routed)           0.000     4.631    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/p_0_in
    SLICE_X29Y56         FDRE                                         r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.437     4.778    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/clk_IBUF_BUFG
    SLICE_X29Y56         FDRE                                         r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            Stage_Selector/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.604ns  (logic 1.575ns (34.212%)  route 3.029ns (65.788%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=1, routed)           3.029     4.480    Stage_Selector/debouncer2/btnR_IBUF
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.604 r  Stage_Selector/debouncer2/PB_sync_0_i_1__3/O
                         net (fo=1, routed)           0.000     4.604    Stage_Selector/debouncer2/PB_sync_0_i_1__3_n_0
    SLICE_X40Y48         FDRE                                         r  Stage_Selector/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.448     4.789    Stage_Selector/debouncer2/clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  Stage_Selector/debouncer2/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            Stage_Selector/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.588ns  (logic 1.575ns (34.335%)  route 3.013ns (65.665%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           3.013     4.464    Stage_Selector/debouncer1/btnL_IBUF
    SLICE_X36Y48         LUT1 (Prop_lut1_I0_O)        0.124     4.588 r  Stage_Selector/debouncer1/PB_sync_0_i_1__2/O
                         net (fo=1, routed)           0.000     4.588    Stage_Selector/debouncer1/p_0_in__0
    SLICE_X36Y48         FDRE                                         r  Stage_Selector/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.446     4.787    Stage_Selector/debouncer1/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  Stage_Selector/debouncer1/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.263ns  (logic 1.576ns (36.982%)  route 2.686ns (63.018%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  btnD_IBUF_inst/O
                         net (fo=1, routed)           2.686     4.139    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/btnD_IBUF
    SLICE_X28Y50         LUT1 (Prop_lut1_I0_O)        0.124     4.263 r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_sync_0_i_1__0/O
                         net (fo=1, routed)           0.000     4.263    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_sync_0_i_1__0_n_0
    SLICE_X28Y50         FDRE                                         r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.438     4.779    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_sync_0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.527ns  (logic 0.266ns (17.392%)  route 1.261ns (82.608%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.261     1.482    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/btnD_IBUF
    SLICE_X28Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.527 r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_sync_0_i_1__0/O
                         net (fo=1, routed)           0.000     1.527    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_sync_0_i_1__0_n_0
    SLICE_X28Y50         FDRE                                         r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.832     1.959    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer2/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            Stage_Selector/debouncer2/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.618ns  (logic 0.264ns (16.332%)  route 1.354ns (83.668%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.354     1.573    Stage_Selector/debouncer2/btnR_IBUF
    SLICE_X40Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.618 r  Stage_Selector/debouncer2/PB_sync_0_i_1__3/O
                         net (fo=1, routed)           0.000     1.618    Stage_Selector/debouncer2/PB_sync_0_i_1__3_n_0
    SLICE_X40Y48         FDRE                                         r  Stage_Selector/debouncer2/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.834     1.961    Stage_Selector/debouncer2/clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  Stage_Selector/debouncer2/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            Stage_Selector/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.620ns  (logic 0.264ns (16.319%)  route 1.356ns (83.681%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.356     1.575    Stage_Selector/debouncer1/btnL_IBUF
    SLICE_X36Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.620 r  Stage_Selector/debouncer1/PB_sync_0_i_1__2/O
                         net (fo=1, routed)           0.000     1.620    Stage_Selector/debouncer1/p_0_in__0
    SLICE_X36Y48         FDRE                                         r  Stage_Selector/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.833     1.960    Stage_Selector/debouncer1/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  Stage_Selector/debouncer1/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.629ns  (logic 0.267ns (16.385%)  route 1.362ns (83.615%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.362     1.584    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/btnU_IBUF
    SLICE_X29Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.629 r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/PB_sync_0_i_1/O
                         net (fo=1, routed)           0.000     1.629    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/p_0_in
    SLICE_X29Y56         FDRE                                         r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.831     1.958    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/clk_IBUF_BUFG
    SLICE_X29Y56         FDRE                                         r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer1/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer3/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.640ns  (logic 0.255ns (15.516%)  route 1.386ns (84.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.386     1.595    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer3/btnC_IBUF
    SLICE_X30Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.640 r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer3/PB_sync_0_i_1__1/O
                         net (fo=1, routed)           0.000     1.640    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer3/PB_sync_0_i_1__1_n_0
    SLICE_X30Y53         FDRE                                         r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer3/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.829     1.957    Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer3/clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  Seven_Segment_Display/Answer_Decoder/Get_Code_for_4_Selected_Answer_Digits/debouncer3/PB_sync_0_reg/C





