#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa77bd06010 .scope module, "test_tb" "test_tb" 2 1;
 .timescale 0 0;
v0x7fa77bd17130_0 .var "clock", 0 0;
v0x7fa77bd171c0_0 .net "out1", 0 0, L_0x7fa77bd17da0;  1 drivers
v0x7fa77bd17250_0 .net "out2", 0 0, L_0x7fa77bd17fe0;  1 drivers
v0x7fa77bd172e0_0 .var "sel1", 0 0;
v0x7fa77bd17390_0 .var "sel2", 0 0;
S_0x7fa77bd06170 .scope module, "ram1" "twoBitRam" 2 28, 3 1 0, S_0x7fa77bd06010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel1"
    .port_info 1 /INPUT 1 "sel2"
    .port_info 2 /OUTPUT 1 "out1"
    .port_info 3 /OUTPUT 1 "out2"
L_0x7fa77bd17460 .functor NOT 1, v0x7fa77bd172e0_0, C4<0>, C4<0>, C4<0>;
L_0x7fa77bd17510 .functor NOT 1, v0x7fa77bd17390_0, C4<0>, C4<0>, C4<0>;
L_0x7fa77bd175c0 .functor AND 1, L_0x7fa77bd17460, L_0x7fa77bd17510, v0x7fa77bd16800_0, C4<1>;
L_0x7fa77bd176b0 .functor AND 1, v0x7fa77bd172e0_0, L_0x7fa77bd17510, v0x7fa77bd16930_0, C4<1>;
L_0x7fa77bd17780 .functor AND 1, L_0x7fa77bd17460, v0x7fa77bd17390_0, v0x7fa77bd16a70_0, C4<1>;
L_0x7fa77bd17880 .functor AND 1, v0x7fa77bd172e0_0, v0x7fa77bd17390_0, v0x7fa77bd16bb0_0, C4<1>;
L_0x7fa77bd17a10 .functor AND 1, L_0x7fa77bd17460, L_0x7fa77bd17510, v0x7fa77bd166f0_0, C4<1>;
L_0x7fa77bd17b80 .functor AND 1, v0x7fa77bd172e0_0, L_0x7fa77bd17510, v0x7fa77bd16890_0, C4<1>;
L_0x7fa77bd17bf0 .functor AND 1, L_0x7fa77bd17460, v0x7fa77bd17390_0, v0x7fa77bd169d0_0, C4<1>;
L_0x7fa77bd17cf0 .functor AND 1, v0x7fa77bd172e0_0, v0x7fa77bd17390_0, v0x7fa77bd16b10_0, C4<1>;
L_0x7fa77bd17da0 .functor OR 1, L_0x7fa77bd175c0, L_0x7fa77bd176b0, L_0x7fa77bd17780, L_0x7fa77bd17880;
L_0x7fa77bd17fe0 .functor OR 1, L_0x7fa77bd17a10, L_0x7fa77bd17b80, L_0x7fa77bd17bf0, L_0x7fa77bd17cf0;
v0x7fa77bd062d0_0 .net "a1_lsb", 0 0, L_0x7fa77bd17a10;  1 drivers
v0x7fa77bd16240_0 .net "a1_msb", 0 0, L_0x7fa77bd175c0;  1 drivers
v0x7fa77bd162e0_0 .net "a2_lsb", 0 0, L_0x7fa77bd17b80;  1 drivers
v0x7fa77bd16390_0 .net "a2_msb", 0 0, L_0x7fa77bd176b0;  1 drivers
v0x7fa77bd16430_0 .net "a3_lsb", 0 0, L_0x7fa77bd17bf0;  1 drivers
v0x7fa77bd16510_0 .net "a3_msb", 0 0, L_0x7fa77bd17780;  1 drivers
v0x7fa77bd165b0_0 .net "a4_lsb", 0 0, L_0x7fa77bd17cf0;  1 drivers
v0x7fa77bd16650_0 .net "a4_msb", 0 0, L_0x7fa77bd17880;  1 drivers
v0x7fa77bd166f0_0 .var "in1_lsb", 0 0;
v0x7fa77bd16800_0 .var "in1_msb", 0 0;
v0x7fa77bd16890_0 .var "in2_lsb", 0 0;
v0x7fa77bd16930_0 .var "in2_msb", 0 0;
v0x7fa77bd169d0_0 .var "in3_lsb", 0 0;
v0x7fa77bd16a70_0 .var "in3_msb", 0 0;
v0x7fa77bd16b10_0 .var "in4_lsb", 0 0;
v0x7fa77bd16bb0_0 .var "in4_msb", 0 0;
v0x7fa77bd16c50_0 .net "out1", 0 0, L_0x7fa77bd17da0;  alias, 1 drivers
v0x7fa77bd16de0_0 .net "out2", 0 0, L_0x7fa77bd17fe0;  alias, 1 drivers
v0x7fa77bd16e70_0 .net "sel1", 0 0, v0x7fa77bd172e0_0;  1 drivers
v0x7fa77bd16f00_0 .net "sel1_bar", 0 0, L_0x7fa77bd17460;  1 drivers
v0x7fa77bd16f90_0 .net "sel2", 0 0, v0x7fa77bd17390_0;  1 drivers
v0x7fa77bd17030_0 .net "sel2_bar", 0 0, L_0x7fa77bd17510;  1 drivers
    .scope S_0x7fa77bd06170;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa77bd16800_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fa77bd06170;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa77bd166f0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fa77bd06170;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa77bd16930_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fa77bd06170;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa77bd16890_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7fa77bd06170;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa77bd16a70_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7fa77bd06170;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa77bd169d0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7fa77bd06170;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa77bd16bb0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x7fa77bd06170;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa77bd16b10_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x7fa77bd06010;
T_8 ;
    %vpi_call 2 10 "$display", "+\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222+" {0 0 0};
    %vpi_call 2 11 "$display", "| time | sel1 | sel2 | out1 | out2 |" {0 0 0};
    %vpi_call 2 12 "$display", "+\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222\342\210\222+" {0 0 0};
    %vpi_call 2 13 "$display", "| %g | %b | %b | %b | %b |", $time, v0x7fa77bd172e0_0, v0x7fa77bd17390_0, v0x7fa77bd171c0_0, v0x7fa77bd17250_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa77bd17130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa77bd172e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa77bd17390_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa77bd172e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa77bd172e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa77bd17390_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa77bd172e0_0, 0, 1;
    %delay 2, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7fa77bd06010;
T_9 ;
    %delay 1, 0;
    %load/vec4 v0x7fa77bd17130_0;
    %inv;
    %store/vec4 v0x7fa77bd17130_0, 0, 1;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_dut.v";
    "twoBitRam.v";
