==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/menuw/Documents/research/SHA256/hls/exported_RTL/Verilog/sha256.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/menuw/Documents/research/SHA256/hls/exported_RTL/Verilog/sha256.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_pipeline sha256/convert_to_words 
INFO: [HLS 200-1510] Running: set_directive_pipeline sha256/create_schedule 
INFO: [HLS 200-1510] Running: set_directive_pipeline sha256/compression 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 sha256/convert_endianess 
INFO: [HLS 200-1510] Running: set_directive_top -name sha256 sha256 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -factor 8 -dim 1 sha256 m 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 191.761 MB.
INFO: [HLS 200-10] Analyzing design file 'sha256.cpp' ... 
WARNING: [HLS 207-5512] 'factor' in '#pragma HLS array_partition' is ignored: sha256.cpp:35:56
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.188 seconds; current allocated memory: 193.493 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned int, 0>::read(unsigned int&)' into 'sha256(hls::stream<unsigned int, 0>&, hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (sha256.cpp:26:13)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'sha256(hls::stream<unsigned int, 0>&, hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (sha256.cpp:95:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'sha256(hls::stream<unsigned int, 0>&, hls::stream<unsigned char, 0>&, hls::stream<unsigned char, 0>&)' (sha256.cpp:31:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.052 seconds; current allocated memory: 195.290 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 195.291 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 196.991 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 196.219 MB.
INFO: [XFORM 203-510] Pipelining loop 'load_State' (sha256.cpp:24) in function 'sha256' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_data' (sha256.cpp:29) in function 'sha256' automatically.
INFO: [XFORM 203-510] Pipelining loop 'store_hash' (sha256.cpp:93) in function 'sha256' automatically.
WARNING: [HLS 200-914] Completely partitioning array 'm' (sha256.cpp:34) accessed through non-constant indices on dimension 1 (sha256.cpp:54:167), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'm' (sha256.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'sha256' (sha256.cpp:19)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 219.769 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'stateREG' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'data' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'stateREG' (sha256.cpp:68:14)
INFO: [HLS 200-472] Inferring partial write operation for 'stateREG' (sha256.cpp:69:14)
INFO: [HLS 200-472] Inferring partial write operation for 'stateREG' (sha256.cpp:70:14)
INFO: [HLS 200-472] Inferring partial write operation for 'stateREG' (sha256.cpp:71:14)
INFO: [HLS 200-472] Inferring partial write operation for 'stateREG' (sha256.cpp:72:14)
INFO: [HLS 200-472] Inferring partial write operation for 'stateREG' (sha256.cpp:73:14)
INFO: [HLS 200-472] Inferring partial write operation for 'stateREG' (sha256.cpp:74:14)
INFO: [HLS 200-472] Inferring partial write operation for 'stateREG' (sha256.cpp:75:14)
INFO: [HLS 200-472] Inferring partial write operation for 'hash' (sha256.cpp:83:11)
INFO: [HLS 200-472] Inferring partial write operation for 'hash' (sha256.cpp:84:15)
INFO: [HLS 200-472] Inferring partial write operation for 'hash' (sha256.cpp:85:15)
INFO: [HLS 200-472] Inferring partial write operation for 'hash' (sha256.cpp:86:16)
INFO: [HLS 200-472] Inferring partial write operation for 'hash' (sha256.cpp:87:16)
INFO: [HLS 200-472] Inferring partial write operation for 'hash' (sha256.cpp:88:16)
INFO: [HLS 200-472] Inferring partial write operation for 'hash' (sha256.cpp:89:16)
INFO: [HLS 200-472] Inferring partial write operation for 'hash' (sha256.cpp:90:16)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.715 seconds; current allocated memory: 216.549 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha256' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'data'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'load_State'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'load_State'
INFO: [SCHED 204-61] Pipelining loop 'load_data'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'load_data'
INFO: [SCHED 204-61] Pipelining loop 'convert_to_words'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'convert_to_words'
INFO: [SCHED 204-61] Pipelining loop 'create_schedule'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'create_schedule'
INFO: [SCHED 204-61] Pipelining loop 'compression'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'compression'
INFO: [SCHED 204-61] Pipelining loop 'convert_endianess'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4, loop 'convert_endianess'
INFO: [SCHED 204-61] Pipelining loop 'store_hash'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'store_hash'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.683 seconds; current allocated memory: 218.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 220.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/istateREG_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/idata_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sha256/ohash_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sha256' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mux_646_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha256'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.687 seconds; current allocated memory: 224.057 MB.
INFO: [RTMG 210-279] Implementing memory 'sha256_k_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_stateREG_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_data_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sha256_hash_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 4.075 seconds; current allocated memory: 237.607 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sha256.
INFO: [VLOG 209-307] Generating Verilog RTL for sha256.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 298.86 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 2 seconds. Elapsed time: 15.632 seconds; current allocated memory: 237.761 MB.
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 3 seconds. Total elapsed time: 18.879 seconds; peak allocated memory: 237.607 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/menuw/Documents/research/SHA256/hls/exported_RTL/Verilog/sha256.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/menuw/Documents/research/SHA256/hls/exported_RTL/Verilog/sha256.zip -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_pipeline sha256/convert_to_words 
INFO: [HLS 200-1510] Running: set_directive_pipeline sha256/create_schedule 
INFO: [HLS 200-1510] Running: set_directive_pipeline sha256/compression 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 4 sha256/convert_endianess 
INFO: [HLS 200-1510] Running: set_directive_top -name sha256 sha256 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -factor 8 -dim 1 sha256 m 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 29.436 seconds; current allocated memory: 197.266 MB.
