Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan 17 04:42:52 2024
| Host         : SurfaceQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.264        0.000                      0                   22        0.223        0.000                      0                   22        3.000        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       36.264        0.000                      0                   22        0.223        0.000                      0                   22       19.500        0.000                       0                    15  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.264ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_40/I_Q0/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 1.058ns (31.013%)  route 2.353ns (68.987%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.697    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.099 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.443    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.347 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.629    -0.717    digsel/slowit/XLXI_37/I_Q1/C
    SLICE_X38Y14         FDCE                                         r  digsel/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.261 r  digsel/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.525     0.264    digsel/slowit/XLXI_37/I_Q1_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124     0.388 r  digsel/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.827     1.214    digsel/slowit/XLXI_38/CE
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.152     1.366 r  digsel/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.434     1.800    digsel/slowit/XLXI_39/CE
    SLICE_X40Y13         LUT2 (Prop_lut2_I0_O)        0.326     2.126 r  digsel/slowit/XLXI_39/I_36_67/O
                         net (fo=1, routed)           0.568     2.694    digsel/slowit/XLXI_40/I_Q0/CE
    SLICE_X41Y13         FDCE                                         r  digsel/slowit/XLXI_40/I_Q0/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P4                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         1.393    41.393 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.555    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.492 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.070    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.161 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.511    38.672    digsel/slowit/XLXI_40/I_Q0/C
    SLICE_X41Y13         FDCE                                         r  digsel/slowit/XLXI_40/I_Q0/I_36_35/C
                         clock pessimism              0.586    39.258    
                         clock uncertainty           -0.094    39.163    
    SLICE_X41Y13         FDCE (Setup_fdce_C_CE)      -0.205    38.958    digsel/slowit/XLXI_40/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                         38.958    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 36.264    

Slack (MET) :             36.890ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q0/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.732ns (28.326%)  route 1.852ns (71.674%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.697    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.099 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.443    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.347 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.629    -0.717    digsel/slowit/XLXI_37/I_Q1/C
    SLICE_X38Y14         FDCE                                         r  digsel/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.261 r  digsel/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.525     0.264    digsel/slowit/XLXI_37/I_Q1_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124     0.388 r  digsel/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.827     1.214    digsel/slowit/XLXI_38/CE
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.152     1.366 r  digsel/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.501     1.867    digsel/slowit/XLXI_39/I_Q0/CE
    SLICE_X39Y12         FDCE                                         r  digsel/slowit/XLXI_39/I_Q0/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P4                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         1.393    41.393 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.555    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.492 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.070    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.161 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.512    38.673    digsel/slowit/XLXI_39/I_Q0/C
    SLICE_X39Y12         FDCE                                         r  digsel/slowit/XLXI_39/I_Q0/I_36_35/C
                         clock pessimism              0.586    39.259    
                         clock uncertainty           -0.094    39.164    
    SLICE_X39Y12         FDCE (Setup_fdce_C_CE)      -0.407    38.757    digsel/slowit/XLXI_39/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                         38.757    
                         arrival time                          -1.867    
  -------------------------------------------------------------------
                         slack                                 36.890    

Slack (MET) :             36.890ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q1/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.732ns (28.326%)  route 1.852ns (71.674%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.697    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.099 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.443    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.347 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.629    -0.717    digsel/slowit/XLXI_37/I_Q1/C
    SLICE_X38Y14         FDCE                                         r  digsel/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.261 r  digsel/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.525     0.264    digsel/slowit/XLXI_37/I_Q1_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124     0.388 r  digsel/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.827     1.214    digsel/slowit/XLXI_38/CE
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.152     1.366 r  digsel/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.501     1.867    digsel/slowit/XLXI_39/I_Q1/CE
    SLICE_X39Y12         FDCE                                         r  digsel/slowit/XLXI_39/I_Q1/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P4                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         1.393    41.393 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.555    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.492 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.070    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.161 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.512    38.673    digsel/slowit/XLXI_39/I_Q1/C
    SLICE_X39Y12         FDCE                                         r  digsel/slowit/XLXI_39/I_Q1/I_36_35/C
                         clock pessimism              0.586    39.259    
                         clock uncertainty           -0.094    39.164    
    SLICE_X39Y12         FDCE (Setup_fdce_C_CE)      -0.407    38.757    digsel/slowit/XLXI_39/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                         38.757    
                         arrival time                          -1.867    
  -------------------------------------------------------------------
                         slack                                 36.890    

Slack (MET) :             36.890ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q2/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.732ns (28.326%)  route 1.852ns (71.674%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.697    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.099 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.443    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.347 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.629    -0.717    digsel/slowit/XLXI_37/I_Q1/C
    SLICE_X38Y14         FDCE                                         r  digsel/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.261 r  digsel/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.525     0.264    digsel/slowit/XLXI_37/I_Q1_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124     0.388 r  digsel/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.827     1.214    digsel/slowit/XLXI_38/CE
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.152     1.366 r  digsel/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.501     1.867    digsel/slowit/XLXI_39/I_Q2/CE
    SLICE_X39Y12         FDCE                                         r  digsel/slowit/XLXI_39/I_Q2/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P4                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         1.393    41.393 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.555    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.492 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.070    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.161 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.512    38.673    digsel/slowit/XLXI_39/I_Q2/C
    SLICE_X39Y12         FDCE                                         r  digsel/slowit/XLXI_39/I_Q2/I_36_35/C
                         clock pessimism              0.586    39.259    
                         clock uncertainty           -0.094    39.164    
    SLICE_X39Y12         FDCE (Setup_fdce_C_CE)      -0.407    38.757    digsel/slowit/XLXI_39/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                         38.757    
                         arrival time                          -1.867    
  -------------------------------------------------------------------
                         slack                                 36.890    

Slack (MET) :             36.917ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q3/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.732ns (28.238%)  route 1.860ns (71.762%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.697    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.099 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.443    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.347 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.629    -0.717    digsel/slowit/XLXI_37/I_Q1/C
    SLICE_X38Y14         FDCE                                         r  digsel/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.261 r  digsel/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.525     0.264    digsel/slowit/XLXI_37/I_Q1_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124     0.388 r  digsel/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.827     1.214    digsel/slowit/XLXI_38/CE
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.152     1.366 r  digsel/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.509     1.875    digsel/slowit/XLXI_39/I_Q3/CE
    SLICE_X40Y13         FDCE                                         r  digsel/slowit/XLXI_39/I_Q3/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P4                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         1.393    41.393 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.555    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.492 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.070    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.161 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.511    38.672    digsel/slowit/XLXI_39/I_Q3/C
    SLICE_X40Y13         FDCE                                         r  digsel/slowit/XLXI_39/I_Q3/I_36_35/C
                         clock pessimism              0.586    39.258    
                         clock uncertainty           -0.094    39.163    
    SLICE_X40Y13         FDCE (Setup_fdce_C_CE)      -0.371    38.792    digsel/slowit/XLXI_39/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                          -1.875    
  -------------------------------------------------------------------
                         slack                                 36.917    

Slack (MET) :             37.686ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_38/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q2/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.704ns (31.645%)  route 1.521ns (68.355%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.697    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.099 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.443    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.347 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.629    -0.717    digsel/slowit/XLXI_38/I_Q0/C
    SLICE_X39Y13         FDCE                                         r  digsel/slowit/XLXI_38/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.261 r  digsel/slowit/XLXI_38/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.705     0.444    digsel/slowit/XLXI_38/I_Q0_n_0
    SLICE_X38Y13         LUT2 (Prop_lut2_I1_O)        0.124     0.568 r  digsel/slowit/XLXI_38/I_36_33/O
                         net (fo=1, routed)           0.815     1.383    digsel/slowit/XLXI_38/I_Q2/T
    SLICE_X38Y12         LUT2 (Prop_lut2_I0_O)        0.124     1.507 r  digsel/slowit/XLXI_38/I_Q2/I_36_32/O
                         net (fo=1, routed)           0.000     1.507    digsel/slowit/XLXI_38/I_Q2/TQ
    SLICE_X38Y12         FDCE                                         r  digsel/slowit/XLXI_38/I_Q2/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P4                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         1.393    41.393 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.555    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.492 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.070    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.161 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.512    38.673    digsel/slowit/XLXI_38/I_Q2/C
    SLICE_X38Y12         FDCE                                         r  digsel/slowit/XLXI_38/I_Q2/I_36_35/C
                         clock pessimism              0.586    39.259    
                         clock uncertainty           -0.094    39.164    
    SLICE_X38Y12         FDCE (Setup_fdce_C_D)        0.029    39.193    digsel/slowit/XLXI_38/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                         39.193    
                         arrival time                          -1.507    
  -------------------------------------------------------------------
                         slack                                 37.686    

Slack (MET) :             37.715ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_37/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.704ns (32.005%)  route 1.496ns (67.995%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.697    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.099 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.443    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.347 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.629    -0.717    digsel/slowit/XLXI_37/I_Q1/C
    SLICE_X38Y14         FDCE                                         r  digsel/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.261 r  digsel/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.839     0.578    digsel/slowit/XLXI_37/I_Q1_n_0
    SLICE_X38Y14         LUT3 (Prop_lut3_I1_O)        0.124     0.702 r  digsel/slowit/XLXI_37/I_36_32/O
                         net (fo=1, routed)           0.656     1.358    digsel/slowit/XLXI_37/I_Q3/T
    SLICE_X39Y14         LUT2 (Prop_lut2_I0_O)        0.124     1.482 r  digsel/slowit/XLXI_37/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000     1.482    digsel/slowit/XLXI_37/I_Q3/TQ
    SLICE_X39Y14         FDCE                                         r  digsel/slowit/XLXI_37/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P4                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         1.393    41.393 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.555    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.492 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.070    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.161 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.511    38.672    digsel/slowit/XLXI_37/I_Q3/C
    SLICE_X39Y14         FDCE                                         r  digsel/slowit/XLXI_37/I_Q3/I_36_35/C
                         clock pessimism              0.589    39.261    
                         clock uncertainty           -0.094    39.166    
    SLICE_X39Y14         FDCE (Setup_fdce_C_D)        0.031    39.197    digsel/slowit/XLXI_37/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         39.197    
                         arrival time                          -1.482    
  -------------------------------------------------------------------
                         slack                                 37.715    

Slack (MET) :             37.804ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_37/I_Q2/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.704ns (33.349%)  route 1.407ns (66.651%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.697    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.099 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.443    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.347 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.629    -0.717    digsel/slowit/XLXI_37/I_Q1/C
    SLICE_X38Y14         FDCE                                         r  digsel/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.261 r  digsel/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.834     0.573    digsel/slowit/XLXI_37/I_Q1_n_0
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.124     0.697 r  digsel/slowit/XLXI_37/I_36_33/O
                         net (fo=1, routed)           0.573     1.270    digsel/slowit/XLXI_37/I_Q2/T
    SLICE_X39Y14         LUT2 (Prop_lut2_I0_O)        0.124     1.394 r  digsel/slowit/XLXI_37/I_Q2/I_36_32/O
                         net (fo=1, routed)           0.000     1.394    digsel/slowit/XLXI_37/I_Q2/TQ
    SLICE_X39Y14         FDCE                                         r  digsel/slowit/XLXI_37/I_Q2/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P4                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         1.393    41.393 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.555    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.492 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.070    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.161 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.511    38.672    digsel/slowit/XLXI_37/I_Q2/C
    SLICE_X39Y14         FDCE                                         r  digsel/slowit/XLXI_37/I_Q2/I_36_35/C
                         clock pessimism              0.589    39.261    
                         clock uncertainty           -0.094    39.166    
    SLICE_X39Y14         FDCE (Setup_fdce_C_D)        0.031    39.197    digsel/slowit/XLXI_37/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                         39.197    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                 37.804    

Slack (MET) :             37.878ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_38/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.704ns (34.600%)  route 1.331ns (65.400%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.697    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.099 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.443    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.347 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.629    -0.717    digsel/slowit/XLXI_38/I_Q0/C
    SLICE_X39Y13         FDCE                                         r  digsel/slowit/XLXI_38/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.261 r  digsel/slowit/XLXI_38/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.847     0.585    digsel/slowit/XLXI_38/I_Q0_n_0
    SLICE_X38Y13         LUT3 (Prop_lut3_I2_O)        0.124     0.709 r  digsel/slowit/XLXI_38/I_36_32/O
                         net (fo=1, routed)           0.484     1.193    digsel/slowit/XLXI_38/I_Q3/T
    SLICE_X38Y13         LUT2 (Prop_lut2_I0_O)        0.124     1.317 r  digsel/slowit/XLXI_38/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000     1.317    digsel/slowit/XLXI_38/I_Q3/TQ
    SLICE_X38Y13         FDCE                                         r  digsel/slowit/XLXI_38/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P4                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         1.393    41.393 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.555    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.492 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.070    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.161 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.511    38.672    digsel/slowit/XLXI_38/I_Q3/C
    SLICE_X38Y13         FDCE                                         r  digsel/slowit/XLXI_38/I_Q3/I_36_35/C
                         clock pessimism              0.589    39.261    
                         clock uncertainty           -0.094    39.166    
    SLICE_X38Y13         FDCE (Setup_fdce_C_D)        0.029    39.195    digsel/slowit/XLXI_38/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         39.195    
                         arrival time                          -1.317    
  -------------------------------------------------------------------
                         slack                                 37.878    

Slack (MET) :             37.974ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_39/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.704ns (35.514%)  route 1.278ns (64.486%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 38.672 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.697    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.099 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.443    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.347 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.630    -0.716    digsel/slowit/XLXI_39/I_Q0/C
    SLICE_X39Y12         FDCE                                         r  digsel/slowit/XLXI_39/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.260 r  digsel/slowit/XLXI_39/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.980     0.720    digsel/slowit/XLXI_39/I_Q0_n_0
    SLICE_X39Y13         LUT3 (Prop_lut3_I2_O)        0.124     0.844 r  digsel/slowit/XLXI_39/I_36_32/O
                         net (fo=1, routed)           0.298     1.142    digsel/slowit/XLXI_39/I_Q3/T
    SLICE_X40Y13         LUT2 (Prop_lut2_I0_O)        0.124     1.266 r  digsel/slowit/XLXI_39/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000     1.266    digsel/slowit/XLXI_39/I_Q3/TQ
    SLICE_X40Y13         FDCE                                         r  digsel/slowit/XLXI_39/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P4                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         1.393    41.393 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.555    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.492 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.070    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.161 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.511    38.672    digsel/slowit/XLXI_39/I_Q3/C
    SLICE_X40Y13         FDCE                                         r  digsel/slowit/XLXI_39/I_Q3/I_36_35/C
                         clock pessimism              0.586    39.258    
                         clock uncertainty           -0.094    39.163    
    SLICE_X40Y13         FDCE (Setup_fdce_C_D)        0.077    39.240    digsel/slowit/XLXI_39/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         39.240    
                         arrival time                          -1.266    
  -------------------------------------------------------------------
                         slack                                 37.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_37/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_37/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.604 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.119    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.589    -0.504    digsel/slowit/XLXI_37/I_Q0/C
    SLICE_X39Y14         FDCE                                         r  digsel/slowit/XLXI_37/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  digsel/slowit/XLXI_37/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.141    -0.222    digsel/slowit/XLXI_37/I_Q1/Q0
    SLICE_X38Y14         LUT2 (Prop_lut2_I0_O)        0.045    -0.177 r  digsel/slowit/XLXI_37/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.177    digsel/slowit/XLXI_37/I_Q1/TQ
    SLICE_X38Y14         FDCE                                         r  digsel/slowit/XLXI_37/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.153 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.625    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.596 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.859    -0.738    digsel/slowit/XLXI_37/I_Q1/C
    SLICE_X38Y14         FDCE                                         r  digsel/slowit/XLXI_37/I_Q1/I_36_35/C
                         clock pessimism              0.246    -0.491    
    SLICE_X38Y14         FDCE (Hold_fdce_C_D)         0.091    -0.400    digsel/slowit/XLXI_37/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_37/I_Q3/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_37/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.789%)  route 0.153ns (45.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.604 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.119    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.589    -0.504    digsel/slowit/XLXI_37/I_Q3/C
    SLICE_X39Y14         FDCE                                         r  digsel/slowit/XLXI_37/I_Q3/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  digsel/slowit/XLXI_37/I_Q3/I_36_35/Q
                         net (fo=2, routed)           0.153    -0.210    digsel/slowit/XLXI_37/I_Q3/Q
    SLICE_X39Y14         LUT2 (Prop_lut2_I1_O)        0.045    -0.165 r  digsel/slowit/XLXI_37/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000    -0.165    digsel/slowit/XLXI_37/I_Q3/TQ
    SLICE_X39Y14         FDCE                                         r  digsel/slowit/XLXI_37/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.153 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.625    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.596 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.859    -0.738    digsel/slowit/XLXI_37/I_Q3/C
    SLICE_X39Y14         FDCE                                         r  digsel/slowit/XLXI_37/I_Q3/I_36_35/C
                         clock pessimism              0.233    -0.504    
    SLICE_X39Y14         FDCE (Hold_fdce_C_D)         0.092    -0.412    digsel/slowit/XLXI_37/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_39/I_Q3/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.604 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.119    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.589    -0.504    digsel/slowit/XLXI_39/I_Q3/C
    SLICE_X40Y13         FDCE                                         r  digsel/slowit/XLXI_39/I_Q3/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDCE (Prop_fdce_C_Q)         0.164    -0.340 r  digsel/slowit/XLXI_39/I_Q3/I_36_35/Q
                         net (fo=2, routed)           0.175    -0.165    digsel/slowit/XLXI_39/I_Q3/Q
    SLICE_X40Y13         LUT2 (Prop_lut2_I1_O)        0.045    -0.120 r  digsel/slowit/XLXI_39/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000    -0.120    digsel/slowit/XLXI_39/I_Q3/TQ
    SLICE_X40Y13         FDCE                                         r  digsel/slowit/XLXI_39/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.153 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.625    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.596 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.859    -0.738    digsel/slowit/XLXI_39/I_Q3/C
    SLICE_X40Y13         FDCE                                         r  digsel/slowit/XLXI_39/I_Q3/I_36_35/C
                         clock pessimism              0.233    -0.504    
    SLICE_X40Y13         FDCE (Hold_fdce_C_D)         0.120    -0.384    digsel/slowit/XLXI_39/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_39/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.604 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.119    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.590    -0.503    digsel/slowit/XLXI_39/I_Q0/C
    SLICE_X39Y12         FDCE                                         r  digsel/slowit/XLXI_39/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.362 f  digsel/slowit/XLXI_39/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.179    -0.183    digsel/slowit/XLXI_39/I_Q0/Q
    SLICE_X39Y12         LUT1 (Prop_lut1_I0_O)        0.045    -0.138 r  digsel/slowit/XLXI_39/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.138    digsel/slowit/XLXI_39/I_Q0/TQ
    SLICE_X39Y12         FDCE                                         r  digsel/slowit/XLXI_39/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.153 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.625    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.596 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.860    -0.737    digsel/slowit/XLXI_39/I_Q0/C
    SLICE_X39Y12         FDCE                                         r  digsel/slowit/XLXI_39/I_Q0/I_36_35/C
                         clock pessimism              0.233    -0.503    
    SLICE_X39Y12         FDCE (Hold_fdce_C_D)         0.091    -0.412    digsel/slowit/XLXI_39/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_39/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.604 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.119    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.590    -0.503    digsel/slowit/XLXI_39/I_Q0/C
    SLICE_X39Y12         FDCE                                         r  digsel/slowit/XLXI_39/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.362 r  digsel/slowit/XLXI_39/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.181    -0.181    digsel/slowit/XLXI_39/I_Q1/Q0
    SLICE_X39Y12         LUT2 (Prop_lut2_I0_O)        0.045    -0.136 r  digsel/slowit/XLXI_39/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.136    digsel/slowit/XLXI_39/I_Q1/TQ
    SLICE_X39Y12         FDCE                                         r  digsel/slowit/XLXI_39/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.153 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.625    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.596 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.860    -0.737    digsel/slowit/XLXI_39/I_Q1/C
    SLICE_X39Y12         FDCE                                         r  digsel/slowit/XLXI_39/I_Q1/I_36_35/C
                         clock pessimism              0.233    -0.503    
    SLICE_X39Y12         FDCE (Hold_fdce_C_D)         0.092    -0.411    digsel/slowit/XLXI_39/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_40/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_40/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.604 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.119    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.589    -0.504    digsel/slowit/XLXI_40/I_Q0/C
    SLICE_X41Y13         FDCE                                         r  digsel/slowit/XLXI_40/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.363 f  digsel/slowit/XLXI_40/I_Q0/I_36_35/Q
                         net (fo=4, routed)           0.180    -0.183    digsel/slowit/XLXI_40/I_Q0/Q
    SLICE_X41Y13         LUT1 (Prop_lut1_I0_O)        0.045    -0.138 r  digsel/slowit/XLXI_40/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.138    digsel/slowit/XLXI_40/I_Q0/TQ
    SLICE_X41Y13         FDCE                                         r  digsel/slowit/XLXI_40/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.153 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.625    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.596 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.859    -0.738    digsel/slowit/XLXI_40/I_Q0/C
    SLICE_X41Y13         FDCE                                         r  digsel/slowit/XLXI_40/I_Q0/I_36_35/C
                         clock pessimism              0.233    -0.504    
    SLICE_X41Y13         FDCE (Hold_fdce_C_D)         0.091    -0.413    digsel/slowit/XLXI_40/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_38/I_Q2/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q2/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.604 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.119    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.590    -0.503    digsel/slowit/XLXI_38/I_Q2/C
    SLICE_X38Y12         FDCE                                         r  digsel/slowit/XLXI_38/I_Q2/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.362 r  digsel/slowit/XLXI_38/I_Q2/I_36_35/Q
                         net (fo=3, routed)           0.185    -0.177    digsel/slowit/XLXI_38/I_Q2/Q
    SLICE_X38Y12         LUT2 (Prop_lut2_I1_O)        0.045    -0.132 r  digsel/slowit/XLXI_38/I_Q2/I_36_32/O
                         net (fo=1, routed)           0.000    -0.132    digsel/slowit/XLXI_38/I_Q2/TQ
    SLICE_X38Y12         FDCE                                         r  digsel/slowit/XLXI_38/I_Q2/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.153 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.625    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.596 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.860    -0.737    digsel/slowit/XLXI_38/I_Q2/C
    SLICE_X38Y12         FDCE                                         r  digsel/slowit/XLXI_38/I_Q2/I_36_35/C
                         clock pessimism              0.233    -0.503    
    SLICE_X38Y12         FDCE (Hold_fdce_C_D)         0.091    -0.412    digsel/slowit/XLXI_38/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_38/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.409%)  route 0.190ns (50.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.604 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.119    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.589    -0.504    digsel/slowit/XLXI_38/I_Q0/C
    SLICE_X39Y13         FDCE                                         r  digsel/slowit/XLXI_38/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.363 f  digsel/slowit/XLXI_38/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.190    -0.173    digsel/slowit/XLXI_38/I_Q0/Q
    SLICE_X39Y13         LUT1 (Prop_lut1_I0_O)        0.045    -0.128 r  digsel/slowit/XLXI_38/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.128    digsel/slowit/XLXI_38/I_Q0/TQ
    SLICE_X39Y13         FDCE                                         r  digsel/slowit/XLXI_38/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.153 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.625    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.596 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.859    -0.738    digsel/slowit/XLXI_38/I_Q0/C
    SLICE_X39Y13         FDCE                                         r  digsel/slowit/XLXI_38/I_Q0/I_36_35/C
                         clock pessimism              0.233    -0.504    
    SLICE_X39Y13         FDCE (Hold_fdce_C_D)         0.091    -0.413    digsel/slowit/XLXI_38/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_38/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.148%)  route 0.192ns (50.852%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.604 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.119    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.589    -0.504    digsel/slowit/XLXI_38/I_Q0/C
    SLICE_X39Y13         FDCE                                         r  digsel/slowit/XLXI_38/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.363 r  digsel/slowit/XLXI_38/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.192    -0.171    digsel/slowit/XLXI_38/I_Q1/Q0
    SLICE_X39Y13         LUT2 (Prop_lut2_I0_O)        0.045    -0.126 r  digsel/slowit/XLXI_38/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.126    digsel/slowit/XLXI_38/I_Q1/TQ
    SLICE_X39Y13         FDCE                                         r  digsel/slowit/XLXI_38/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.153 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.625    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.596 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.859    -0.738    digsel/slowit/XLXI_38/I_Q1/C
    SLICE_X39Y13         FDCE                                         r  digsel/slowit/XLXI_38/I_Q1/I_36_35/C
                         clock pessimism              0.233    -0.504    
    SLICE_X39Y13         FDCE (Hold_fdce_C_D)         0.092    -0.412    digsel/slowit/XLXI_38/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_37/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_37/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.122%)  route 0.201ns (51.878%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.672    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.604 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.119    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.093 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.589    -0.504    digsel/slowit/XLXI_37/I_Q0/C
    SLICE_X39Y14         FDCE                                         r  digsel/slowit/XLXI_37/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.363 f  digsel/slowit/XLXI_37/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.201    -0.163    digsel/slowit/XLXI_37/I_Q0/Q
    SLICE_X39Y14         LUT1 (Prop_lut1_I0_O)        0.045    -0.118 r  digsel/slowit/XLXI_37/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.118    digsel/slowit/XLXI_37/I_Q0/TQ
    SLICE_X39Y14         FDCE                                         r  digsel/slowit/XLXI_37/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    P4                   IBUF (Prop_ibuf_I_O)         0.419     0.419 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.153 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.625    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.596 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.859    -0.738    digsel/slowit/XLXI_37/I_Q0/C
    SLICE_X39Y14         FDCE                                         r  digsel/slowit/XLXI_37/I_Q0/I_36_35/C
                         clock pessimism              0.233    -0.504    
    SLICE_X39Y14         FDCE (Hold_fdce_C_D)         0.091    -0.413    digsel/slowit/XLXI_37/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.296    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    digsel/my_clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X39Y14     digsel/slowit/XLXI_37/I_Q0/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X38Y14     digsel/slowit/XLXI_37/I_Q1/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X39Y14     digsel/slowit/XLXI_37/I_Q2/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X39Y14     digsel/slowit/XLXI_37/I_Q3/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X39Y13     digsel/slowit/XLXI_38/I_Q0/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X39Y13     digsel/slowit/XLXI_38/I_Q1/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X38Y12     digsel/slowit/XLXI_38/I_Q2/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X38Y13     digsel/slowit/XLXI_38/I_Q3/I_36_35/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y12     digsel/slowit/XLXI_38/I_Q2/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y12     digsel/slowit/XLXI_39/I_Q0/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y12     digsel/slowit/XLXI_39/I_Q1/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y12     digsel/slowit/XLXI_39/I_Q2/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y14     digsel/slowit/XLXI_37/I_Q0/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y14     digsel/slowit/XLXI_37/I_Q1/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y14     digsel/slowit/XLXI_37/I_Q2/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y14     digsel/slowit/XLXI_37/I_Q3/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y13     digsel/slowit/XLXI_38/I_Q0/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y13     digsel/slowit/XLXI_38/I_Q1/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y14     digsel/slowit/XLXI_37/I_Q0/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y14     digsel/slowit/XLXI_37/I_Q1/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y14     digsel/slowit/XLXI_37/I_Q2/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y14     digsel/slowit/XLXI_37/I_Q3/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y13     digsel/slowit/XLXI_38/I_Q0/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y13     digsel/slowit/XLXI_38/I_Q1/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y12     digsel/slowit/XLXI_38/I_Q2/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y13     digsel/slowit/XLXI_38/I_Q3/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y12     digsel/slowit/XLXI_39/I_Q0/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y12     digsel/slowit/XLXI_39/I_Q1/I_36_35/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { digsel/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    digsel/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKFBOUT



