
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Dec  8 17:57:32 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 484.242 ; gain = 200.297
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7s25csga225-1 -directive AreaOptimized_high -control_set_opt_threshold 1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Device 21-9227] Part: xc7s25csga225-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24728
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1326.996 ; gain = 446.414
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:22]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/synth/design_1.v:28]
INFO: [Synth 8-6157] synthesizing module 'design_1_PFC_3PH_0_0' [C:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.runs/synth_1/.Xil/Vivado-27620-Angel/realtime/design_1_PFC_3PH_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_PFC_3PH_0_0' (0#1) [C:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.runs/synth_1/.Xil/Vivado-27620-Angel/realtime/design_1_PFC_3PH_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ce_out' of module 'design_1_PFC_3PH_0_0' is unconnected for instance 'PFC_3PH_0' [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/synth/design_1.v:28]
WARNING: [Synth 8-7071] port 'Ia' of module 'design_1_PFC_3PH_0_0' is unconnected for instance 'PFC_3PH_0' [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/synth/design_1.v:28]
WARNING: [Synth 8-7071] port 'Ib' of module 'design_1_PFC_3PH_0_0' is unconnected for instance 'PFC_3PH_0' [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/synth/design_1.v:28]
WARNING: [Synth 8-7071] port 'V_out' of module 'design_1_PFC_3PH_0_0' is unconnected for instance 'PFC_3PH_0' [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/synth/design_1.v:28]
WARNING: [Synth 8-7071] port 'Va' of module 'design_1_PFC_3PH_0_0' is unconnected for instance 'PFC_3PH_0' [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/synth/design_1.v:28]
WARNING: [Synth 8-7071] port 'I_load' of module 'design_1_PFC_3PH_0_0' is unconnected for instance 'PFC_3PH_0' [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/synth/design_1.v:28]
WARNING: [Synth 8-7071] port 'Vb' of module 'design_1_PFC_3PH_0_0' is unconnected for instance 'PFC_3PH_0' [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/synth/design_1.v:28]
WARNING: [Synth 8-7071] port 'Ic' of module 'design_1_PFC_3PH_0_0' is unconnected for instance 'PFC_3PH_0' [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/synth/design_1.v:28]
WARNING: [Synth 8-7071] port 'Vc' of module 'design_1_PFC_3PH_0_0' is unconnected for instance 'PFC_3PH_0' [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/synth/design_1.v:28]
WARNING: [Synth 8-7023] instance 'PFC_3PH_0' of module 'design_1_PFC_3PH_0_0' has 22 connections declared, but only 13 given [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/synth/design_1.v:28]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0' [C:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.runs/synth_1/.Xil/Vivado-27620-Angel/realtime/design_1_clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0' (0#1) [C:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.runs/synth_1/.Xil/Vivado-27620-Angel/realtime/design_1_clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_390M_0' [C:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.runs/synth_1/.Xil/Vivado-27620-Angel/realtime/design_1_rst_clk_wiz_390M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_390M_0' (0#1) [C:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.runs/synth_1/.Xil/Vivado-27620-Angel/realtime/design_1_rst_clk_wiz_390M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_clk_wiz_390M_0' is unconnected for instance 'rst_clk_wiz_390M' [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_clk_wiz_390M_0' is unconnected for instance 'rst_clk_wiz_390M' [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_clk_wiz_390M_0' is unconnected for instance 'rst_clk_wiz_390M' [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_clk_wiz_390M_0' is unconnected for instance 'rst_clk_wiz_390M' [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/synth/design_1.v:47]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_390M' of module 'design_1_rst_clk_wiz_390M_0' has 10 connections declared, but only 6 given [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/synth/design_1.v:47]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1437.066 ; gain = 556.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1437.066 ; gain = 556.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1437.066 ; gain = 556.484
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1437.066 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/ip/design_1_PFC_3PH_0_0/design_1_PFC_3PH_0_0/design_1_PFC_3PH_0_0_in_context.xdc] for cell 'design_1_i/PFC_3PH_0'
Finished Parsing XDC File [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/ip/design_1_PFC_3PH_0_0/design_1_PFC_3PH_0_0/design_1_PFC_3PH_0_0_in_context.xdc] for cell 'design_1_i/PFC_3PH_0'
Parsing XDC File [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc] for cell 'design_1_i/clk_wiz'
Finished Parsing XDC File [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc] for cell 'design_1_i/clk_wiz'
Parsing XDC File [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_390M_0/design_1_rst_clk_wiz_390M_0/design_1_rst_clk_wiz_390M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_390M'
Finished Parsing XDC File [c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_390M_0/design_1_rst_clk_wiz_390M_0/design_1_rst_clk_wiz_390M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_390M'
Parsing XDC File [C:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1437.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1437.066 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1437.066 ; gain = 556.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1437.066 ; gain = 556.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/PFC_3PH_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_clk_wiz_390M. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1437.066 ; gain = 556.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1437.066 ; gain = 556.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Start Pre Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Iterative Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Post Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1437.066 ; gain = 556.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1437.066 ; gain = 556.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1437.066 ; gain = 556.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1437.066 ; gain = 556.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1437.066 ; gain = 556.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1437.066 ; gain = 556.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1437.066 ; gain = 556.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1437.066 ; gain = 556.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1437.066 ; gain = 556.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1437.066 ; gain = 556.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1437.066 ; gain = 556.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |design_1_PFC_3PH_0_0        |         1|
|2     |design_1_clk_wiz_0          |         1|
|3     |design_1_rst_clk_wiz_390M_0 |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |design_1_PFC_3PH_0        |     1|
|2     |design_1_clk_wiz          |     1|
|3     |design_1_rst_clk_wiz_390M |     1|
|4     |IBUF                      |     1|
+------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1437.066 ; gain = 556.484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1437.066 ; gain = 556.484
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1437.066 ; gain = 556.484
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1438.199 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1441.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 37498eaa
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 1441.852 ; gain = 947.660
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1441.852 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/angro/Desktop/hil/3phase_pfc_vanilla/vivado/pfc_3ph_vanilla.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 17:58:19 2024...
