\hypertarget{core__armv8mml_8h_source}{}\doxysection{core\+\_\+armv8mml.\+h}
\label{core__armv8mml_8h_source}\index{Autodrone32/Libraries/CMSIS/Include/core\_armv8mml.h@{Autodrone32/Libraries/CMSIS/Include/core\_armv8mml.h}}
\mbox{\hyperlink{core__armv8mml_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00001}00001 \textcolor{comment}{/**************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00007}00007 \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00008}00008 \textcolor{comment}{ * Copyright (c) 2009-\/2018 Arm Limited. All rights reserved.}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00009}00009 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00010}00010 \textcolor{comment}{ * SPDX-\/License-\/Identifier: Apache-\/2.0}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00011}00011 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00012}00012 \textcolor{comment}{ * Licensed under the Apache License, Version 2.0 (the License); you may}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00013}00013 \textcolor{comment}{ * not use this file except in compliance with the License.}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00014}00014 \textcolor{comment}{ * You may obtain a copy of the License at}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00015}00015 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00016}00016 \textcolor{comment}{ * www.apache.org/licenses/LICENSE-\/2.0}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00017}00017 \textcolor{comment}{ *}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00018}00018 \textcolor{comment}{ * Unless required by applicable law or agreed to in writing, software}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00019}00019 \textcolor{comment}{ * distributed under the License is distributed on an AS IS BASIS, WITHOUT}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00020}00020 \textcolor{comment}{ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00021}00021 \textcolor{comment}{ * See the License for the specific language governing permissions and}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00022}00022 \textcolor{comment}{ * limitations under the License.}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00023}00023 \textcolor{comment}{ */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00024}00024 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00025}00025 \textcolor{preprocessor}{\#if   defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00026}00026 \textcolor{preprocessor}{  \#pragma system\_include         }\textcolor{comment}{/* treat file as system include file for MISRA check */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00027}00027 \textcolor{preprocessor}{\#elif defined (\_\_clang\_\_)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00028}00028 \textcolor{preprocessor}{  \#pragma clang system\_header   }\textcolor{comment}{/* treat file as system include file */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00029}00029 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00030}00030 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00031}00031 \textcolor{preprocessor}{\#ifndef \_\_CORE\_ARMV8MML\_H\_GENERIC}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00032}\mbox{\hyperlink{core__armv8mml_8h_aa6b605fff1a98f9baa5a6218544a9464}{00032}} \textcolor{preprocessor}{\#define \_\_CORE\_ARMV8MML\_H\_GENERIC}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00033}00033 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00034}00034 \textcolor{preprocessor}{\#include <stdint.h>}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00035}00035 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00036}00036 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00037}00037  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00038}00038 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00039}00039 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00055}00055 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00056}00056 \textcolor{comment}{ *                 CMSIS definitions}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00057}00057 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00063}00063 \textcolor{preprocessor}{\#include "{}../../../Libraries/CMSIS/Include/cmsis\_version.h"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00064}00064 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00065}00065 \textcolor{comment}{/*  CMSIS Armv8MML definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00066}\mbox{\hyperlink{core__armv8mml_8h_a944c72e5a3750004b62e7c49f6138563}{00066}} \textcolor{preprocessor}{\#define \_\_ARMv8MML\_CMSIS\_VERSION\_MAIN  (\_\_CM\_CMSIS\_VERSION\_MAIN)                   }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00067}\mbox{\hyperlink{core__armv8mml_8h_a2562fe5bfb80c16579c2af7241c1cbf2}{00067}} \textcolor{preprocessor}{\#define \_\_ARMv8MML\_CMSIS\_VERSION\_SUB   (\_\_CM\_CMSIS\_VERSION\_SUB)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00068}00068 \textcolor{preprocessor}{\#define \_\_ARMv8MML\_CMSIS\_VERSION       ((\_\_ARMv8MML\_CMSIS\_VERSION\_MAIN << 16U) | \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00069}\mbox{\hyperlink{core__armv8mml_8h_ac4ca8d84908fe15a41d4893b797916aa}{00069}} \textcolor{preprocessor}{                                         \_\_ARMv8MML\_CMSIS\_VERSION\_SUB           )  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00071}\mbox{\hyperlink{core__armv8mml_8h_a63ea62503c88acab19fcf3d5743009e3}{00071}} \textcolor{preprocessor}{\#define \_\_CORTEX\_M                     (81U)                                       }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00076}00076 \textcolor{preprocessor}{\#if defined ( \_\_CC\_ARM )}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00077}00077 \textcolor{preprocessor}{  \#if defined \_\_TARGET\_FPU\_VFP}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00078}00078 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00079}00079 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00080}00080 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00081}00081 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00082}00082 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00083}00083 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00084}00084 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00085}00085 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00086}00086 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00087}00087 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00088}00088 \textcolor{preprocessor}{  \#if defined(\_\_ARM\_FEATURE\_DSP)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00089}00089 \textcolor{preprocessor}{    \#if defined(\_\_DSP\_PRESENT) \&\& (\_\_DSP\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00090}00090 \textcolor{preprocessor}{      \#define \_\_DSP\_USED       1U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00091}00091 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00092}00092 \textcolor{preprocessor}{      \#error "{}Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check \_\_DSP\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00093}00093 \textcolor{preprocessor}{      \#define \_\_DSP\_USED         0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00094}00094 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00095}00095 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00096}00096 \textcolor{preprocessor}{    \#define \_\_DSP\_USED         0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00097}00097 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00098}00098 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00099}00099 \textcolor{preprocessor}{\#elif defined (\_\_ARMCC\_VERSION) \&\& (\_\_ARMCC\_VERSION >= 6010050)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00100}00100 \textcolor{preprocessor}{  \#if defined \_\_ARM\_PCS\_VFP}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00101}00101 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00102}00102 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00103}00103 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00104}00104 \textcolor{preprocessor}{      \#warning "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00105}00105 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00106}00106 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00107}00107 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00108}00108 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00109}00109 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00110}00110 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00111}00111 \textcolor{preprocessor}{  \#if defined(\_\_ARM\_FEATURE\_DSP)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00112}00112 \textcolor{preprocessor}{    \#if defined(\_\_DSP\_PRESENT) \&\& (\_\_DSP\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00113}00113 \textcolor{preprocessor}{      \#define \_\_DSP\_USED       1U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00114}00114 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00115}00115 \textcolor{preprocessor}{      \#error "{}Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check \_\_DSP\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00116}00116 \textcolor{preprocessor}{      \#define \_\_DSP\_USED         0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00117}00117 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00118}00118 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00119}00119 \textcolor{preprocessor}{    \#define \_\_DSP\_USED         0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00120}00120 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00121}00121 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00122}00122 \textcolor{preprocessor}{\#elif defined ( \_\_GNUC\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00123}00123 \textcolor{preprocessor}{  \#if defined (\_\_VFP\_FP\_\_) \&\& !defined(\_\_SOFTFP\_\_)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00124}00124 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00125}00125 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00126}00126 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00127}00127 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00128}00128 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00129}00129 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00130}00130 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00131}00131 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00132}00132 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00133}00133 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00134}00134 \textcolor{preprocessor}{  \#if defined(\_\_ARM\_FEATURE\_DSP)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00135}00135 \textcolor{preprocessor}{    \#if defined(\_\_DSP\_PRESENT) \&\& (\_\_DSP\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00136}00136 \textcolor{preprocessor}{      \#define \_\_DSP\_USED       1U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00137}00137 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00138}00138 \textcolor{preprocessor}{      \#error "{}Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check \_\_DSP\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00139}00139 \textcolor{preprocessor}{      \#define \_\_DSP\_USED         0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00140}00140 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00141}00141 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00142}00142 \textcolor{preprocessor}{    \#define \_\_DSP\_USED         0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00143}00143 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00144}00144 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00145}00145 \textcolor{preprocessor}{\#elif defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00146}00146 \textcolor{preprocessor}{  \#if defined \_\_ARMVFP\_\_}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00147}00147 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00148}00148 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00149}00149 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00150}00150 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00151}00151 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00152}00152 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00153}00153 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00154}00154 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00155}00155 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00156}00156 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00157}00157 \textcolor{preprocessor}{  \#if defined(\_\_ARM\_FEATURE\_DSP)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00158}00158 \textcolor{preprocessor}{    \#if defined(\_\_DSP\_PRESENT) \&\& (\_\_DSP\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00159}00159 \textcolor{preprocessor}{      \#define \_\_DSP\_USED       1U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00160}00160 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00161}00161 \textcolor{preprocessor}{      \#error "{}Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check \_\_DSP\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00162}00162 \textcolor{preprocessor}{      \#define \_\_DSP\_USED         0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00163}00163 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00164}00164 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00165}00165 \textcolor{preprocessor}{    \#define \_\_DSP\_USED         0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00166}00166 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00167}00167 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00168}00168 \textcolor{preprocessor}{\#elif defined ( \_\_TI\_ARM\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00169}00169 \textcolor{preprocessor}{  \#if defined \_\_TI\_VFP\_SUPPORT\_\_}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00170}00170 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00171}00171 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00172}00172 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00173}00173 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00174}00174 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00175}00175 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00176}00176 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00177}00177 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00178}00178 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00179}00179 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00180}00180 \textcolor{preprocessor}{\#elif defined ( \_\_TASKING\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00181}00181 \textcolor{preprocessor}{  \#if defined \_\_FPU\_VFP\_\_}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00182}00182 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00183}00183 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00184}00184 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00185}00185 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00186}00186 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00187}00187 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00188}00188 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00189}00189 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00190}00190 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00191}00191 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00192}00192 \textcolor{preprocessor}{\#elif defined ( \_\_CSMC\_\_ )}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00193}00193 \textcolor{preprocessor}{  \#if ( \_\_CSMC\_\_ \& 0x400U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00194}00194 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00195}00195 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00196}00196 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00197}00197 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00198}00198 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00199}00199 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00200}00200 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00201}00201 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00202}00202 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00203}00203 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00204}00204 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00205}00205 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00206}00206 \textcolor{preprocessor}{\#include "{}../../../Libraries/CMSIS/Include/cmsis\_compiler.h"{}}               \textcolor{comment}{/* CMSIS compiler specific defines */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00207}00207 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00208}00208 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00209}00209 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00210}00210 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00211}00211 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00212}00212 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00213}00213 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_ARMV8MML\_H\_GENERIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00214}00214 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00215}00215 \textcolor{preprocessor}{\#ifndef \_\_CMSIS\_GENERIC}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00216}00216 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00217}00217 \textcolor{preprocessor}{\#ifndef \_\_CORE\_ARMV8MML\_H\_DEPENDANT}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00218}\mbox{\hyperlink{core__armv8mml_8h_a0bb8502624c962b1c9b99025b73b2527}{00218}} \textcolor{preprocessor}{\#define \_\_CORE\_ARMV8MML\_H\_DEPENDANT}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00219}00219 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00220}00220 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00221}00221  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00222}00222 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00223}00223 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00224}00224 \textcolor{comment}{/* check device defines and use defaults */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00225}00225 \textcolor{preprocessor}{\#if defined \_\_CHECK\_DEVICE\_DEFINES}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00226}00226 \textcolor{preprocessor}{  \#ifndef \_\_ARMv8MML\_REV}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00227}00227 \textcolor{preprocessor}{    \#define \_\_ARMv8MML\_REV               0x0000U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00228}00228 \textcolor{preprocessor}{    \#warning "{}\_\_ARMv8MML\_REV not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00229}00229 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00230}00230 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00231}00231 \textcolor{preprocessor}{  \#ifndef \_\_FPU\_PRESENT}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00232}00232 \textcolor{preprocessor}{    \#define \_\_FPU\_PRESENT             0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00233}00233 \textcolor{preprocessor}{    \#warning "{}\_\_FPU\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00234}00234 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00235}00235 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00236}00236 \textcolor{preprocessor}{  \#ifndef \_\_MPU\_PRESENT}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00237}00237 \textcolor{preprocessor}{    \#define \_\_MPU\_PRESENT             0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00238}00238 \textcolor{preprocessor}{    \#warning "{}\_\_MPU\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00239}00239 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00240}00240 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00241}00241 \textcolor{preprocessor}{  \#ifndef \_\_SAUREGION\_PRESENT}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00242}00242 \textcolor{preprocessor}{    \#define \_\_SAUREGION\_PRESENT       0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00243}00243 \textcolor{preprocessor}{    \#warning "{}\_\_SAUREGION\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00244}00244 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00245}00245 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00246}00246 \textcolor{preprocessor}{  \#ifndef \_\_DSP\_PRESENT}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00247}00247 \textcolor{preprocessor}{    \#define \_\_DSP\_PRESENT             0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00248}00248 \textcolor{preprocessor}{    \#warning "{}\_\_DSP\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00249}00249 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00250}00250 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00251}00251 \textcolor{preprocessor}{  \#ifndef \_\_NVIC\_PRIO\_BITS}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00252}00252 \textcolor{preprocessor}{    \#define \_\_NVIC\_PRIO\_BITS          3U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00253}00253 \textcolor{preprocessor}{    \#warning "{}\_\_NVIC\_PRIO\_BITS not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00254}00254 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00255}00255 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00256}00256 \textcolor{preprocessor}{  \#ifndef \_\_Vendor\_SysTickConfig}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00257}00257 \textcolor{preprocessor}{    \#define \_\_Vendor\_SysTickConfig    0U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00258}00258 \textcolor{preprocessor}{    \#warning "{}\_\_Vendor\_SysTickConfig not defined in device header file; using default!"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00259}00259 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00260}00260 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00261}00261 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00262}00262 \textcolor{comment}{/* IO definitions (access restrictions to peripheral registers) */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00270}00270 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00271}00271 \textcolor{preprocessor}{  \#define   \_\_I     volatile             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00272}00272 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00273}\mbox{\hyperlink{core__armv8mml_8h_af63697ed9952cc71e1225efe205f6cd3}{00273}} \textcolor{preprocessor}{  \#define   \_\_I     volatile const       }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00274}00274 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00275}\mbox{\hyperlink{core__armv8mml_8h_a7e25d9380f9ef903923964322e71f2f6}{00275}} \textcolor{preprocessor}{\#define     \_\_O     volatile             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00276}\mbox{\hyperlink{core__armv8mml_8h_aec43007d9998a0a0e01faede4133d6be}{00276}} \textcolor{preprocessor}{\#define     \_\_IO    volatile             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00278}00278 \textcolor{comment}{/* following defines should be used for structure members */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00279}\mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{00279}} \textcolor{preprocessor}{\#define     \_\_IM     volatile const      }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00280}\mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{00280}} \textcolor{preprocessor}{\#define     \_\_OM     volatile            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00281}\mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{00281}} \textcolor{preprocessor}{\#define     \_\_IOM    volatile            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00287}00287 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00288}00288 \textcolor{comment}{ *                 Register Abstraction}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00289}00289 \textcolor{comment}{  Core Register contain:}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00290}00290 \textcolor{comment}{  -\/ Core Register}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00291}00291 \textcolor{comment}{  -\/ Core NVIC Register}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00292}00292 \textcolor{comment}{  -\/ Core SCB Register}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00293}00293 \textcolor{comment}{  -\/ Core SysTick Register}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00294}00294 \textcolor{comment}{  -\/ Core Debug Register}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00295}00295 \textcolor{comment}{  -\/ Core MPU Register}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00296}00296 \textcolor{comment}{  -\/ Core SAU Register}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00297}00297 \textcolor{comment}{  -\/ Core FPU Register}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00298}00298 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00314}00314 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00315}00315 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00316}00316   \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00317}00317   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00318}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{00318}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:16;              }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00319}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{00319}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4;                       }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00320}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{00320}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:7;               }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00321}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{00321}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00322}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{00322}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00323}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{00323}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00324}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{00324}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00325}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{00325}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00326}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga74a5fd819d06bafca74c768327d91113}{00326}}   \} b;                                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00327}00327   uint32\_t w;                            }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00328}00328 \} \mbox{\hyperlink{union_a_p_s_r___type}{APSR\_Type}};}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00329}00329 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00330}00330 \textcolor{comment}{/* APSR Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00331}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac469528d210043c7bd3f12f0e6824766}{00331}} \textcolor{preprocessor}{\#define APSR\_N\_Pos                         31U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00332}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gadbc2cf55a026f661b53fadfcf822cef1}{00332}} \textcolor{preprocessor}{\#define APSR\_N\_Msk                         (1UL << APSR\_N\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00334}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga3661286d108b1aca308d7445685eae3a}{00334}} \textcolor{preprocessor}{\#define APSR\_Z\_Pos                         30U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00335}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga1deb4d1aa72bb83d1f79329406f15711}{00335}} \textcolor{preprocessor}{\#define APSR\_Z\_Msk                         (1UL << APSR\_Z\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00337}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga6cf72aa6f09a168f9e5beda1a4a887b9}{00337}} \textcolor{preprocessor}{\#define APSR\_C\_Pos                         29U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00338}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga6d47803fbad455bc10bd1ce59f2f335d}{00338}} \textcolor{preprocessor}{\#define APSR\_C\_Msk                         (1UL << APSR\_C\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00340}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac62830f67679ccd11658c4172c3e6ea7}{00340}} \textcolor{preprocessor}{\#define APSR\_V\_Pos                         28U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00341}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga33305d6701356bff6890b315fe8b5489}{00341}} \textcolor{preprocessor}{\#define APSR\_V\_Msk                         (1UL << APSR\_V\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00343}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga298749e176f12827328bb7b92a6b2411}{00343}} \textcolor{preprocessor}{\#define APSR\_Q\_Pos                         27U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00344}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga90ffd4ec4149c2f5dd7747c1533fb002}{00344}} \textcolor{preprocessor}{\#define APSR\_Q\_Msk                         (1UL << APSR\_Q\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00346}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga722cb42b5c75af3e8909fac6fd40dfdc}{00346}} \textcolor{preprocessor}{\#define APSR\_GE\_Pos                        16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00347}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga8a3ecbc0ea2029462b0f4ce50e227db1}{00347}} \textcolor{preprocessor}{\#define APSR\_GE\_Msk                        (0xFUL << APSR\_GE\_Pos)                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00353}00353 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00354}00354 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00355}00355   \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00356}00356   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00357}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{00357}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9;                      }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00358}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{00358}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:23;              }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00359}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga68f682e607e72f3ba3f31a02ce2b0d63}{00359}}   \} b;                                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00360}00360   uint32\_t w;                            }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00361}00361 \} \mbox{\hyperlink{union_i_p_s_r___type}{IPSR\_Type}};}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00362}00362 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00363}00363 \textcolor{comment}{/* IPSR Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00364}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga0e34027584d02c43811ae908a5ca9adf}{00364}} \textcolor{preprocessor}{\#define IPSR\_ISR\_Pos                        0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00365}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaf013a4579a64d1f21f56ea9f1b33ab56}{00365}} \textcolor{preprocessor}{\#define IPSR\_ISR\_Msk                       (0x1FFUL }\textcolor{comment}{/*<< IPSR\_ISR\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00371}00371 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00372}00372 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00373}00373   \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00374}00374   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00375}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{00375}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9;                      }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00376}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{00376}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:7;               }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00377}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{00377}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4;                       }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00378}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{00378}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:4;               }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00379}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{00379}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00380}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}{00380}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga76485660fe8ad98cdc71ddd7cb0ed777}{IT}}:2;                       }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00381}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{00381}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00382}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{00382}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00383}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{00383}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00384}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{00384}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00385}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{00385}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1;                        }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00386}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga099a9d84f93a99d3cf3b3f7471e84135}{00386}}   \} b;                                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00387}00387   uint32\_t w;                            }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00388}00388 \} \mbox{\hyperlink{unionx_p_s_r___type}{xPSR\_Type}};}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00389}00389 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00390}00390 \textcolor{comment}{/* xPSR Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00391}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga031eb1b8ebcdb3d602d0b9f2ec82a7ae}{00391}} \textcolor{preprocessor}{\#define xPSR\_N\_Pos                         31U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00392}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaf600f4ff41b62cf2f3b0a59b6d2e93d6}{00392}} \textcolor{preprocessor}{\#define xPSR\_N\_Msk                         (1UL << xPSR\_N\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00394}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga5869dd608eea73c80f0567d781d2230b}{00394}} \textcolor{preprocessor}{\#define xPSR\_Z\_Pos                         30U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00395}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga907599209fba99f579778e662021c4f2}{00395}} \textcolor{preprocessor}{\#define xPSR\_Z\_Msk                         (1UL << xPSR\_Z\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00397}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga14adb79b91f6634b351a1b57394e2db6}{00397}} \textcolor{preprocessor}{\#define xPSR\_C\_Pos                         29U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00398}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga21e2497255d380f956ca0f48d11d0775}{00398}} \textcolor{preprocessor}{\#define xPSR\_C\_Msk                         (1UL << xPSR\_C\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00400}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae0cfbb394490db402623d97e6a979e00}{00400}} \textcolor{preprocessor}{\#define xPSR\_V\_Pos                         28U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00401}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gab07f94ed3b6ee695f5af719dc27995c2}{00401}} \textcolor{preprocessor}{\#define xPSR\_V\_Msk                         (1UL << xPSR\_V\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00403}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaabb4178d50676a8f19cf8f727f38ace8}{00403}} \textcolor{preprocessor}{\#define xPSR\_Q\_Pos                         27U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00404}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga133ac393c38559ae43ac36383e731dd4}{00404}} \textcolor{preprocessor}{\#define xPSR\_Q\_Msk                         (1UL << xPSR\_Q\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00406}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac5be1db1343f776ecd00f0a4ebe70a46}{00406}} \textcolor{preprocessor}{\#define xPSR\_IT\_Pos                        25U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00407}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga6dc177aab488851bb3b98cf4b420141a}{00407}} \textcolor{preprocessor}{\#define xPSR\_IT\_Msk                        (3UL << xPSR\_IT\_Pos)                           }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00409}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga98d801da9a49cda944f52aeae104dd38}{00409}} \textcolor{preprocessor}{\#define xPSR\_T\_Pos                         24U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00410}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga30ae2111816e82d47636a8d4577eb6ee}{00410}} \textcolor{preprocessor}{\#define xPSR\_T\_Msk                         (1UL << xPSR\_T\_Pos)                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00412}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae2b0f3def0f378e9f1d10a4c727a064b}{00412}} \textcolor{preprocessor}{\#define xPSR\_GE\_Pos                        16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00413}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga967634e605d013e9b07002eca31f7903}{00413}} \textcolor{preprocessor}{\#define xPSR\_GE\_Msk                        (0xFUL << xPSR\_GE\_Pos)                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00415}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga21bff245fb1aef9683f693d9d7bb2233}{00415}} \textcolor{preprocessor}{\#define xPSR\_ISR\_Pos                        0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00416}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gadf8eed87e0081dfe1ef1c78a0ea91afd}{00416}} \textcolor{preprocessor}{\#define xPSR\_ISR\_Msk                       (0x1FFUL }\textcolor{comment}{/*<< xPSR\_ISR\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00422}00422 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00423}00423 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00424}00424   \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00425}00425   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00426}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{00426}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a6e513e8a6bf4e58db169e312172332}{nPRIV}}:1;                    }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00427}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{00427}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}:1;                    }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00428}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}{00428}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}:1;                     }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00429}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}{00429}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}{SFPA}}:1;                     }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00430}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{00430}}     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:28;              }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00431}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2fb80a694ee9073dbde02919f1c85894}{00431}}   \} b;                                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00432}00432   uint32\_t w;                            }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00433}00433 \} \mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{CONTROL\_Type}};}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00434}00434 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00435}00435 \textcolor{comment}{/* CONTROL Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00436}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac4eb493f7e00c0b286f6663b2554d5f1}{00436}} \textcolor{preprocessor}{\#define CONTROL\_SFPA\_Pos                    3U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00437}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae1af7c6a3a6482a32ae290b66db3a3f8}{00437}} \textcolor{preprocessor}{\#define CONTROL\_SFPA\_Msk                   (1UL << CONTROL\_SFPA\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00439}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac7018b59b07134c5363b33eb94918a58}{00439}} \textcolor{preprocessor}{\#define CONTROL\_FPCA\_Pos                    2U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00440}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gad20bb0212b2e1864f24af38d93587c79}{00440}} \textcolor{preprocessor}{\#define CONTROL\_FPCA\_Msk                   (1UL << CONTROL\_FPCA\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00442}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga07eafc53e609895342c6a530e9d01310}{00442}} \textcolor{preprocessor}{\#define CONTROL\_SPSEL\_Pos                   1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00443}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga70b29840969b06909da21369b0b05b53}{00443}} \textcolor{preprocessor}{\#define CONTROL\_SPSEL\_Msk                  (1UL << CONTROL\_SPSEL\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00445}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga51b95bc03ec0d815b459bde0b14a5908}{00445}} \textcolor{preprocessor}{\#define CONTROL\_nPRIV\_Pos                   0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00446}\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaef3b20d77acb213338f89ce5e7bc36b0}{00446}} \textcolor{preprocessor}{\#define CONTROL\_nPRIV\_Msk                  (1UL }\textcolor{comment}{/*<< CONTROL\_nPRIV\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00461}00461 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00462}00462 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00463}00463   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ISER[16U];              }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00464}00464         uint32\_t RESERVED0[16U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00465}00465   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ICER[16U];              }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00466}00466         uint32\_t RSERVED1[16U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00467}00467   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ISPR[16U];              }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00468}00468         uint32\_t RESERVED2[16U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00469}00469   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ICPR[16U];              }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00470}00470         uint32\_t RESERVED3[16U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00471}00471   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t IABR[16U];              }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00472}00472         uint32\_t RESERVED4[16U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00473}00473   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ITNS[16U];              }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00474}00474         uint32\_t RESERVED5[16U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00475}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga18075001dceea9f3e328ab5db42c4caf}{00475}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint8\_t  IPR[496U];              }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00476}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga438158c308a5c50a2d80c21adb72228d}{00476}}         uint32\_t RESERVED6[580U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00477}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gada9cbba14ab1cc3fddd585f870932db8}{00477}}   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gada9cbba14ab1cc3fddd585f870932db8}{STIR}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00478}00478 \}  \mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\_Type}};}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00479}00479 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00480}00480 \textcolor{comment}{/* Software Triggered Interrupt Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00481}\mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_ga9eebe495e2e48d302211108837a2b3e8}{00481}} \textcolor{preprocessor}{\#define NVIC\_STIR\_INTID\_Pos                 0U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00482}\mbox{\hyperlink{group___c_m_s_i_s___n_v_i_c_gae4060c4dfcebb08871ca4244176ce752}{00482}} \textcolor{preprocessor}{\#define NVIC\_STIR\_INTID\_Msk                (0x1FFUL }\textcolor{comment}{/*<< NVIC\_STIR\_INTID\_Pos*/}\textcolor{preprocessor}{)        }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00497}00497 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00498}00498 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00499}00499   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t CPUID;                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00500}00500   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ICSR;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00501}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae457d2615e203c3d5904a43a1bc9df71}{00501}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae457d2615e203c3d5904a43a1bc9df71}{VTOR}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00502}00502   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t AIRCR;                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00503}00503   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t SCR;                    }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00504}00504   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CCR;                    }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00505}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga49f5a554705aebf542765b3a38f4feb9}{00505}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint8\_t  SHPR[12U];              }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00506}00506   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t SHCSR;                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00507}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0f9e27357254e6e953a94f95bda040b1}{00507}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0f9e27357254e6e953a94f95bda040b1}{CFSR}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00508}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab974e7ceb2e52a3fbcaa84e06e52922d}{00508}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab974e7ceb2e52a3fbcaa84e06e52922d}{HFSR}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00509}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3b590075aa07880ce686d5cfb4e61c5c}{00509}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3b590075aa07880ce686d5cfb4e61c5c}{DFSR}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00510}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae9d94d186615d57d38c9253cb842d244}{00510}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae9d94d186615d57d38c9253cb842d244}{MMFAR}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00511}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3fde073744418e2fe476333cb4d55d0d}{00511}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3fde073744418e2fe476333cb4d55d0d}{BFAR}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00512}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3ef0057e48fdef798f2ee12125a80d9f}{00512}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3ef0057e48fdef798f2ee12125a80d9f}{AFSR}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00513}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga294fd7c7494a55a8f25b0a6333939473}{00513}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t ID\_PFR[2U];             }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00514}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga883f7e28417c51d3a3bf03185baf448f}{00514}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga883f7e28417c51d3a3bf03185baf448f}{ID\_DFR}};                 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00515}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga394a63fd0c3f9d7a52d7b220e31a2ef4}{00515}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga394a63fd0c3f9d7a52d7b220e31a2ef4}{ID\_ADR}};                 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00516}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2337a27929a11c9ef8d3ec77cf12255a}{00516}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t ID\_MMFR[4U];            }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00517}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae6615f4da8c7691bf3b474f70f29a43c}{00517}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t ID\_ISAR[6U];            }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00518}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40b4dc749a25d1c95c2125e88683a591}{00518}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40b4dc749a25d1c95c2125e88683a591}{CLIDR}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00519}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaad937861e203bb05ae22c4369c458561}{00519}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaad937861e203bb05ae22c4369c458561}{CTR}};                    }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00520}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga90c793639fc9470e50e4f4fc4b3464da}{00520}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga90c793639fc9470e50e4f4fc4b3464da}{CCSIDR}};                 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00521}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae627674bc3ccfc2d67caccfc1f4ea4ed}{00521}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae627674bc3ccfc2d67caccfc1f4ea4ed}{CSSELR}};                 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00522}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab8e9dd6ca5f31244ea352ed0c19155d8}{00522}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab8e9dd6ca5f31244ea352ed0c19155d8}{CPACR}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00523}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3b7fa817ab498ce63563c73ae316c9b6}{00523}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3b7fa817ab498ce63563c73ae316c9b6}{NSACR}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00524}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga605e2c2287a3d6efd274b9ba3e5d1253}{00524}}         uint32\_t RESERVED3[92U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00525}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gada9cbba14ab1cc3fddd585f870932db8}{00525}}   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gada9cbba14ab1cc3fddd585f870932db8}{STIR}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00526}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0711ee752d54c93f03410a3a57181e07}{00526}}         uint32\_t RESERVED4[15U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00527}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9b0103b438c8922eaea5624f71afbbc8}{00527}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9b0103b438c8922eaea5624f71afbbc8}{MVFR0}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00528}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0a610dc4212de3ce1ad62e9afa76c728}{00528}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0a610dc4212de3ce1ad62e9afa76c728}{MVFR1}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00529}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8353348c9336aa1aadcbf86b6f0f18c9}{00529}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8353348c9336aa1aadcbf86b6f0f18c9}{MVFR2}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00530}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga171526446695fcdbfaf7992e567f881d}{00530}}         uint32\_t RESERVED5[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00531}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga011024c365e7c5bd13a63830af60b10c}{00531}}   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga011024c365e7c5bd13a63830af60b10c}{ICIALLU}};                }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00532}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5009eeafbfdd33771613e8f36c4e6a34}{00532}}         uint32\_t RESERVED6[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00533}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1a8ecda7b1e4a1100dd82fc694bb4eb5}{00533}}   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1a8ecda7b1e4a1100dd82fc694bb4eb5}{ICIMVAU}};                }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00534}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga72402d657f9e448afce57bbd8577864d}{00534}}   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga72402d657f9e448afce57bbd8577864d}{DCIMVAC}};                }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00535}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaca1ec746911b0934dd11c31d93a369be}{00535}}   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaca1ec746911b0934dd11c31d93a369be}{DCISW}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00536}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9d4029e220311690756d836948e71393}{00536}}   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9d4029e220311690756d836948e71393}{DCCMVAU}};                }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00537}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacc23dc74d8f0378d81bc72302e325e50}{00537}}   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacc23dc74d8f0378d81bc72302e325e50}{DCCMVAC}};                }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00538}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2bf149d6d8f4fa59e25aee340512cb79}{00538}}   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2bf149d6d8f4fa59e25aee340512cb79}{DCCSW}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00539}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga18ef4bf4fbbb205544985598b1bb64f4}{00539}}   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga18ef4bf4fbbb205544985598b1bb64f4}{DCCIMVAC}};               }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00540}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab6e447723358e736a9f69ffc88a97ba1}{00540}}   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab6e447723358e736a9f69ffc88a97ba1}{DCCISW}};                 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00541}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6895c9646978ee178387269d04ff4d70}{00541}}         uint32\_t RESERVED7[6U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00542}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga18d1734811b40e7edf6e5213bf336ca8}{00542}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga18d1734811b40e7edf6e5213bf336ca8}{ITCMCR}};                 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00543}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad5a9c8098433fa3ac108487e0ccd9cfc}{00543}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad5a9c8098433fa3ac108487e0ccd9cfc}{DTCMCR}};                 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00544}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga209b4026c2994d0e18e883aa9af5c3cc}{00544}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga209b4026c2994d0e18e883aa9af5c3cc}{AHBPCR}};                 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00545}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga39711bf09810b078ac81b2c76c6908f6}{00545}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga39711bf09810b078ac81b2c76c6908f6}{CACR}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00546}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga25bb4ac449a4122217e2ca74b9ad4e3e}{00546}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga25bb4ac449a4122217e2ca74b9ad4e3e}{AHBSCR}};                 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00547}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf6560e8bddb551e45119bc49bcd1c52f}{00547}}         uint32\_t RESERVED8[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00548}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa104b9e01b129abe3de43c439916f655}{00548}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa104b9e01b129abe3de43c439916f655}{ABFSR}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00549}00549 \} \mbox{\hyperlink{struct_s_c_b___type}{SCB\_Type}};}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00550}00550 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00551}00551 \textcolor{comment}{/* SCB CPUID Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00552}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga58686b88f94f789d4e6f429fe1ff58cf}{00552}} \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Pos          24U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00553}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga0932b31faafd47656a03ced75a31d99b}{00553}} \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Msk          (0xFFUL << SCB\_CPUID\_IMPLEMENTER\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00555}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga104462bd0815391b4044a70bd15d3a71}{00555}} \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Pos              20U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00556}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad358dfbd04300afc1824329d128b99e8}{00556}} \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Msk              (0xFUL << SCB\_CPUID\_VARIANT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00558}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf8b3236b08fb8e840efb682645fb0e98}{00558}} \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Pos         16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00559}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafae4a1f27a927338ae9dc51a0e146213}{00559}} \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Msk         (0xFUL << SCB\_CPUID\_ARCHITECTURE\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00561}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga705f68eaa9afb042ca2407dc4e4629ac}{00561}} \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Pos                4U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00562}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga98e581423ca016680c238c469aba546d}{00562}} \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Msk               (0xFFFUL << SCB\_CPUID\_PARTNO\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00564}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3c3d9071e574de11fb27ba57034838b1}{00564}} \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Pos              0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00565}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2ec0448b6483f77e7f5d08b4b81d85df}{00565}} \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Msk             (0xFUL }\textcolor{comment}{/*<< SCB\_CPUID\_REVISION\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00567}00567 \textcolor{comment}{/* SCB Interrupt Control State Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00568}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac180386fac3a5701e6060084dacd003a}{00568}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDNMISET\_Pos            31U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00569}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gadb4dbf66078026dedc24e8cb9a21b2b1}{00569}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDNMISET\_Msk            (1UL << SCB\_ICSR\_PENDNMISET\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00571}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga750d4b52624a46d71356db4ea769573b}{00571}} \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Pos            SCB\_ICSR\_PENDNMISET\_Pos                        }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00572}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga340e3f79e9c3607dee9f2c048b6b22e8}{00572}} \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Msk            SCB\_ICSR\_PENDNMISET\_Msk                        }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00574}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad4c1ddde49ff0d3ed1b843d14d38ebf1}{00574}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDNMICLR\_Pos            30U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00575}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gace870429ae27601613da7c6f6e53a18f}{00575}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDNMICLR\_Msk            (1UL << SCB\_ICSR\_PENDNMICLR\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00577}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab5ded23d2ab1d5ff7cc7ce746205e9fe}{00577}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Pos             28U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00578}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga1e40d93efb402763c8c00ddcc56724ff}{00578}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Msk             (1UL << SCB\_ICSR\_PENDSVSET\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00580}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae218d9022288f89faf57187c4d542ecd}{00580}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Pos             27U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00581}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga4a901ace381d3c1c74ac82b22fae2e1e}{00581}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Msk             (1UL << SCB\_ICSR\_PENDSVCLR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00583}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9dbb3358c6167c9c3f85661b90fb2794}{00583}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Pos             26U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00584}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga7325b61ea0ec323ef2d5c893b112e546}{00584}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Msk             (1UL << SCB\_ICSR\_PENDSTSET\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00586}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gadbe25e4b333ece1341beb1a740168fdc}{00586}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Pos             25U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00587}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab241827d2a793269d8cd99b9b28c2157}{00587}} \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Msk             (1UL << SCB\_ICSR\_PENDSTCLR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00589}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga021591700b2d6a6e332d932efaece42b}{00589}} \textcolor{preprocessor}{\#define SCB\_ICSR\_STTNS\_Pos                 24U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00590}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga70404175bcf7f329758829a9888e48c4}{00590}} \textcolor{preprocessor}{\#define SCB\_ICSR\_STTNS\_Msk                 (1UL << SCB\_ICSR\_STTNS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00592}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga11cb5b1f9ce167b81f31787a77e575df}{00592}} \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Pos            23U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00593}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa966600396290808d596fe96e92ca2b5}{00593}} \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Msk            (1UL << SCB\_ICSR\_ISRPREEMPT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00595}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga10749d92b9b744094b845c2eb46d4319}{00595}} \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Pos            22U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00596}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga056d74fd538e5d36d3be1f28d399c877}{00596}} \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Msk            (1UL << SCB\_ICSR\_ISRPENDING\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00598}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gada60c92bf88d6fd21a8f49efa4a127b8}{00598}} \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Pos           12U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00599}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gacb6992e7c7ddc27a370f62878a21ef72}{00599}} \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Msk           (0x1FFUL << SCB\_ICSR\_VECTPENDING\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00601}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga403d154200242629e6d2764bfc12a7ec}{00601}} \textcolor{preprocessor}{\#define SCB\_ICSR\_RETTOBASE\_Pos             11U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00602}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaca6fc3f79bb550f64fd7df782ed4a5f6}{00602}} \textcolor{preprocessor}{\#define SCB\_ICSR\_RETTOBASE\_Msk             (1UL << SCB\_ICSR\_RETTOBASE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00604}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae4f602c7c5c895d5fb687b71b0979fc3}{00604}} \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00605}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga5533791a4ecf1b9301c883047b3e8396}{00605}} \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Msk            (0x1FFUL }\textcolor{comment}{/*<< SCB\_ICSR\_VECTACTIVE\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00607}00607 \textcolor{comment}{/* SCB Vector Table Offset Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00608}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac6a55451ddd38bffcff5a211d29cea78}{00608}} \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Pos                 7U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00609}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga75e395ed74042923e8c93edf50f0996c}{00609}} \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Msk                (0x1FFFFFFUL << SCB\_VTOR\_TBLOFF\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00611}00611 \textcolor{comment}{/* SCB Application Interrupt and Reset Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00612}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{00612}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Pos              16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00613}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22}{00613}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Msk              (0xFFFFUL << SCB\_AIRCR\_VECTKEY\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00615}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaec404750ff5ca07f499a3c06b62051ef}{00615}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Pos          16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00616}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gabacedaefeefc73d666bbe59ece904493}{00616}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Msk          (0xFFFFUL << SCB\_AIRCR\_VECTKEYSTAT\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00618}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad31dec98fbc0d33ace63cb1f1a927923}{00618}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Pos            15U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00619}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2f571f93d3d4a6eac9a3040756d3d951}{00619}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Msk            (1UL << SCB\_AIRCR\_ENDIANESS\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00621}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2590e227eedb35a41044d8fb7feb9037}{00621}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_PRIS\_Pos                 14U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00622}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga0032bb51f38e103fc34c2a57e59ada6f}{00622}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_PRIS\_Msk                 (1UL << SCB\_AIRCR\_PRIS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00624}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga94e2fc10be4f6065dcb5a7276b40d933}{00624}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_BFHFNMINS\_Pos            13U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00625}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gabc24019f3b54b8d2acd23016b2e0c7b9}{00625}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_BFHFNMINS\_Msk            (1UL << SCB\_AIRCR\_BFHFNMINS\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00627}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaca155deccdeca0f2c76b8100d24196c8}{00627}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_PRIGROUP\_Pos              8U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00628}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{00628}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_PRIGROUP\_Msk             (7UL << SCB\_AIRCR\_PRIGROUP\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00630}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga7e6b3da07caee0726c5aab97ecebc2a5}{00630}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQS\_Pos          3U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00631}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf4b7fe06aaa2e87cdaf25a720dd282a1}{00631}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQS\_Msk         (1UL << SCB\_AIRCR\_SYSRESETREQS\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00633}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaffb2737eca1eac0fc1c282a76a40953c}{00633}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Pos           2U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00634}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}{00634}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Msk          (1UL << SCB\_AIRCR\_SYSRESETREQ\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00636}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa30a12e892bb696e61626d71359a9029}{00636}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Pos         1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00637}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga212c5ab1c1c82c807d30d2307aa8d218}{00637}} \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Msk        (1UL << SCB\_AIRCR\_VECTCLRACTIVE\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00639}00639 \textcolor{comment}{/* SCB System Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00640}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3bddcec40aeaf3d3a998446100fa0e44}{00640}} \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Pos               4U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00641}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafb98656644a14342e467505f69a997c9}{00641}} \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Msk              (1UL << SCB\_SCR\_SEVONPEND\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00643}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga28a2c6524329e68f073b64d4fbfaba39}{00643}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEPS\_Pos              3U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00644}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga7bcfa50d03c2b059ea8661f31d46fa06}{00644}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEPS\_Msk             (1UL << SCB\_SCR\_SLEEPDEEPS\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00646}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab304f6258ec03bd9a6e7a360515c3cfe}{00646}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Pos               2U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00647}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{00647}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Msk              (1UL << SCB\_SCR\_SLEEPDEEP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00649}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3680a15114d7fdc1e25043b881308fe9}{00649}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Pos             1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00650}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga50a243e317b9a70781b02758d45b05ee}{00650}} \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Msk            (1UL << SCB\_SCR\_SLEEPONEXIT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00652}00652 \textcolor{comment}{/* SCB Configuration Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00653}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2a729c850e865d602bbf25852c7d44fe}{00653}} \textcolor{preprocessor}{\#define SCB\_CCR\_BP\_Pos                     18U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00654}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga7fac248cabee94546aa9530d27217772}{00654}} \textcolor{preprocessor}{\#define SCB\_CCR\_BP\_Msk                     (1UL << SCB\_CCR\_BP\_Pos)                        }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00656}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga33f0f2a0818b2570f3e00b7e79501448}{00656}} \textcolor{preprocessor}{\#define SCB\_CCR\_IC\_Pos                     17U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00657}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf2ff8f5957edac919e28b536aa6c0a59}{00657}} \textcolor{preprocessor}{\#define SCB\_CCR\_IC\_Msk                     (1UL << SCB\_CCR\_IC\_Pos)                        }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00659}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa1896a99252649cfb96139b56ba87d9b}{00659}} \textcolor{preprocessor}{\#define SCB\_CCR\_DC\_Pos                     16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00660}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga57b3909dff40a9c28ec50991e4202678}{00660}} \textcolor{preprocessor}{\#define SCB\_CCR\_DC\_Msk                     (1UL << SCB\_CCR\_DC\_Pos)                        }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00662}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga98372e0d55ce8573350ce36c500e0555}{00662}} \textcolor{preprocessor}{\#define SCB\_CCR\_STKOFHFNMIGN\_Pos           10U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00663}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf7004d71376738038e912def01c31fe8}{00663}} \textcolor{preprocessor}{\#define SCB\_CCR\_STKOFHFNMIGN\_Msk           (1UL << SCB\_CCR\_STKOFHFNMIGN\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00665}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga4010a4f9e2a745af1b58abe1f791ebbf}{00665}} \textcolor{preprocessor}{\#define SCB\_CCR\_BFHFNMIGN\_Pos               8U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00666}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga89a28cc31cfc7d52d9d7a8fcc69c7eac}{00666}} \textcolor{preprocessor}{\#define SCB\_CCR\_BFHFNMIGN\_Msk              (1UL << SCB\_CCR\_BFHFNMIGN\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00668}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac8d512998bb8cd9333fb7627ddf59bba}{00668}} \textcolor{preprocessor}{\#define SCB\_CCR\_DIV\_0\_TRP\_Pos               4U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00669}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gabb9aeac71b3abd8586d0297070f61dcb}{00669}} \textcolor{preprocessor}{\#define SCB\_CCR\_DIV\_0\_TRP\_Msk              (1UL << SCB\_CCR\_DIV\_0\_TRP\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00671}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac4e4928b864ea10fc24dbbc57d976229}{00671}} \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Pos             3U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00672}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga68c96ad594af70c007923979085c99e0}{00672}} \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Msk            (1UL << SCB\_CCR\_UNALIGN\_TRP\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00674}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga789e41f45f59a8cd455fd59fa7652e5e}{00674}} \textcolor{preprocessor}{\#define SCB\_CCR\_USERSETMPEND\_Pos            1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00675}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga4cf59b6343ca962c80e1885710da90aa}{00675}} \textcolor{preprocessor}{\#define SCB\_CCR\_USERSETMPEND\_Msk           (1UL << SCB\_CCR\_USERSETMPEND\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00677}00677 \textcolor{comment}{/* SCB System Handler Control and State Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00678}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2e86fa5b7279235de3a62839e3f147cb}{00678}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_HARDFAULTPENDED\_Pos      21U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00679}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad72747c81f58f73f0610760529697297}{00679}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_HARDFAULTPENDED\_Msk      (1UL << SCB\_SHCSR\_HARDFAULTPENDED\_Pos)         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00681}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga39d60110521af453e9ae55f1a29d2ab4}{00681}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SECUREFAULTPENDED\_Pos    20U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00682}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga504f2af763a6f491acaba1912d5fe702}{00682}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SECUREFAULTPENDED\_Msk    (1UL << SCB\_SHCSR\_SECUREFAULTPENDED\_Pos)       }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00684}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafccb0c2b386b439ce03fb25ce3392ffc}{00684}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SECUREFAULTENA\_Pos       19U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00685}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2bb1374f777b18501bb0c7b7b1a775aa}{00685}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SECUREFAULTENA\_Msk       (1UL << SCB\_SHCSR\_SECUREFAULTENA\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00687}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae71949507636fda388ec11d5c2d30b52}{00687}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTENA\_Pos          18U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00688}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga056fb6be590857bbc029bed48b21dd79}{00688}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTENA\_Msk          (1UL << SCB\_SHCSR\_USGFAULTENA\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00690}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3d32edbe4a5c0335f808cfc19ec7e844}{00690}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTENA\_Pos          17U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00691}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga43e8cbe619c9980e0d1aacc85d9b9e47}{00691}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTENA\_Msk          (1UL << SCB\_SHCSR\_BUSFAULTENA\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00693}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga685b4564a8760b4506f14ec4307b7251}{00693}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTENA\_Pos          16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00694}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf084424fa1f69bea36a1c44899d83d17}{00694}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTENA\_Msk          (1UL << SCB\_SHCSR\_MEMFAULTENA\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00696}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2f93ec9b243f94cdd3e94b8f0bf43641}{00696}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Pos         15U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00697}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga6095a7acfbad66f52822b1392be88652}{00697}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Msk         (1UL << SCB\_SHCSR\_SVCALLPENDED\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00699}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa22551e24a72b65f1e817f7ab462203b}{00699}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTPENDED\_Pos       14U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00700}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga677c23749c4d348f30fb471d1223e783}{00700}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTPENDED\_Msk       (1UL << SCB\_SHCSR\_BUSFAULTPENDED\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00702}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaceb60fe2d8a8cb17fcd1c1f6b5aa924f}{00702}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTPENDED\_Pos       13U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00703}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9abc6c2e395f9e5af4ce05fc420fb04c}{00703}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTPENDED\_Msk       (1UL << SCB\_SHCSR\_MEMFAULTPENDED\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00705}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3cf03acf1fdc2edc3b047ddd47ebbf87}{00705}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTPENDED\_Pos       12U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00706}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga122b4f732732010895e438803a29d3cc}{00706}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTPENDED\_Msk       (1UL << SCB\_SHCSR\_USGFAULTPENDED\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00708}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaec9ca3b1213c49e2442373445e1697de}{00708}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SYSTICKACT\_Pos           11U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00709}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafef530088dc6d6bfc9f1893d52853684}{00709}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SYSTICKACT\_Msk           (1UL << SCB\_SHCSR\_SYSTICKACT\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00711}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9b9fa69ce4c5ce7fe0861dbccfb15939}{00711}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_PENDSVACT\_Pos            10U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00712}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae0e837241a515d4cbadaaae1faa8e039}{00712}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_PENDSVACT\_Msk            (1UL << SCB\_SHCSR\_PENDSVACT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00714}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8b71cf4c61803752a41c96deb00d26af}{00714}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_MONITORACT\_Pos            8U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00715}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaad09b4bc36e9bccccc2e110d20b16e1a}{00715}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_MONITORACT\_Msk           (1UL << SCB\_SHCSR\_MONITORACT\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00717}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga977f5176be2bc8b123873861b38bc02f}{00717}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLACT\_Pos             7U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00718}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga634c0f69a233475289023ae5cb158fdf}{00718}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLACT\_Msk            (1UL << SCB\_SHCSR\_SVCALLACT\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00720}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gabab1177d5e9a6ef204b9fd88551b7e53}{00720}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_NMIACT\_Pos                5U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00721}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae5bb28ebc1feed160c9fff1e163d0ee0}{00721}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_NMIACT\_Msk               (1UL << SCB\_SHCSR\_NMIACT\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00723}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9c27422acd12822bd6854bcdf0890179}{00723}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SECUREFAULTACT\_Pos        4U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00724}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga15864bcf00ceff971f7b8c173673dbbf}{00724}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_SECUREFAULTACT\_Msk       (1UL << SCB\_SHCSR\_SECUREFAULTACT\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00726}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae06f54f5081f01ed3f6824e451ad3656}{00726}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTACT\_Pos           3U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00727}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab3166103b5a5f7931d0df90949c47dfe}{00727}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTACT\_Msk          (1UL << SCB\_SHCSR\_USGFAULTACT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00729}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga499ec47414b2f668c32ebb28b5889e2c}{00729}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_HARDFAULTACT\_Pos          2U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00730}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga5ae1ba2f88b11967bc8ca980fe411b44}{00730}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_HARDFAULTACT\_Msk         (1UL << SCB\_SHCSR\_HARDFAULTACT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00732}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf272760f2df9ecdd8a5fbbd65c0b767a}{00732}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTACT\_Pos           1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00733}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9d7a8b1054b655ad08d85c3c535d4f73}{00733}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTACT\_Msk          (1UL << SCB\_SHCSR\_BUSFAULTACT\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00735}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga7c856f79a75dcc1d1517b19a67691803}{00735}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTACT\_Pos           0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00736}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9147fd4e1b12394ae26eadf900a023a3}{00736}} \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTACT\_Msk          (1UL }\textcolor{comment}{/*<< SCB\_SHCSR\_MEMFAULTACT\_Pos*/}\textcolor{preprocessor}{)         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00738}00738 \textcolor{comment}{/* SCB Configurable Fault Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00739}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac8e4197b295c8560e68e2d71285c7879}{00739}} \textcolor{preprocessor}{\#define SCB\_CFSR\_USGFAULTSR\_Pos            16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00740}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga565807b1a3f31891f1f967d0fa30d03f}{00740}} \textcolor{preprocessor}{\#define SCB\_CFSR\_USGFAULTSR\_Msk            (0xFFFFUL << SCB\_CFSR\_USGFAULTSR\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00742}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga555a24f4f57d199f91d1d1ab7c8c3c8a}{00742}} \textcolor{preprocessor}{\#define SCB\_CFSR\_BUSFAULTSR\_Pos             8U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00743}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga26dc1ddfdc37a6b92597a6f7e498c1d6}{00743}} \textcolor{preprocessor}{\#define SCB\_CFSR\_BUSFAULTSR\_Msk            (0xFFUL << SCB\_CFSR\_BUSFAULTSR\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00745}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga91f41491cec5b5acca3fbc94efbd799e}{00745}} \textcolor{preprocessor}{\#define SCB\_CFSR\_MEMFAULTSR\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00746}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad46716159a3808c9e7da22067d6bec98}{00746}} \textcolor{preprocessor}{\#define SCB\_CFSR\_MEMFAULTSR\_Msk            (0xFFUL }\textcolor{comment}{/*<< SCB\_CFSR\_MEMFAULTSR\_Pos*/}\textcolor{preprocessor}{)        }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00748}00748 \textcolor{comment}{/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00749}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf9a595a3a8e0171473d486b490669165}{00749}} \textcolor{preprocessor}{\#define SCB\_CFSR\_MMARVALID\_Pos             (SCB\_SHCSR\_MEMFAULTACT\_Pos + 7U)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00750}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga33f17b24b05b0405de908ce185bef5c3}{00750}} \textcolor{preprocessor}{\#define SCB\_CFSR\_MMARVALID\_Msk             (1UL << SCB\_CFSR\_MMARVALID\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00752}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga1390a486a538d1bb8e9661b678e88e39}{00752}} \textcolor{preprocessor}{\#define SCB\_CFSR\_MLSPERR\_Pos               (SCB\_SHCSR\_MEMFAULTACT\_Pos + 5U)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00753}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac0602ef4ef443ef6ccb1f24d6886661a}{00753}} \textcolor{preprocessor}{\#define SCB\_CFSR\_MLSPERR\_Msk               (1UL << SCB\_CFSR\_MLSPERR\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00755}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga76517c60f54396e7cf075876e8af7a62}{00755}} \textcolor{preprocessor}{\#define SCB\_CFSR\_MSTKERR\_Pos               (SCB\_SHCSR\_MEMFAULTACT\_Pos + 4U)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00756}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga30331822fa13db8ee288173cfbcbbf72}{00756}} \textcolor{preprocessor}{\#define SCB\_CFSR\_MSTKERR\_Msk               (1UL << SCB\_CFSR\_MSTKERR\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00758}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9e5bd9bcd654e271a3e78c5c0a39444d}{00758}} \textcolor{preprocessor}{\#define SCB\_CFSR\_MUNSTKERR\_Pos             (SCB\_SHCSR\_MEMFAULTACT\_Pos + 3U)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00759}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2d77850270c5ca96e63e456315609876}{00759}} \textcolor{preprocessor}{\#define SCB\_CFSR\_MUNSTKERR\_Msk             (1UL << SCB\_CFSR\_MUNSTKERR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00761}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa9c22daf6e72e64259673b55ae095725}{00761}} \textcolor{preprocessor}{\#define SCB\_CFSR\_DACCVIOL\_Pos              (SCB\_SHCSR\_MEMFAULTACT\_Pos + 1U)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00762}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gacd585d5b620c175f80dd99aecbe42bcf}{00762}} \textcolor{preprocessor}{\#define SCB\_CFSR\_DACCVIOL\_Msk              (1UL << SCB\_CFSR\_DACCVIOL\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00764}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga964f0465dfaca775e31db26e50f395d5}{00764}} \textcolor{preprocessor}{\#define SCB\_CFSR\_IACCVIOL\_Pos              (SCB\_SHCSR\_MEMFAULTACT\_Pos + 0U)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00765}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac0a8e6525cd6c610f05d99640b40e6b7}{00765}} \textcolor{preprocessor}{\#define SCB\_CFSR\_IACCVIOL\_Msk              (1UL }\textcolor{comment}{/*<< SCB\_CFSR\_IACCVIOL\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00767}00767 \textcolor{comment}{/* BusFault Status Register (part of SCB Configurable Fault Status Register) */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00768}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga1cdff62f1f5730c14c809fef9009bfbb}{00768}} \textcolor{preprocessor}{\#define SCB\_CFSR\_BFARVALID\_Pos            (SCB\_CFSR\_BUSFAULTSR\_Pos + 7U)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00769}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga56dd2218996bebbf2a38180ae6f9fcf7}{00769}} \textcolor{preprocessor}{\#define SCB\_CFSR\_BFARVALID\_Msk            (1UL << SCB\_CFSR\_BFARVALID\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00771}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf9b4a695a4f8d14a17be613423ef30e1}{00771}} \textcolor{preprocessor}{\#define SCB\_CFSR\_LSPERR\_Pos               (SCB\_CFSR\_BUSFAULTSR\_Pos + 5U)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00772}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8af8c68915f63358325fb4ebc5d7acc1}{00772}} \textcolor{preprocessor}{\#define SCB\_CFSR\_LSPERR\_Msk               (1UL << SCB\_CFSR\_LSPERR\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00774}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga62a8fe875fb6cc28e0e36ddf27d81a8f}{00774}} \textcolor{preprocessor}{\#define SCB\_CFSR\_STKERR\_Pos               (SCB\_CFSR\_BUSFAULTSR\_Pos + 4U)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00775}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77076fdfa5941327d4d8f0cb99653872}{00775}} \textcolor{preprocessor}{\#define SCB\_CFSR\_STKERR\_Msk               (1UL << SCB\_CFSR\_STKERR\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00777}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga7f70b590d3d8f11145e4ff20f7c9f3e8}{00777}} \textcolor{preprocessor}{\#define SCB\_CFSR\_UNSTKERR\_Pos             (SCB\_CFSR\_BUSFAULTSR\_Pos + 3U)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00778}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2dfce5c289681884651f92377d09380e}{00778}} \textcolor{preprocessor}{\#define SCB\_CFSR\_UNSTKERR\_Msk             (1UL << SCB\_CFSR\_UNSTKERR\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00780}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaec426f59eb8d75acd48b32953ac154f5}{00780}} \textcolor{preprocessor}{\#define SCB\_CFSR\_IMPRECISERR\_Pos          (SCB\_CFSR\_BUSFAULTSR\_Pos + 2U)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00781}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga6e6b3b643e1c2e14c96f10b42d59fc64}{00781}} \textcolor{preprocessor}{\#define SCB\_CFSR\_IMPRECISERR\_Msk          (1UL << SCB\_CFSR\_IMPRECISERR\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00783}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf4744e87d7f6eddbff803977901d6ad0}{00783}} \textcolor{preprocessor}{\#define SCB\_CFSR\_PRECISERR\_Pos            (SCB\_CFSR\_BUSFAULTSR\_Pos + 1U)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00784}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad8fc0d1f80364470e52d3dcf941f38cc}{00784}} \textcolor{preprocessor}{\#define SCB\_CFSR\_PRECISERR\_Msk            (1UL << SCB\_CFSR\_PRECISERR\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00786}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad01f4e7c1daa67e2ca8eb4411fd80df4}{00786}} \textcolor{preprocessor}{\#define SCB\_CFSR\_IBUSERR\_Pos              (SCB\_CFSR\_BUSFAULTSR\_Pos + 0U)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00787}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2a0907c95aabc4b9d77c3e28d14a717f}{00787}} \textcolor{preprocessor}{\#define SCB\_CFSR\_IBUSERR\_Msk              (1UL << SCB\_CFSR\_IBUSERR\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00789}00789 \textcolor{comment}{/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00790}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa8fc61d57be3e94db000367f521aa1fc}{00790}} \textcolor{preprocessor}{\#define SCB\_CFSR\_DIVBYZERO\_Pos            (SCB\_CFSR\_USGFAULTSR\_Pos + 9U)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00791}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9d91a0850b4962ad1335b2eadac6777e}{00791}} \textcolor{preprocessor}{\#define SCB\_CFSR\_DIVBYZERO\_Msk            (1UL << SCB\_CFSR\_DIVBYZERO\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00793}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8836da99a7e569d7a5a79ab4eaa85690}{00793}} \textcolor{preprocessor}{\#define SCB\_CFSR\_UNALIGNED\_Pos            (SCB\_CFSR\_USGFAULTSR\_Pos + 8U)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00794}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac7d2aa508a08a2cab97aa8683c87d125}{00794}} \textcolor{preprocessor}{\#define SCB\_CFSR\_UNALIGNED\_Msk            (1UL << SCB\_CFSR\_UNALIGNED\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00796}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga35d4221dbc3b9ec07aa5eb66d3497d7f}{00796}} \textcolor{preprocessor}{\#define SCB\_CFSR\_STKOF\_Pos                (SCB\_CFSR\_USGFAULTSR\_Pos + 4U)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00797}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae0b3bb3653d904169486e2d4efe4c566}{00797}} \textcolor{preprocessor}{\#define SCB\_CFSR\_STKOF\_Msk                (1UL << SCB\_CFSR\_STKOF\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00799}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga769b841a38d4e7b8c5e7e74cf0455754}{00799}} \textcolor{preprocessor}{\#define SCB\_CFSR\_NOCP\_Pos                 (SCB\_CFSR\_USGFAULTSR\_Pos + 3U)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00800}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga6cbafe22a9550ca20427cd7e2f2bed7f}{00800}} \textcolor{preprocessor}{\#define SCB\_CFSR\_NOCP\_Msk                 (1UL << SCB\_CFSR\_NOCP\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00802}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga526d3cebe0e96962941e5e3a729307c2}{00802}} \textcolor{preprocessor}{\#define SCB\_CFSR\_INVPC\_Pos                (SCB\_CFSR\_USGFAULTSR\_Pos + 2U)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00803}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafd7f0192bfedbde5d313fe7e637f55f1}{00803}} \textcolor{preprocessor}{\#define SCB\_CFSR\_INVPC\_Msk                (1UL << SCB\_CFSR\_INVPC\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00805}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga85ecc14a387d790129e9a3fb1312407a}{00805}} \textcolor{preprocessor}{\#define SCB\_CFSR\_INVSTATE\_Pos             (SCB\_CFSR\_USGFAULTSR\_Pos + 1U)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00806}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8088a459ac3900a43a54f5cd4252484d}{00806}} \textcolor{preprocessor}{\#define SCB\_CFSR\_INVSTATE\_Msk             (1UL << SCB\_CFSR\_INVSTATE\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00808}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga28219a6a1ae6b6118ffd1682c362c63d}{00808}} \textcolor{preprocessor}{\#define SCB\_CFSR\_UNDEFINSTR\_Pos           (SCB\_CFSR\_USGFAULTSR\_Pos + 0U)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00809}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga96e201c8da2bd76df35e184f31b89f1e}{00809}} \textcolor{preprocessor}{\#define SCB\_CFSR\_UNDEFINSTR\_Msk           (1UL << SCB\_CFSR\_UNDEFINSTR\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00811}00811 \textcolor{comment}{/* SCB Hard Fault Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00812}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga300c90cfb7b35c82b4d44ad16c757ffb}{00812}} \textcolor{preprocessor}{\#define SCB\_HFSR\_DEBUGEVT\_Pos              31U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00813}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gababd60e94756bb33929d5e6f25d8dba3}{00813}} \textcolor{preprocessor}{\#define SCB\_HFSR\_DEBUGEVT\_Msk              (1UL << SCB\_HFSR\_DEBUGEVT\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00815}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab361e54183a378474cb419ae2a55d6f4}{00815}} \textcolor{preprocessor}{\#define SCB\_HFSR\_FORCED\_Pos                30U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00816}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga6560d97ed043bc01152a7247bafa3157}{00816}} \textcolor{preprocessor}{\#define SCB\_HFSR\_FORCED\_Msk                (1UL << SCB\_HFSR\_FORCED\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00818}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77993da8de35adea7bda6a4475f036ab}{00818}} \textcolor{preprocessor}{\#define SCB\_HFSR\_VECTTBL\_Pos                1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00819}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaac5e289211d0a63fe879a9691cb9e1a9}{00819}} \textcolor{preprocessor}{\#define SCB\_HFSR\_VECTTBL\_Msk               (1UL << SCB\_HFSR\_VECTTBL\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00821}00821 \textcolor{comment}{/* SCB Debug Fault Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00822}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga13f502fb5ac673df9c287488c40b0c1d}{00822}} \textcolor{preprocessor}{\#define SCB\_DFSR\_EXTERNAL\_Pos               4U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00823}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3cba2ec1f588ce0b10b191d6b0d23399}{00823}} \textcolor{preprocessor}{\#define SCB\_DFSR\_EXTERNAL\_Msk              (1UL << SCB\_DFSR\_EXTERNAL\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00825}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad02d3eaf062ac184c18a7889c9b6de57}{00825}} \textcolor{preprocessor}{\#define SCB\_DFSR\_VCATCH\_Pos                 3U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00826}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gacbb931575c07b324ec793775b7c44d05}{00826}} \textcolor{preprocessor}{\#define SCB\_DFSR\_VCATCH\_Msk                (1UL << SCB\_DFSR\_VCATCH\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00828}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaccf82364c6d0ed7206f1084277b7cc61}{00828}} \textcolor{preprocessor}{\#define SCB\_DFSR\_DWTTRAP\_Pos                2U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00829}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3f7384b8a761704655fd45396a305663}{00829}} \textcolor{preprocessor}{\#define SCB\_DFSR\_DWTTRAP\_Msk               (1UL << SCB\_DFSR\_DWTTRAP\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00831}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf28fdce48655f0dcefb383aebf26b050}{00831}} \textcolor{preprocessor}{\#define SCB\_DFSR\_BKPT\_Pos                   1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00832}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga609edf8f50bc49adb51ae28bcecefe1f}{00832}} \textcolor{preprocessor}{\#define SCB\_DFSR\_BKPT\_Msk                  (1UL << SCB\_DFSR\_BKPT\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00834}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaef4ec28427f9f88ac70a13ae4e541378}{00834}} \textcolor{preprocessor}{\#define SCB\_DFSR\_HALTED\_Pos                 0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00835}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga200bcf918d57443b5e29e8ce552e4bdf}{00835}} \textcolor{preprocessor}{\#define SCB\_DFSR\_HALTED\_Msk                (1UL }\textcolor{comment}{/*<< SCB\_DFSR\_HALTED\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00837}00837 \textcolor{comment}{/* SCB Non-\/Secure Access Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00838}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa759ff8b4b16e6a7becf00b1a6005f65}{00838}} \textcolor{preprocessor}{\#define SCB\_NSACR\_CP11\_Pos                 11U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00839}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac025b32fd79c75b8d0ca578af1818241}{00839}} \textcolor{preprocessor}{\#define SCB\_NSACR\_CP11\_Msk                 (1UL << SCB\_NSACR\_CP11\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00841}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafb8add9ee956ce7e68254dd17631770c}{00841}} \textcolor{preprocessor}{\#define SCB\_NSACR\_CP10\_Pos                 10U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00842}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3dc791e9d4bc647f3267dbb20bd531f7}{00842}} \textcolor{preprocessor}{\#define SCB\_NSACR\_CP10\_Msk                 (1UL << SCB\_NSACR\_CP10\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00844}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga48465bf3063f7673197c8c77ac5a591e}{00844}} \textcolor{preprocessor}{\#define SCB\_NSACR\_CPn\_Pos                   0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00845}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf7bfd6e61300b561f4e0a3da8c7c4175}{00845}} \textcolor{preprocessor}{\#define SCB\_NSACR\_CPn\_Msk                  (1UL }\textcolor{comment}{/*<< SCB\_NSACR\_CPn\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00847}00847 \textcolor{comment}{/* SCB Cache Level ID Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00848}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga384f04641b96d74495e023cca27ed72f}{00848}} \textcolor{preprocessor}{\#define SCB\_CLIDR\_LOUU\_Pos                 27U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00849}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga4a2124def29e03f85d8ab6b455f5a174}{00849}} \textcolor{preprocessor}{\#define SCB\_CLIDR\_LOUU\_Msk                 (7UL << SCB\_CLIDR\_LOUU\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00851}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad723f01984bb639c77acc9529fa35ea8}{00851}} \textcolor{preprocessor}{\#define SCB\_CLIDR\_LOC\_Pos                  24U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00852}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3accaa1c94b1d7b920a48ffa1b47443b}{00852}} \textcolor{preprocessor}{\#define SCB\_CLIDR\_LOC\_Msk                  (7UL << SCB\_CLIDR\_LOC\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00854}00854 \textcolor{comment}{/* SCB Cache Type Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00855}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab3c7f12bf78e1049eeb477a1d48b144f}{00855}} \textcolor{preprocessor}{\#define SCB\_CTR\_FORMAT\_Pos                 29U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00856}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf0303349e35d3777aa3aceae268f1651}{00856}} \textcolor{preprocessor}{\#define SCB\_CTR\_FORMAT\_Msk                 (7UL << SCB\_CTR\_FORMAT\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00858}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga96ba2dac3d22d7892eabb851c052a286}{00858}} \textcolor{preprocessor}{\#define SCB\_CTR\_CWG\_Pos                    24U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00859}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga341c1fe0efc63e26a2affebda136da6c}{00859}} \textcolor{preprocessor}{\#define SCB\_CTR\_CWG\_Msk                    (0xFUL << SCB\_CTR\_CWG\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00861}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga7692042fbaab5852ca60f6c2d659f724}{00861}} \textcolor{preprocessor}{\#define SCB\_CTR\_ERG\_Pos                    20U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00862}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga02bb1ed5199a32e0ebad001e1b64ac35}{00862}} \textcolor{preprocessor}{\#define SCB\_CTR\_ERG\_Msk                    (0xFUL << SCB\_CTR\_ERG\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00864}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae25b69e6ea66c125f703870adabb0d65}{00864}} \textcolor{preprocessor}{\#define SCB\_CTR\_DMINLINE\_Pos               16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00865}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga634bb0b270954a68757c86c517de948b}{00865}} \textcolor{preprocessor}{\#define SCB\_CTR\_DMINLINE\_Msk               (0xFUL << SCB\_CTR\_DMINLINE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00867}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga5be00464e6789da9619947d67d2a1529}{00867}} \textcolor{preprocessor}{\#define SCB\_CTR\_IMINLINE\_Pos                0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00868}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac62440e20c39b8022279a4a706ef9aa3}{00868}} \textcolor{preprocessor}{\#define SCB\_CTR\_IMINLINE\_Msk               (0xFUL }\textcolor{comment}{/*<< SCB\_CTR\_IMINLINE\_Pos*/}\textcolor{preprocessor}{)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00870}00870 \textcolor{comment}{/* SCB Cache Size ID Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00871}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga4eaf5ef29d920023de2cf53b25d0d56c}{00871}} \textcolor{preprocessor}{\#define SCB\_CCSIDR\_WT\_Pos                  31U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00872}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9089551a75985fa7cf051062ed2d62b9}{00872}} \textcolor{preprocessor}{\#define SCB\_CCSIDR\_WT\_Msk                  (1UL << SCB\_CCSIDR\_WT\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00874}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga4a32c31034cf30f6fe4dfaa9d0d6a6af}{00874}} \textcolor{preprocessor}{\#define SCB\_CCSIDR\_WB\_Pos                  30U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00875}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa9c0516faf8b9c7ab4151823c48f39b6}{00875}} \textcolor{preprocessor}{\#define SCB\_CCSIDR\_WB\_Msk                  (1UL << SCB\_CCSIDR\_WB\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00877}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga379743eea011cede0032ecb7812b51e1}{00877}} \textcolor{preprocessor}{\#define SCB\_CCSIDR\_RA\_Pos                  29U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00878}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa77f28cbf94b44c1114a66e05cc43255}{00878}} \textcolor{preprocessor}{\#define SCB\_CCSIDR\_RA\_Msk                  (1UL << SCB\_CCSIDR\_RA\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00880}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gade432ae0a64858e92fa35c2983fb47a4}{00880}} \textcolor{preprocessor}{\#define SCB\_CCSIDR\_WA\_Pos                  28U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00881}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga519ebde5ad64be2098f586bddbc8e898}{00881}} \textcolor{preprocessor}{\#define SCB\_CCSIDR\_WA\_Msk                  (1UL << SCB\_CCSIDR\_WA\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00883}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga1028d2c238f74d2aa021f53ffbe8d7ab}{00883}} \textcolor{preprocessor}{\#define SCB\_CCSIDR\_NUMSETS\_Pos             13U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00884}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga47d1f01185d7a039334031008386c5a8}{00884}} \textcolor{preprocessor}{\#define SCB\_CCSIDR\_NUMSETS\_Msk             (0x7FFFUL << SCB\_CCSIDR\_NUMSETS\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00886}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae67f2f83976b819fb3039fc35cfef0fb}{00886}} \textcolor{preprocessor}{\#define SCB\_CCSIDR\_ASSOCIATIVITY\_Pos        3U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00887}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae093c4c635dad43845967512fa87173a}{00887}} \textcolor{preprocessor}{\#define SCB\_CCSIDR\_ASSOCIATIVITY\_Msk       (0x3FFUL << SCB\_CCSIDR\_ASSOCIATIVITY\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00889}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga750388e1509b36d35568a68a7a1e1ff7}{00889}} \textcolor{preprocessor}{\#define SCB\_CCSIDR\_LINESIZE\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00890}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga07b3bdffe4c289b9c19c70cf698499da}{00890}} \textcolor{preprocessor}{\#define SCB\_CCSIDR\_LINESIZE\_Msk            (7UL }\textcolor{comment}{/*<< SCB\_CCSIDR\_LINESIZE\_Pos*/}\textcolor{preprocessor}{)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00892}00892 \textcolor{comment}{/* SCB Cache Size Selection Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00893}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8c014c9678bc9072f10459a1e14b973c}{00893}} \textcolor{preprocessor}{\#define SCB\_CSSELR\_LEVEL\_Pos                1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00894}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa24e3a6d6960acff3d6949e416046cf0}{00894}} \textcolor{preprocessor}{\#define SCB\_CSSELR\_LEVEL\_Msk               (7UL << SCB\_CSSELR\_LEVEL\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00896}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga70e80783c3bd7b11504c63b052b0c0b9}{00896}} \textcolor{preprocessor}{\#define SCB\_CSSELR\_IND\_Pos                  0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00897}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga4e5d98f4d43366cadcc5c3d7ac37228c}{00897}} \textcolor{preprocessor}{\#define SCB\_CSSELR\_IND\_Msk                 (1UL }\textcolor{comment}{/*<< SCB\_CSSELR\_IND\_Pos*/}\textcolor{preprocessor}{)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00899}00899 \textcolor{comment}{/* SCB Software Triggered Interrupt Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00900}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaeb4a916d84d967c1bab8e88800a28984}{00900}} \textcolor{preprocessor}{\#define SCB\_STIR\_INTID\_Pos                  0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00901}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga7b67f900eb9c63b04e67f8fa6ddcd8ed}{00901}} \textcolor{preprocessor}{\#define SCB\_STIR\_INTID\_Msk                 (0x1FFUL }\textcolor{comment}{/*<< SCB\_STIR\_INTID\_Pos*/}\textcolor{preprocessor}{)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00903}00903 \textcolor{comment}{/* SCB D-\/Cache Invalidate by Set-\/way Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00904}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa6a2a5e1707c9ef277e67dacd4e247fd}{00904}} \textcolor{preprocessor}{\#define SCB\_DCISW\_WAY\_Pos                  30U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00905}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gabfe6096a36807e0b7e1d09a06ef1d750}{00905}} \textcolor{preprocessor}{\#define SCB\_DCISW\_WAY\_Msk                  (3UL << SCB\_DCISW\_WAY\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00907}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaea6bd5b7d1c47c7db06afdecc6e49281}{00907}} \textcolor{preprocessor}{\#define SCB\_DCISW\_SET\_Pos                   5U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00908}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab08fbef94f7d068a7c0217e074c697f9}{00908}} \textcolor{preprocessor}{\#define SCB\_DCISW\_SET\_Msk                  (0x1FFUL << SCB\_DCISW\_SET\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00910}00910 \textcolor{comment}{/* SCB D-\/Cache Clean by Set-\/way Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00911}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga6cac2d69791e13af276d8306c796925f}{00911}} \textcolor{preprocessor}{\#define SCB\_DCCSW\_WAY\_Pos                  30U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00912}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8374e67655ac524284c9bb59eb2efa23}{00912}} \textcolor{preprocessor}{\#define SCB\_DCCSW\_WAY\_Msk                  (3UL << SCB\_DCCSW\_WAY\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00914}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae93985adc38a127bc8dc909ac58e8fea}{00914}} \textcolor{preprocessor}{\#define SCB\_DCCSW\_SET\_Pos                   5U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00915}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga669e16d98c8ea0e66afb04641971d98c}{00915}} \textcolor{preprocessor}{\#define SCB\_DCCSW\_SET\_Msk                  (0x1FFUL << SCB\_DCCSW\_SET\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00917}00917 \textcolor{comment}{/* SCB D-\/Cache Clean and Invalidate by Set-\/way Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00918}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa90bd0b36679219d6a2144eba6eb96cd}{00918}} \textcolor{preprocessor}{\#define SCB\_DCCISW\_WAY\_Pos                 30U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00919}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf2269bbe0bc7705e1da8f5ee0f581054}{00919}} \textcolor{preprocessor}{\#define SCB\_DCCISW\_WAY\_Msk                 (3UL << SCB\_DCCISW\_WAY\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00921}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga525f1bb9849e89b3eafbd53dcd51e296}{00921}} \textcolor{preprocessor}{\#define SCB\_DCCISW\_SET\_Pos                  5U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00922}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf1b0bea5ab77d4ad7d5c21e77ca463ad}{00922}} \textcolor{preprocessor}{\#define SCB\_DCCISW\_SET\_Msk                 (0x1FFUL << SCB\_DCCISW\_SET\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00924}00924 \textcolor{comment}{/* Instruction Tightly-\/Coupled Memory Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00925}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga86b58242b8286aba9318e2062d88f341}{00925}} \textcolor{preprocessor}{\#define SCB\_ITCMCR\_SZ\_Pos                   3U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00926}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2aca0f00fd91071567dfa596eaa136de}{00926}} \textcolor{preprocessor}{\#define SCB\_ITCMCR\_SZ\_Msk                  (0xFUL << SCB\_ITCMCR\_SZ\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00928}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga1094e5655c0e9572ecd562fa4a7d5f21}{00928}} \textcolor{preprocessor}{\#define SCB\_ITCMCR\_RETEN\_Pos                2U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00929}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga6f7d14ca4c78b7fd64157d9f8110f188}{00929}} \textcolor{preprocessor}{\#define SCB\_ITCMCR\_RETEN\_Msk               (1UL << SCB\_ITCMCR\_RETEN\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00931}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga33901f7f35fe403c82a9641a0d35ae92}{00931}} \textcolor{preprocessor}{\#define SCB\_ITCMCR\_RMW\_Pos                  1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00932}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga0e3b9b0855837e95e4b0fc6d36cd604b}{00932}} \textcolor{preprocessor}{\#define SCB\_ITCMCR\_RMW\_Msk                 (1UL << SCB\_ITCMCR\_RMW\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00934}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga5d2fc7c04a8aaedff19bd4ff6de187eb}{00934}} \textcolor{preprocessor}{\#define SCB\_ITCMCR\_EN\_Pos                   0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00935}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga4d1c57f26a03910ab0549efecd2a602c}{00935}} \textcolor{preprocessor}{\#define SCB\_ITCMCR\_EN\_Msk                  (1UL }\textcolor{comment}{/*<< SCB\_ITCMCR\_EN\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00937}00937 \textcolor{comment}{/* Data Tightly-\/Coupled Memory Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00938}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga3cacd7498eb3c022ecc7e21a3dfc3c13}{00938}} \textcolor{preprocessor}{\#define SCB\_DTCMCR\_SZ\_Pos                   3U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00939}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga35b381dd367cd1533f5c2b2c88720b72}{00939}} \textcolor{preprocessor}{\#define SCB\_DTCMCR\_SZ\_Msk                  (0xFUL << SCB\_DTCMCR\_SZ\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00941}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8b72fb208ee772734e580911a8e522ce}{00941}} \textcolor{preprocessor}{\#define SCB\_DTCMCR\_RETEN\_Pos                2U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00942}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa69bbf5b17808383d88f23a424c1b62e}{00942}} \textcolor{preprocessor}{\#define SCB\_DTCMCR\_RETEN\_Msk               (1UL << SCB\_DTCMCR\_RETEN\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00944}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga11c115ca21511be7e56e997a8bde567a}{00944}} \textcolor{preprocessor}{\#define SCB\_DTCMCR\_RMW\_Pos                  1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00945}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga79b099c3a4365b434aaf55ebbd534420}{00945}} \textcolor{preprocessor}{\#define SCB\_DTCMCR\_RMW\_Msk                 (1UL << SCB\_DTCMCR\_RMW\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00947}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf3ba6873b9288121146a6432db53540f}{00947}} \textcolor{preprocessor}{\#define SCB\_DTCMCR\_EN\_Pos                   0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00948}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafd9689d338f30fa434c7629083f29608}{00948}} \textcolor{preprocessor}{\#define SCB\_DTCMCR\_EN\_Msk                  (1UL }\textcolor{comment}{/*<< SCB\_DTCMCR\_EN\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00950}00950 \textcolor{comment}{/* AHBP Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00951}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga0f5d024d0d233713c33c5ba1a936d8d2}{00951}} \textcolor{preprocessor}{\#define SCB\_AHBPCR\_SZ\_Pos                   1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00952}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9a22251ee32265508a9aa7bcff3e317a}{00952}} \textcolor{preprocessor}{\#define SCB\_AHBPCR\_SZ\_Msk                  (7UL << SCB\_AHBPCR\_SZ\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00954}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga1048eb341b71c712a1a8aedf4eedffe0}{00954}} \textcolor{preprocessor}{\#define SCB\_AHBPCR\_EN\_Pos                   0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00955}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga770da9a88e66adb62645f625b0a095cb}{00955}} \textcolor{preprocessor}{\#define SCB\_AHBPCR\_EN\_Msk                  (1UL }\textcolor{comment}{/*<< SCB\_AHBPCR\_EN\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00957}00957 \textcolor{comment}{/* L1 Cache Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00958}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga9f1abd30b202418a920255dcd1d87d5f}{00958}} \textcolor{preprocessor}{\#define SCB\_CACR\_FORCEWT\_Pos                2U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00959}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga0fd9cfb1ef8f44e3edc66fd52309fa7f}{00959}} \textcolor{preprocessor}{\#define SCB\_CACR\_FORCEWT\_Msk               (1UL << SCB\_CACR\_FORCEWT\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00961}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga76ce5adcbed2d2d8d425214a1e5d0579}{00961}} \textcolor{preprocessor}{\#define SCB\_CACR\_ECCEN\_Pos                  1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00962}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga7456a0b93710e8b9fa2b94c946e96c5c}{00962}} \textcolor{preprocessor}{\#define SCB\_CACR\_ECCEN\_Msk                 (1UL << SCB\_CACR\_ECCEN\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00964}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafda198ad429d0a5c865e75d42afa12a2}{00964}} \textcolor{preprocessor}{\#define SCB\_CACR\_SIWT\_Pos                   0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00965}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga00625442f92069da7604a420bafdbd23}{00965}} \textcolor{preprocessor}{\#define SCB\_CACR\_SIWT\_Msk                  (1UL }\textcolor{comment}{/*<< SCB\_CACR\_SIWT\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00967}00967 \textcolor{comment}{/* AHBS Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00968}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga47f55c7d1b161535caff50e7a35dc734}{00968}} \textcolor{preprocessor}{\#define SCB\_AHBSCR\_INITCOUNT\_Pos           11U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00969}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gabb766ac9d99ea8272387b6946e80ce43}{00969}} \textcolor{preprocessor}{\#define SCB\_AHBSCR\_INITCOUNT\_Msk           (0x1FUL << SCB\_AHBPCR\_INITCOUNT\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00971}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gabf98193e45e8bcb57caa28e8dc6df199}{00971}} \textcolor{preprocessor}{\#define SCB\_AHBSCR\_TPRI\_Pos                 2U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00972}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab5303ca99ab56df4b6cd6298dc0e1c32}{00972}} \textcolor{preprocessor}{\#define SCB\_AHBSCR\_TPRI\_Msk                (0x1FFUL << SCB\_AHBPCR\_TPRI\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00974}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gabfdcfa4029b1249d45a649ff37c04d65}{00974}} \textcolor{preprocessor}{\#define SCB\_AHBSCR\_CTL\_Pos                  0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00975}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab2aa81692dfec47f8b69a3f425ca1022}{00975}} \textcolor{preprocessor}{\#define SCB\_AHBSCR\_CTL\_Msk                 (3UL }\textcolor{comment}{/*<< SCB\_AHBPCR\_CTL\_Pos*/}\textcolor{preprocessor}{)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00977}00977 \textcolor{comment}{/* Auxiliary Bus Fault Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00978}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gad89888a5399f2a229270d6dc9a8eaa85}{00978}} \textcolor{preprocessor}{\#define SCB\_ABFSR\_AXIMTYPE\_Pos              8U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00979}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga91783597f0721644a1ab1919755bb6ee}{00979}} \textcolor{preprocessor}{\#define SCB\_ABFSR\_AXIMTYPE\_Msk             (3UL << SCB\_ABFSR\_AXIMTYPE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00981}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga2d943581f93e2425e0a22a0d45b9f0a6}{00981}} \textcolor{preprocessor}{\#define SCB\_ABFSR\_EPPB\_Pos                  4U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00982}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac7bbc98af76d3de2713a0eb0c6c2e613}{00982}} \textcolor{preprocessor}{\#define SCB\_ABFSR\_EPPB\_Msk                 (1UL << SCB\_ABFSR\_EPPB\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00984}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga48c7a6de20e2823c0dc74d78c5ef7992}{00984}} \textcolor{preprocessor}{\#define SCB\_ABFSR\_AXIM\_Pos                  3U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00985}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gac24348e5ec8392f4a076c7ba690aae48}{00985}} \textcolor{preprocessor}{\#define SCB\_ABFSR\_AXIM\_Msk                 (1UL << SCB\_ABFSR\_AXIM\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00987}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga5c97d4cc05972dc80963e74eb2332841}{00987}} \textcolor{preprocessor}{\#define SCB\_ABFSR\_AHBP\_Pos                  2U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00988}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gabfc67aa93bca5ddd4b0f0a47b372383e}{00988}} \textcolor{preprocessor}{\#define SCB\_ABFSR\_AHBP\_Msk                 (1UL << SCB\_ABFSR\_AHBP\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00990}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga46e22bfb92f4344807714dfa987b7cf3}{00990}} \textcolor{preprocessor}{\#define SCB\_ABFSR\_DTCM\_Pos                  1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00991}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga0f48b9b3b5e79c83383ff9506a75f423}{00991}} \textcolor{preprocessor}{\#define SCB\_ABFSR\_DTCM\_Msk                 (1UL << SCB\_ABFSR\_DTCM\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00993}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf7c22a977aed73cd51317c25286e81c6}{00993}} \textcolor{preprocessor}{\#define SCB\_ABFSR\_ITCM\_Pos                  0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l00994}\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa8cd31cf3adbe7445c733c0a0a4779da}{00994}} \textcolor{preprocessor}{\#define SCB\_ABFSR\_ITCM\_Msk                 (1UL }\textcolor{comment}{/*<< SCB\_ABFSR\_ITCM\_Pos*/}\textcolor{preprocessor}{)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01009}\mbox{\hyperlink{struct_s_cn_s_c_b___type}{01009}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01010}01010 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01011}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaffae06cd6df5e9fe9a92994052fd3bec}{01011}}         uint32\_t RESERVED0[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01012}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacf9b76331abd768af25a10b3625da4b4}{01012}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacf9b76331abd768af25a10b3625da4b4}{ICTR}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01013}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafabed911b9f91f9df848999e1b5d6504}{01013}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafabed911b9f91f9df848999e1b5d6504}{ACTLR}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01014}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6236035fc90059a599910d9cb9299ff0}{01014}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6236035fc90059a599910d9cb9299ff0}{CPPWR}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01015}01015 \} \mbox{\hyperlink{struct_s_cn_s_c_b___type}{SCnSCB\_Type}};}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01016}01016 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01017}01017 \textcolor{comment}{/* Interrupt Controller Type Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01018}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_ga0777ddf379af50f9ca41d40573bfffc5}{01018}} \textcolor{preprocessor}{\#define SCnSCB\_ICTR\_INTLINESNUM\_Pos         0U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01019}\mbox{\hyperlink{group___c_m_s_i_s___s_cn_s_c_b_ga3efa0f5210051464e1034b19fc7b33c7}{01019}} \textcolor{preprocessor}{\#define SCnSCB\_ICTR\_INTLINESNUM\_Msk        (0xFUL }\textcolor{comment}{/*<< SCnSCB\_ICTR\_INTLINESNUM\_Pos*/}\textcolor{preprocessor}{)  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01034}01034 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01035}01035 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01036}01036   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CTRL;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01037}01037   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t LOAD;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01038}01038   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t VAL;                    }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01039}01039   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t CALIB;                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01040}01040 \} \mbox{\hyperlink{struct_sys_tick___type}{SysTick\_Type}};}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01041}01041 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01042}01042 \textcolor{comment}{/* SysTick Control / Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01043}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gadbb65d4a815759649db41df216ed4d60}{01043}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Pos         16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01044}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga1bf3033ecccf200f59baefe15dbb367c}{01044}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Msk         (1UL << SysTick\_CTRL\_COUNTFLAG\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01046}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga24fbc69a5f0b78d67fda2300257baff1}{01046}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Pos          2U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01047}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaa41d06039797423a46596bd313d57373}{01047}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Msk         (1UL << SysTick\_CTRL\_CLKSOURCE\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01049}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga88f45bbb89ce8df3cd2b2613c7b48214}{01049}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Pos            1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01050}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga95bb984266ca764024836a870238a027}{01050}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Msk           (1UL << SysTick\_CTRL\_TICKINT\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01052}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga0b48cc1e36d92a92e4bf632890314810}{01052}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01053}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga16c9fee0ed0235524bdeb38af328fd1f}{01053}} \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Msk            (1UL }\textcolor{comment}{/*<< SysTick\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01055}01055 \textcolor{comment}{/* SysTick Reload Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01056}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaf44d10df359dc5bf5752b0894ae3bad2}{01056}} \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01057}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{01057}} \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_LOAD\_RELOAD\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01059}01059 \textcolor{comment}{/* SysTick Current Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01060}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga3208104c3b019b5de35ae8c21d5c34dd}{01060}} \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01061}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gafc77b56d568930b49a2474debc75ab45}{01061}} \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_VAL\_CURRENT\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01063}01063 \textcolor{comment}{/* SysTick Calibration Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01064}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga534dbe414e7a46a6ce4c1eca1fbff409}{01064}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Pos            31U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01065}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga3af0d891fdd99bcc8d8912d37830edb6}{01065}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Msk            (1UL << SysTick\_CALIB\_NOREF\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01067}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gadd0c9cd6641b9f6a0c618e7982954860}{01067}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Pos             30U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01068}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga8a6a85a87334776f33d77fd147587431}{01068}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Msk             (1UL << SysTick\_CALIB\_SKEW\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01070}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gacae558f6e75a0bed5d826f606d8e695e}{01070}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Pos             0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01071}\mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaf1e68865c5aece2ad58971225bd3e95e}{01071}} \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_CALIB\_TENMS\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01086}\mbox{\hyperlink{struct_i_t_m___type}{01086}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01087}01087 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01088}01088   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  \textcolor{keyword}{union}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01089}01089   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01090}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{01090}}     \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint8\_t    \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c0550e859d614c607bd4b575f05425c}{u8}};                 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01091}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{01091}}     \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint16\_t   \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae93660eefe2482a8564fae9a1ca39739}{u16}};                }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01092}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{01092}}     \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t   \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae89dd50f788f12863c681fba1a5b60d1}{u32}};                }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01093}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5c04bae3882b80fc42a67a9963533943}{01093}}   \}  PORT [32U];                         }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01094}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabbf2da13b6377b5a759cca640bd0e552}{01094}}         uint32\_t RESERVED0[864U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01095}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa6530efad3a727fb3cc8f509403b9948}{01095}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa6530efad3a727fb3cc8f509403b9948}{TER}};                    }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01096}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8800cb3dfa65c86b1808c4bd27f99900}{01096}}         uint32\_t RESERVED1[15U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01097}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafe5e266862734ca1082ceddff7180688}{01097}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafe5e266862734ca1082ceddff7180688}{TPR}};                    }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01098}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga801095aba8ccf34540292b96b047981f}{01098}}         uint32\_t RESERVED2[15U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01099}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4111c001c1e56fd3f51d27c5a63b04e6}{01099}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4111c001c1e56fd3f51d27c5a63b04e6}{TCR}};                    }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01100}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaaa35c79a89060533b3acce35a0cc63ec}{01100}}         uint32\_t RESERVED3[29U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01101}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga68e56eb5e16d2aa293b0bec5c99e50fe}{01101}}   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga68e56eb5e16d2aa293b0bec5c99e50fe}{IWR}};                    }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01102}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae300b6ee4d883ceec8f3572fc0fc3d69}{01102}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae300b6ee4d883ceec8f3572fc0fc3d69}{IRR}};                    }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01103}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf0446ee5dcb6082dc8bba9adcc8ec812}{01103}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf0446ee5dcb6082dc8bba9adcc8ec812}{IMCR}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01104}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga36fbed6985e5cd320e8eecfc73eb2846}{01104}}         uint32\_t RESERVED4[43U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01105}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacc9e51f871c357a9094105435b150d13}{01105}}   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacc9e51f871c357a9094105435b150d13}{LAR}};                    }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01106}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7219432d03f6cd1d220f4fe10aef4880}{01106}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7219432d03f6cd1d220f4fe10aef4880}{LSR}};                    }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01107}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga171526446695fcdbfaf7992e567f881d}{01107}}         uint32\_t RESERVED5[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01108}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae370aa5dc47fe03310e1d847333030e7}{01108}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae370aa5dc47fe03310e1d847333030e7}{DEVARCH}};                }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01109}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8841a7f9533f78764cfcbf4cda67dfc7}{01109}}         uint32\_t RESERVED6[4U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01110}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c002e97cda2375d7421ad6415b6a02f}{01110}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4c002e97cda2375d7421ad6415b6a02f}{PID4}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01111}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac085b26f43fefeef9a4cf5c2af5e4a38}{01111}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac085b26f43fefeef9a4cf5c2af5e4a38}{PID5}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01112}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga83ac5d00dee24cc7f805b5c147625593}{01112}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga83ac5d00dee24cc7f805b5c147625593}{PID6}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01113}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf8aa73aeaf37bdf7dfd9f6c437ff2d2f}{01113}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf8aa73aeaf37bdf7dfd9f6c437ff2d2f}{PID7}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01114}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e3343cc3c4a8a5a6f14937882e9202a}{01114}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e3343cc3c4a8a5a6f14937882e9202a}{PID0}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01115}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafa06959344f4991b00e6c545dd2fa30b}{01115}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafa06959344f4991b00e6c545dd2fa30b}{PID1}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01116}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga63db39f871596d28e69c283288ea2eba}{01116}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga63db39f871596d28e69c283288ea2eba}{PID2}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01117}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac2d006eed52ba550a309e5f61ed9c401}{01117}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac2d006eed52ba550a309e5f61ed9c401}{PID3}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01118}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga26bbad5d9e0f1d302611d52373aef839}{01118}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga26bbad5d9e0f1d302611d52373aef839}{CID0}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01119}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4e60a608afd6433ecd943d95e417b80b}{01119}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4e60a608afd6433ecd943d95e417b80b}{CID1}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01120}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad98950702e55d1851e91b22de07b11aa}{01120}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad98950702e55d1851e91b22de07b11aa}{CID2}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01121}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab9af64f413bf6f67e2a8044481292f67}{01121}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab9af64f413bf6f67e2a8044481292f67}{CID3}};                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01122}01122 \} \mbox{\hyperlink{struct_i_t_m___type}{ITM\_Type}};}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01123}01123 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01124}01124 \textcolor{comment}{/* ITM Stimulus Port Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01125}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gafd9ed85f36233685f182cc249621e025}{01125}} \textcolor{preprocessor}{\#define ITM\_STIM\_DISABLED\_Pos               1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01126}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga9d8f821bdad48c7b4a02f11ebf2c8852}{01126}} \textcolor{preprocessor}{\#define ITM\_STIM\_DISABLED\_Msk              (0x1UL << ITM\_STIM\_DISABLED\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01128}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gaa79f3a59d15d810d48d924c0ca4ae0b9}{01128}} \textcolor{preprocessor}{\#define ITM\_STIM\_FIFOREADY\_Pos              0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01129}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga73dc88e3338b4ef9a81e53a1d2c5ae83}{01129}} \textcolor{preprocessor}{\#define ITM\_STIM\_FIFOREADY\_Msk             (0x1UL }\textcolor{comment}{/*<< ITM\_STIM\_FIFOREADY\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01131}01131 \textcolor{comment}{/* ITM Trace Privilege Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01132}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga7abe5e590d1611599df87a1884a352e8}{01132}} \textcolor{preprocessor}{\#define ITM\_TPR\_PRIVMASK\_Pos                0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01133}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga168e089d882df325a387aab3a802a46b}{01133}} \textcolor{preprocessor}{\#define ITM\_TPR\_PRIVMASK\_Msk               (0xFUL }\textcolor{comment}{/*<< ITM\_TPR\_PRIVMASK\_Pos*/}\textcolor{preprocessor}{)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01135}01135 \textcolor{comment}{/* ITM Trace Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01136}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga9174ad4a36052c377cef4e6aba2ed484}{01136}} \textcolor{preprocessor}{\#define ITM\_TCR\_BUSY\_Pos                   23U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01137}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga43ad7cf33de12f2ef3a412d4f354c60f}{01137}} \textcolor{preprocessor}{\#define ITM\_TCR\_BUSY\_Msk                   (1UL << ITM\_TCR\_BUSY\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01139}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga113bf41ed31584360ad7d865e5e0ace7}{01139}} \textcolor{preprocessor}{\#define ITM\_TCR\_TRACEBUSID\_Pos             16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01140}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gac014c7345304ed245b642eb9d6e9a302}{01140}} \textcolor{preprocessor}{\#define ITM\_TCR\_TRACEBUSID\_Msk             (0x7FUL << ITM\_TCR\_TRACEBUSID\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01142}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga96c7c7cbc0d98426c408090b41f583f1}{01142}} \textcolor{preprocessor}{\#define ITM\_TCR\_GTSFREQ\_Pos                10U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01143}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gade862cf009827f7f6748fc44c541b067}{01143}} \textcolor{preprocessor}{\#define ITM\_TCR\_GTSFREQ\_Msk                (3UL << ITM\_TCR\_GTSFREQ\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01145}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gaa39e93e22d56e5e9edaf866b1171ac4f}{01145}} \textcolor{preprocessor}{\#define ITM\_TCR\_TSPRESCALE\_Pos              8U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01146}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga3e8651ecde89295bcc6e248a1b7393d6}{01146}} \textcolor{preprocessor}{\#define ITM\_TCR\_TSPRESCALE\_Msk             (3UL << ITM\_TCR\_TSPRESCALE\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01148}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gad74ca6140644b572eadbf21e870d24b9}{01148}} \textcolor{preprocessor}{\#define ITM\_TCR\_STALLENA\_Pos                5U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01149}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga724f0560593042670b49e2f9a6483b6f}{01149}} \textcolor{preprocessor}{\#define ITM\_TCR\_STALLENA\_Msk               (1UL << ITM\_TCR\_STALLENA\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01151}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga7a380f0c8078f6560051406583ecd6a5}{01151}} \textcolor{preprocessor}{\#define ITM\_TCR\_SWOENA\_Pos                  4U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01152}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga97476cb65bab16a328b35f81fd02010a}{01152}} \textcolor{preprocessor}{\#define ITM\_TCR\_SWOENA\_Msk                 (1UL << ITM\_TCR\_SWOENA\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01154}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga30e83ebb33aa766070fe3d1f27ae820e}{01154}} \textcolor{preprocessor}{\#define ITM\_TCR\_DWTENA\_Pos                  3U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01155}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga98ea1c596d43d3633a202f9ee746cf70}{01155}} \textcolor{preprocessor}{\#define ITM\_TCR\_DWTENA\_Msk                 (1UL << ITM\_TCR\_DWTENA\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01157}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gaa93a1147a39fc63980d299231252a30e}{01157}} \textcolor{preprocessor}{\#define ITM\_TCR\_SYNCENA\_Pos                 2U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01158}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gac89b74a78701c25b442105d7fe2bbefb}{01158}} \textcolor{preprocessor}{\#define ITM\_TCR\_SYNCENA\_Msk                (1UL << ITM\_TCR\_SYNCENA\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01160}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga5aa381845f810114ab519b90753922a1}{01160}} \textcolor{preprocessor}{\#define ITM\_TCR\_TSENA\_Pos                   1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01161}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga436b2e8fa24328f48f2da31c00fc9e65}{01161}} \textcolor{preprocessor}{\#define ITM\_TCR\_TSENA\_Msk                  (1UL << ITM\_TCR\_TSENA\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01163}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga3286b86004bce7ffe17ee269f87f8d9d}{01163}} \textcolor{preprocessor}{\#define ITM\_TCR\_ITMENA\_Pos                  0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01164}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga7dd53e3bff24ac09d94e61cb595cb2d9}{01164}} \textcolor{preprocessor}{\#define ITM\_TCR\_ITMENA\_Msk                 (1UL }\textcolor{comment}{/*<< ITM\_TCR\_ITMENA\_Pos*/}\textcolor{preprocessor}{)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01166}01166 \textcolor{comment}{/* ITM Integration Write Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01167}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga04d3f842ad48f6a9127b4cecc963e1d7}{01167}} \textcolor{preprocessor}{\#define ITM\_IWR\_ATVALIDM\_Pos                0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01168}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga67b969f8f04ed15886727788f0e2ffd7}{01168}} \textcolor{preprocessor}{\#define ITM\_IWR\_ATVALIDM\_Msk               (1UL }\textcolor{comment}{/*<< ITM\_IWR\_ATVALIDM\_Pos*/}\textcolor{preprocessor}{)              }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01170}01170 \textcolor{comment}{/* ITM Integration Read Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01171}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga259edfd1d2e877a62e06d7a240df97f4}{01171}} \textcolor{preprocessor}{\#define ITM\_IRR\_ATREADYM\_Pos                0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01172}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga3dbc3e15f5bde2669cd8121a1fe419b9}{01172}} \textcolor{preprocessor}{\#define ITM\_IRR\_ATREADYM\_Msk               (1UL }\textcolor{comment}{/*<< ITM\_IRR\_ATREADYM\_Pos*/}\textcolor{preprocessor}{)              }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01174}01174 \textcolor{comment}{/* ITM Integration Mode Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01175}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga08de02bf32caf48aaa29f7c68ff5d755}{01175}} \textcolor{preprocessor}{\#define ITM\_IMCR\_INTEGRATION\_Pos            0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01176}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga8838bd3dd04c1a6be97cd946364a3fd2}{01176}} \textcolor{preprocessor}{\#define ITM\_IMCR\_INTEGRATION\_Msk           (1UL }\textcolor{comment}{/*<< ITM\_IMCR\_INTEGRATION\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01178}01178 \textcolor{comment}{/* ITM Lock Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01179}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gabfae3e570edc8759597311ed6dfb478e}{01179}} \textcolor{preprocessor}{\#define ITM\_LSR\_ByteAcc\_Pos                 2U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01180}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga91f492b2891bb8b7eac5b58de7b220f4}{01180}} \textcolor{preprocessor}{\#define ITM\_LSR\_ByteAcc\_Msk                (1UL << ITM\_LSR\_ByteAcc\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01182}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga144a49e12b83ad9809fdd2769094fdc0}{01182}} \textcolor{preprocessor}{\#define ITM\_LSR\_Access\_Pos                  1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01183}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gac8ae69f11c0311da226c0c8ec40b3d37}{01183}} \textcolor{preprocessor}{\#define ITM\_LSR\_Access\_Msk                 (1UL << ITM\_LSR\_Access\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01185}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gaf5740689cf14564d3f3fd91299b6c88d}{01185}} \textcolor{preprocessor}{\#define ITM\_LSR\_Present\_Pos                 0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01186}\mbox{\hyperlink{group___c_m_s_i_s___i_t_m_gaa5bc2a7f5f1d69ff819531f5508bb017}{01186}} \textcolor{preprocessor}{\#define ITM\_LSR\_Present\_Msk                (1UL }\textcolor{comment}{/*<< ITM\_LSR\_Present\_Pos*/}\textcolor{preprocessor}{)                }\textcolor{comment}{/* end of group CMSIS\_ITM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01189}01189 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01190}01190 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01201}01201 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01202}01202 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01203}01203   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CTRL;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01204}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga14822f5ad3426799332ac537d9293f3c}{01204}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga14822f5ad3426799332ac537d9293f3c}{CYCCNT}};                 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01205}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga29ca657c77928334be08a2e6555be950}{01205}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga29ca657c77928334be08a2e6555be950}{CPICNT}};                 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01206}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafe0bbc124e53ad450abc72bfb56bd74f}{01206}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafe0bbc124e53ad450abc72bfb56bd74f}{EXCCNT}};                 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01207}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaafa1400cd3168b21652b86599ad3ed83}{01207}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaafa1400cd3168b21652b86599ad3ed83}{SLEEPCNT}};               }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01208}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae886261750c8c90d67a2f276d074e9c3}{01208}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae886261750c8c90d67a2f276d074e9c3}{LSUCNT}};                 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01209}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6324c1fbf6c94f1eaf742d09ad678216}{01209}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6324c1fbf6c94f1eaf742d09ad678216}{FOLDCNT}};                }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01210}01210   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t PCSR;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01211}01211   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP0;                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01212}01212         uint32\_t RESERVED1[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01213}01213   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION0;              }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01214}01214         uint32\_t RESERVED2[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01215}01215   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP1;                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01216}01216         uint32\_t RESERVED3[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01217}01217   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION1;              }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01218}01218         uint32\_t RESERVED4[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01219}01219   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP2;                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01220}01220         uint32\_t RESERVED5[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01221}01221   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION2;              }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01222}01222         uint32\_t RESERVED6[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01223}01223   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP3;                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01224}01224         uint32\_t RESERVED7[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01225}01225   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION3;              }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01226}01226         uint32\_t RESERVED8[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01227}01227   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP4;                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01228}01228         uint32\_t RESERVED9[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01229}01229   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION4;              }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01230}01230         uint32\_t RESERVED10[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01231}01231   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP5;                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01232}01232         uint32\_t RESERVED11[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01233}01233   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION5;              }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01234}01234         uint32\_t RESERVED12[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01235}01235   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP6;                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01236}01236         uint32\_t RESERVED13[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01237}01237   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION6;              }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01238}01238         uint32\_t RESERVED14[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01239}01239   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP7;                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01240}01240         uint32\_t RESERVED15[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01241}01241   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION7;              }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01242}01242         uint32\_t RESERVED16[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01243}01243   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP8;                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01244}01244         uint32\_t RESERVED17[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01245}01245   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION8;              }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01246}01246         uint32\_t RESERVED18[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01247}01247   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP9;                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01248}01248         uint32\_t RESERVED19[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01249}01249   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION9;              }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01250}01250         uint32\_t RESERVED20[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01251}01251   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP10;                 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01252}01252         uint32\_t RESERVED21[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01253}01253   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION10;             }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01254}01254         uint32\_t RESERVED22[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01255}01255   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP11;                 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01256}01256         uint32\_t RESERVED23[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01257}01257   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION11;             }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01258}01258         uint32\_t RESERVED24[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01259}01259   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP12;                 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01260}01260         uint32\_t RESERVED25[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01261}01261   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION12;             }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01262}01262         uint32\_t RESERVED26[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01263}01263   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP13;                 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01264}01264         uint32\_t RESERVED27[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01265}01265   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION13;             }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01266}01266         uint32\_t RESERVED28[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01267}01267   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP14;                 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01268}01268         uint32\_t RESERVED29[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01269}01269   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION14;             }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01270}01270         uint32\_t RESERVED30[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01271}01271   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t COMP15;                 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01272}01272         uint32\_t RESERVED31[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01273}01273   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FUNCTION15;             }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01274}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1f1b36d682ed46ff0abe3b064e55e747}{01274}}         uint32\_t RESERVED32[934U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01275}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7219432d03f6cd1d220f4fe10aef4880}{01275}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7219432d03f6cd1d220f4fe10aef4880}{LSR}};                    }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01276}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd88b2bd1b17624cc31c9c66496c087d}{01276}}         uint32\_t RESERVED33[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01277}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae370aa5dc47fe03310e1d847333030e7}{01277}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae370aa5dc47fe03310e1d847333030e7}{DEVARCH}};                }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01278}01278 \} \mbox{\hyperlink{struct_d_w_t___type}{DWT\_Type}};}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01279}01279 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01280}01280 \textcolor{comment}{/* DWT Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01281}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaac44b9b7d5391a7ffef129b7f6c84cd7}{01281}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NUMCOMP\_Pos               28U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01282}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaa3d37d68c2ba73f2026265584c2815e7}{01282}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NUMCOMP\_Msk               (0xFUL << DWT\_CTRL\_NUMCOMP\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01284}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaa82840323a2628e7f4a2b09b74fa73fd}{01284}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOTRCPKT\_Pos              27U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01285}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga04d8bb0a065ca38e2e5f13a97e1f7073}{01285}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOTRCPKT\_Msk              (0x1UL << DWT\_CTRL\_NOTRCPKT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01287}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gad997b9026715d5609b5a3b144eca42d0}{01287}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOEXTTRIG\_Pos             26U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01288}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gacc7d15edf7a27147c422099ab475953e}{01288}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOEXTTRIG\_Msk             (0x1UL << DWT\_CTRL\_NOEXTTRIG\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01290}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga337f6167d960f57f12aa382ffecce522}{01290}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOCYCCNT\_Pos              25U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01291}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaf40c8d7a4fd978034c137e90f714c143}{01291}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOCYCCNT\_Msk              (0x1UL << DWT\_CTRL\_NOCYCCNT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01293}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gad52a0e5be84363ab166cc17beca0d048}{01293}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOPRFCNT\_Pos              24U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01294}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gafd8448d7db4bc51f27f202e6e1f27823}{01294}} \textcolor{preprocessor}{\#define DWT\_CTRL\_NOPRFCNT\_Msk              (0x1UL << DWT\_CTRL\_NOPRFCNT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01296}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga555f3a6b0510368a2bba4f0e06e559c3}{01296}} \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCDISS\_Pos               23U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01297}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga688a3b9ecd2a044f2da3280367476271}{01297}} \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCDISS\_Msk               (0x1UL << DWT\_CTRL\_CYCDISS\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01299}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga0cb0640aaeb18a626d7823570d5c3cb6}{01299}} \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCEVTENA\_Pos             22U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01300}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga40554bd81460e39abf08810f45fac1a2}{01300}} \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCEVTENA\_Msk             (0x1UL << DWT\_CTRL\_CYCEVTENA\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01302}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga5602b0707f446ce78d88ff2a3a82bfff}{01302}} \textcolor{preprocessor}{\#define DWT\_CTRL\_FOLDEVTENA\_Pos            21U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01303}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga717e679d775562ae09185a3776b1582f}{01303}} \textcolor{preprocessor}{\#define DWT\_CTRL\_FOLDEVTENA\_Msk            (0x1UL << DWT\_CTRL\_FOLDEVTENA\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01305}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaea5d1ee72188dc1d57b54c60a9f5233e}{01305}} \textcolor{preprocessor}{\#define DWT\_CTRL\_LSUEVTENA\_Pos             20U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01306}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gac47427f455fbc29d4b6f8a479169f2b2}{01306}} \textcolor{preprocessor}{\#define DWT\_CTRL\_LSUEVTENA\_Msk             (0x1UL << DWT\_CTRL\_LSUEVTENA\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01308}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga9c6d62d121164013a8e3ee372f17f3e5}{01308}} \textcolor{preprocessor}{\#define DWT\_CTRL\_SLEEPEVTENA\_Pos           19U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01309}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga2f431b3734fb840daf5b361034856da9}{01309}} \textcolor{preprocessor}{\#define DWT\_CTRL\_SLEEPEVTENA\_Msk           (0x1UL << DWT\_CTRL\_SLEEPEVTENA\_Pos)         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01311}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaf4e73f548ae3e945ef8b1d9ff1281544}{01311}} \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCEVTENA\_Pos             18U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01312}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gab7ee0def33423b5859ca4030dff63b58}{01312}} \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCEVTENA\_Msk             (0x1UL << DWT\_CTRL\_EXCEVTENA\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01314}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga9fff0b71fb0be1499f5180c6bce1fc8f}{01314}} \textcolor{preprocessor}{\#define DWT\_CTRL\_CPIEVTENA\_Pos             17U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01315}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga189089c30aade60b983df17ad2412f6f}{01315}} \textcolor{preprocessor}{\#define DWT\_CTRL\_CPIEVTENA\_Msk             (0x1UL << DWT\_CTRL\_CPIEVTENA\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01317}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga05f13b547a9a1e63e003ee0bc6446d0d}{01317}} \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCTRCENA\_Pos             16U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01318}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaf4fbb509ab3cbb768f16484c660a24c3}{01318}} \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCTRCENA\_Msk             (0x1UL << DWT\_CTRL\_EXCTRCENA\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01320}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga1e14afc7790fcb424fcf619e192554c9}{01320}} \textcolor{preprocessor}{\#define DWT\_CTRL\_PCSAMPLENA\_Pos            12U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01321}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gafdcf1c86f43fbeaf2780ce797c9ef3d6}{01321}} \textcolor{preprocessor}{\#define DWT\_CTRL\_PCSAMPLENA\_Msk            (0x1UL << DWT\_CTRL\_PCSAMPLENA\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01323}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga678ef08786edcbef964479217efb9284}{01323}} \textcolor{preprocessor}{\#define DWT\_CTRL\_SYNCTAP\_Pos               10U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01324}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaf1e6c3729d56ecadeb6eeff4d225968c}{01324}} \textcolor{preprocessor}{\#define DWT\_CTRL\_SYNCTAP\_Msk               (0x3UL << DWT\_CTRL\_SYNCTAP\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01326}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaf70b80936c7db60bf84fb6dadb8a3559}{01326}} \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCTAP\_Pos                 9U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01327}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga6c12e2868b8989a69445646698b8c331}{01327}} \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCTAP\_Msk                (0x1UL << DWT\_CTRL\_CYCTAP\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01329}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga2868c0b28eb13be930afb819f55f6f25}{01329}} \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTINIT\_Pos               5U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01330}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gab8cbbee1e1d94d09f9a1f86379a08ee8}{01330}} \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTINIT\_Msk              (0xFUL << DWT\_CTRL\_POSTINIT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01332}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga129bc152febfddd67a0c20c6814cba69}{01332}} \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTPRESET\_Pos             1U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01333}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga11d9e1e2a758fdd2657aa68ce61b9c9d}{01333}} \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTPRESET\_Msk            (0xFUL << DWT\_CTRL\_POSTPRESET\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01335}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaa4509f5f8514a7200be61691f0e01f10}{01335}} \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCCNTENA\_Pos              0U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01336}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga4a9d209dc2a81ea6bfa0ea21331769d3}{01336}} \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCCNTENA\_Msk             (0x1UL }\textcolor{comment}{/*<< DWT\_CTRL\_CYCCNTENA\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01338}01338 \textcolor{comment}{/* DWT CPI Count Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01339}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga80e9ad8f6a9e2344af8a3cf989bebe3d}{01339}} \textcolor{preprocessor}{\#define DWT\_CPICNT\_CPICNT\_Pos               0U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01340}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga76f39e7bca3fa86a4dbf7b8f6adb7217}{01340}} \textcolor{preprocessor}{\#define DWT\_CPICNT\_CPICNT\_Msk              (0xFFUL }\textcolor{comment}{/*<< DWT\_CPICNT\_CPICNT\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01342}01342 \textcolor{comment}{/* DWT Exception Overhead Count Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01343}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga031c693654030d4cba398b45d2925b1d}{01343}} \textcolor{preprocessor}{\#define DWT\_EXCCNT\_EXCCNT\_Pos               0U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01344}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga057fa604a107b58a198bbbadb47e69c9}{01344}} \textcolor{preprocessor}{\#define DWT\_EXCCNT\_EXCCNT\_Msk              (0xFFUL }\textcolor{comment}{/*<< DWT\_EXCCNT\_EXCCNT\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01346}01346 \textcolor{comment}{/* DWT Sleep Count Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01347}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga0371a84a7996dc5852c56afb2676ba1c}{01347}} \textcolor{preprocessor}{\#define DWT\_SLEEPCNT\_SLEEPCNT\_Pos           0U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01348}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga1e340751d71413fef400a0a1d76cc828}{01348}} \textcolor{preprocessor}{\#define DWT\_SLEEPCNT\_SLEEPCNT\_Msk          (0xFFUL }\textcolor{comment}{/*<< DWT\_SLEEPCNT\_SLEEPCNT\_Pos*/}\textcolor{preprocessor}{)   }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01350}01350 \textcolor{comment}{/* DWT LSU Count Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01351}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gab9394c7911b0b4312a096dad91d53a3d}{01351}} \textcolor{preprocessor}{\#define DWT\_LSUCNT\_LSUCNT\_Pos               0U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01352}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga2186d7fc9317e20bad61336ee2925615}{01352}} \textcolor{preprocessor}{\#define DWT\_LSUCNT\_LSUCNT\_Msk              (0xFFUL }\textcolor{comment}{/*<< DWT\_LSUCNT\_LSUCNT\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01354}01354 \textcolor{comment}{/* DWT Folded-\/instruction Count Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01355}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga7f8af5ac12d178ba31a516f6ed141455}{01355}} \textcolor{preprocessor}{\#define DWT\_FOLDCNT\_FOLDCNT\_Pos             0U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01356}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga9cb73d0342d38b14e41027d3c5c02647}{01356}} \textcolor{preprocessor}{\#define DWT\_FOLDCNT\_FOLDCNT\_Msk            (0xFFUL }\textcolor{comment}{/*<< DWT\_FOLDCNT\_FOLDCNT\_Pos*/}\textcolor{preprocessor}{)     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01358}01358 \textcolor{comment}{/* DWT Comparator Function Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01359}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gae5dfe4049c2291e413f8713d7bd2bb1b}{01359}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_ID\_Pos                27U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01360}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga6bc2e15fcc300f511f64dad561c97582}{01360}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_ID\_Msk                (0x1FUL << DWT\_FUNCTION\_ID\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01362}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga22c5787493f74a6bacf6ffb103a190ba}{01362}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCHED\_Pos           24U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01363}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gac8b1a655947490280709037808eec8ac}{01363}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCHED\_Msk           (0x1UL << DWT\_FUNCTION\_MATCHED\_Pos)         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01365}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga0517a186d4d448aa6416440f40fe7a4d}{01365}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVSIZE\_Pos         10U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01366}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gaab42cbc1e6084c44d5de70971613ea76}{01366}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVSIZE\_Msk         (0x3UL << DWT\_FUNCTION\_DATAVSIZE\_Pos)       }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01368}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga00893dd43b824ca5be80e0235a237485}{01368}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_ACTION\_Pos             4U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01369}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga4d104412bbadbbfbde1c6da0f9b0fc3e}{01369}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_ACTION\_Msk            (0x1UL << DWT\_FUNCTION\_ACTION\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01371}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_ga4108994a9eb6b2cd8d8289b1b7824fe5}{01371}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCH\_Pos              0U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01372}\mbox{\hyperlink{group___c_m_s_i_s___d_w_t_gac2fb3e387e405a4b33fc5ba0bea5b21c}{01372}} \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCH\_Msk             (0xFUL }\textcolor{comment}{/*<< DWT\_FUNCTION\_MATCH\_Pos*/}\textcolor{preprocessor}{)        }\textcolor{comment}{/* end of group CMSIS\_DWT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01375}01375 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01376}01376 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01387}01387 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01388}01388 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01389}01389   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t SSPSR;                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01390}01390   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CSPSR;                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01391}01391         uint32\_t RESERVED0[2U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01392}01392   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t ACPR;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01393}01393         uint32\_t RESERVED1[55U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01394}01394   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t SPPR;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01395}01395         uint32\_t RESERVED2[131U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01396}01396   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t FFSR;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01397}01397   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t FFCR;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01398}01398   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t PSCR;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01399}01399         uint32\_t RESERVED3[809U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01400}01400   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t LAR;                    }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01401}01401   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t LSR;                    }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01402}01402         uint32\_t RESERVED4[4U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01403}01403   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t TYPE;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01404}01404   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t DEVTYPE;                }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01405}01405 \} \mbox{\hyperlink{struct_t_p_i___type}{TPI\_Type}};}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01406}01406 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01407}01407 \textcolor{comment}{/* TPI Asynchronous Clock Prescaler Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01408}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga73adc86f1ee60e5b75d963361535ed24}{01408}} \textcolor{preprocessor}{\#define TPI\_ACPR\_SWOSCALER\_Pos              0U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01409}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga73da1dbfb935b27bfd5473d3b041fdb5}{01409}} \textcolor{preprocessor}{\#define TPI\_ACPR\_SWOSCALER\_Msk             (0xFFFFUL }\textcolor{comment}{/*<< TPI\_ACPR\_SWOSCALER\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01411}01411 \textcolor{comment}{/* TPI Selected Pin Protocol Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01412}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga0f302797b94bb2da24052082ab630858}{01412}} \textcolor{preprocessor}{\#define TPI\_SPPR\_TXMODE\_Pos                 0U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01413}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaca085c8a954393d70dbd7240bb02cc1f}{01413}} \textcolor{preprocessor}{\#define TPI\_SPPR\_TXMODE\_Msk                (0x3UL }\textcolor{comment}{/*<< TPI\_SPPR\_TXMODE\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01415}01415 \textcolor{comment}{/* TPI Formatter and Flush Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01416}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga9537b8a660cc8803f57cbbee320b2fc8}{01416}} \textcolor{preprocessor}{\#define TPI\_FFSR\_FtNonStop\_Pos              3U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01417}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaaa313f980974a8cfc7dac68c4d805ab1}{01417}} \textcolor{preprocessor}{\#define TPI\_FFSR\_FtNonStop\_Msk             (0x1UL << TPI\_FFSR\_FtNonStop\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01419}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gad30fde0c058da2ffb2b0a213be7a1b5c}{01419}} \textcolor{preprocessor}{\#define TPI\_FFSR\_TCPresent\_Pos              2U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01420}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga0d6bfd263ff2fdec72d6ec9415fb1135}{01420}} \textcolor{preprocessor}{\#define TPI\_FFSR\_TCPresent\_Msk             (0x1UL << TPI\_FFSR\_TCPresent\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01422}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaedf31fd453a878021b542b644e2869d2}{01422}} \textcolor{preprocessor}{\#define TPI\_FFSR\_FtStopped\_Pos              1U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01423}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga1ab6c3abe1cf6311ee07e7c479ce5f78}{01423}} \textcolor{preprocessor}{\#define TPI\_FFSR\_FtStopped\_Msk             (0x1UL << TPI\_FFSR\_FtStopped\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01425}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga542ca74a081588273e6d5275ba5da6bf}{01425}} \textcolor{preprocessor}{\#define TPI\_FFSR\_FlInProg\_Pos               0U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01426}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga63dfb09259893958962914fc3a9e3824}{01426}} \textcolor{preprocessor}{\#define TPI\_FFSR\_FlInProg\_Msk              (0x1UL }\textcolor{comment}{/*<< TPI\_FFSR\_FlInProg\_Pos*/}\textcolor{preprocessor}{)        }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01428}01428 \textcolor{comment}{/* TPI Formatter and Flush Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01429}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaa7ea11ba6ea75b541cd82e185c725b5b}{01429}} \textcolor{preprocessor}{\#define TPI\_FFCR\_TrigIn\_Pos                 8U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01430}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga360b413bc5da61f751546a7133c3e4dd}{01430}} \textcolor{preprocessor}{\#define TPI\_FFCR\_TrigIn\_Msk                (0x1UL << TPI\_FFCR\_TrigIn\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01432}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gac57b0b588a37a870573560bc6316cbcc}{01432}} \textcolor{preprocessor}{\#define TPI\_FFCR\_FOnMan\_Pos                 6U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01433}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga7aeb30af62d04e852a55c3bd64c1bd2c}{01433}} \textcolor{preprocessor}{\#define TPI\_FFCR\_FOnMan\_Msk                (0x1UL << TPI\_FFCR\_FOnMan\_Pos)              }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01435}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga99e58a0960b275a773b245e2b69b9a64}{01435}} \textcolor{preprocessor}{\#define TPI\_FFCR\_EnFCont\_Pos                1U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01436}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga27d1ecf2e0ff496df03457a2a97cb2c9}{01436}} \textcolor{preprocessor}{\#define TPI\_FFCR\_EnFCont\_Msk               (0x1UL << TPI\_FFCR\_EnFCont\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01438}01438 \textcolor{comment}{/* TPI Periodic Synchronization Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01439}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga4235dcb941b49a9e8c1f7616dc210b38}{01439}} \textcolor{preprocessor}{\#define TPI\_PSCR\_PSCount\_Pos                0U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01440}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga017e1a8b42c9fb4c525d41bafaca9262}{01440}} \textcolor{preprocessor}{\#define TPI\_PSCR\_PSCount\_Msk               (0x1FUL }\textcolor{comment}{/*<< TPI\_PSCR\_PSCount\_Pos*/}\textcolor{preprocessor}{)        }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01442}01442 \textcolor{comment}{/* TPI Software Lock Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01443}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaca9783a5531fde10b57fb9817de37790}{01443}} \textcolor{preprocessor}{\#define TPI\_LSR\_nTT\_Pos                     1U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01444}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaabd6c342674f066772c9d35448a301e1}{01444}} \textcolor{preprocessor}{\#define TPI\_LSR\_nTT\_Msk                    (0x1UL << TPI\_LSR\_nTT\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01446}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga641c06d830dac7e2ff9971d95f2432a0}{01446}} \textcolor{preprocessor}{\#define TPI\_LSR\_SLK\_Pos                     1U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01447}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gab91c42714b86fe5d2b022fc8e5f3d0e6}{01447}} \textcolor{preprocessor}{\#define TPI\_LSR\_SLK\_Msk                    (0x1UL << TPI\_LSR\_SLK\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01449}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga94c8185149817f81a6ca689f89d8193c}{01449}} \textcolor{preprocessor}{\#define TPI\_LSR\_SLI\_Pos                     0U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01450}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gace974ad6e051759bafcfea1b8189c606}{01450}} \textcolor{preprocessor}{\#define TPI\_LSR\_SLI\_Msk                    (0x1UL }\textcolor{comment}{/*<< TPI\_LSR\_SLI\_Pos*/}\textcolor{preprocessor}{)              }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01452}01452 \textcolor{comment}{/* TPI DEVID Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01453}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga9f46cf1a1708575f56d6b827766277f4}{01453}} \textcolor{preprocessor}{\#define TPI\_DEVID\_NRZVALID\_Pos             11U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01454}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gacecc8710a8f6a23a7d1d4f5674daf02a}{01454}} \textcolor{preprocessor}{\#define TPI\_DEVID\_NRZVALID\_Msk             (0x1UL << TPI\_DEVID\_NRZVALID\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01456}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga675534579d9e25477bb38970e3ef973c}{01456}} \textcolor{preprocessor}{\#define TPI\_DEVID\_MANCVALID\_Pos            10U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01457}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga4c3ee4b1a34ad1960a6b2d6e7e0ff942}{01457}} \textcolor{preprocessor}{\#define TPI\_DEVID\_MANCVALID\_Msk            (0x1UL << TPI\_DEVID\_MANCVALID\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01459}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga974cccf4c958b4a45cb71c7b5de39b7b}{01459}} \textcolor{preprocessor}{\#define TPI\_DEVID\_PTINVALID\_Pos             9U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01460}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga1ca84d62243e475836bba02516ba6b97}{01460}} \textcolor{preprocessor}{\#define TPI\_DEVID\_PTINVALID\_Msk            (0x1UL << TPI\_DEVID\_PTINVALID\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01462}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga3c7bb073c7ef96c2c3491c523fcb5bbe}{01462}} \textcolor{preprocessor}{\#define TPI\_DEVID\_FIFOSZ\_Pos                6U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01463}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gac7e718d8f239920d5b65e3eaa1c490df}{01463}} \textcolor{preprocessor}{\#define TPI\_DEVID\_FIFOSZ\_Msk               (0x7UL << TPI\_DEVID\_FIFOSZ\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01465}01465 \textcolor{comment}{/* TPI DEVTYPE Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01466}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga0c799ff892af5eb3162d152abc00af7a}{01466}} \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_SubType\_Pos             4U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01467}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga5b2fd7dddaf5f64855d9c0696acd65c1}{01467}} \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_SubType\_Msk            (0xFUL }\textcolor{comment}{/*<< TPI\_DEVTYPE\_SubType\_Pos*/}\textcolor{preprocessor}{)      }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01469}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_ga69c4892d332755a9f64c1680497cebdd}{01469}} \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_MajorType\_Pos           0U                                         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01470}\mbox{\hyperlink{group___c_m_s_i_s___t_p_i_gaecbceed6d08ec586403b37ad47b38c88}{01470}} \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_MajorType\_Msk          (0xFUL << TPI\_DEVTYPE\_MajorType\_Pos)         }\textcolor{comment}{/* end of group CMSIS\_TPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01473}01473 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01474}01474 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01475}01475 \textcolor{preprocessor}{\#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01486}01486 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01487}01487 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01488}01488   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t TYPE;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01489}01489   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CTRL;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01490}01490   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RNR;                    }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01491}01491   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RBAR;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01492}01492   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RLAR;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01493}01493   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RBAR\_A1;                }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01494}01494   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RLAR\_A1;                }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01495}01495   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RBAR\_A2;                }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01496}01496   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RLAR\_A2;                }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01497}01497   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RBAR\_A3;                }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01498}01498   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RLAR\_A3;                }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01499}01499         uint32\_t RESERVED0[1];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01500}01500   \textcolor{keyword}{union }\{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01501}01501   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t MAIR[2];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01502}01502   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01503}01503   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t MAIR0;                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01504}01504   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t MAIR1;                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01505}01505   \};}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01506}01506   \};}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01507}01507 \} MPU\_Type;}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01508}01508 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01509}01509 \textcolor{preprocessor}{\#define MPU\_TYPE\_RALIASES                  4U}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01510}01510 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01511}01511 \textcolor{comment}{/* MPU Type Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01512}01512 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Pos               16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01513}01513 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Msk               (0xFFUL << MPU\_TYPE\_IREGION\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01515}01515 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Pos                8U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01516}01516 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Msk               (0xFFUL << MPU\_TYPE\_DREGION\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01518}01518 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Pos               0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01519}01519 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Msk              (1UL }\textcolor{comment}{/*<< MPU\_TYPE\_SEPARATE\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01521}01521 \textcolor{comment}{/* MPU Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01522}01522 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Pos             2U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01523}01523 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Msk            (1UL << MPU\_CTRL\_PRIVDEFENA\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01525}01525 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Pos               1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01526}01526 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Msk              (1UL << MPU\_CTRL\_HFNMIENA\_Pos)                 }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01528}01528 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Pos                 0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01529}01529 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Msk                (1UL }\textcolor{comment}{/*<< MPU\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01531}01531 \textcolor{comment}{/* MPU Region Number Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01532}01532 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Pos                  0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01533}01533 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Msk                 (0xFFUL }\textcolor{comment}{/*<< MPU\_RNR\_REGION\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01535}01535 \textcolor{comment}{/* MPU Region Base Address Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01536}01536 \textcolor{preprocessor}{\#define MPU\_RBAR\_BASE\_Pos                   5U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01537}01537 \textcolor{preprocessor}{\#define MPU\_RBAR\_BASE\_Msk                  (0x7FFFFFFUL << MPU\_RBAR\_BASE\_Pos)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01539}01539 \textcolor{preprocessor}{\#define MPU\_RBAR\_SH\_Pos                     3U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01540}01540 \textcolor{preprocessor}{\#define MPU\_RBAR\_SH\_Msk                    (0x3UL << MPU\_RBAR\_SH\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01542}01542 \textcolor{preprocessor}{\#define MPU\_RBAR\_AP\_Pos                     1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01543}01543 \textcolor{preprocessor}{\#define MPU\_RBAR\_AP\_Msk                    (0x3UL << MPU\_RBAR\_AP\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01545}01545 \textcolor{preprocessor}{\#define MPU\_RBAR\_XN\_Pos                     0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01546}01546 \textcolor{preprocessor}{\#define MPU\_RBAR\_XN\_Msk                    (01UL }\textcolor{comment}{/*<< MPU\_RBAR\_XN\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01548}01548 \textcolor{comment}{/* MPU Region Limit Address Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01549}01549 \textcolor{preprocessor}{\#define MPU\_RLAR\_LIMIT\_Pos                  5U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01550}01550 \textcolor{preprocessor}{\#define MPU\_RLAR\_LIMIT\_Msk                 (0x7FFFFFFUL << MPU\_RLAR\_LIMIT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01552}01552 \textcolor{preprocessor}{\#define MPU\_RLAR\_AttrIndx\_Pos               1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01553}01553 \textcolor{preprocessor}{\#define MPU\_RLAR\_AttrIndx\_Msk              (0x7UL << MPU\_RLAR\_AttrIndx\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01555}01555 \textcolor{preprocessor}{\#define MPU\_RLAR\_EN\_Pos                     0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01556}01556 \textcolor{preprocessor}{\#define MPU\_RLAR\_EN\_Msk                    (1UL }\textcolor{comment}{/*<< MPU\_RLAR\_EN\_Pos*/}\textcolor{preprocessor}{)                   }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01558}01558 \textcolor{comment}{/* MPU Memory Attribute Indirection Register 0 Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01559}01559 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr3\_Pos                24U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01560}01560 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr3\_Msk                (0xFFUL << MPU\_MAIR0\_Attr3\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01562}01562 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr2\_Pos                16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01563}01563 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr2\_Msk                (0xFFUL << MPU\_MAIR0\_Attr2\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01565}01565 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr1\_Pos                 8U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01566}01566 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr1\_Msk                (0xFFUL << MPU\_MAIR0\_Attr1\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01568}01568 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr0\_Pos                 0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01569}01569 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr0\_Msk                (0xFFUL }\textcolor{comment}{/*<< MPU\_MAIR0\_Attr0\_Pos*/}\textcolor{preprocessor}{)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01571}01571 \textcolor{comment}{/* MPU Memory Attribute Indirection Register 1 Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01572}01572 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr7\_Pos                24U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01573}01573 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr7\_Msk                (0xFFUL << MPU\_MAIR1\_Attr7\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01575}01575 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr6\_Pos                16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01576}01576 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr6\_Msk                (0xFFUL << MPU\_MAIR1\_Attr6\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01578}01578 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr5\_Pos                 8U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01579}01579 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr5\_Msk                (0xFFUL << MPU\_MAIR1\_Attr5\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01581}01581 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr4\_Pos                 0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01582}01582 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr4\_Msk                (0xFFUL }\textcolor{comment}{/*<< MPU\_MAIR1\_Attr4\_Pos*/}\textcolor{preprocessor}{)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01585}01585 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01586}01586 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01587}01587 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01588}01588 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01599}01599 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01600}01600 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01601}01601   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t CTRL;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01602}01602   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t TYPE;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01603}01603 \textcolor{preprocessor}{\#if defined (\_\_SAUREGION\_PRESENT) \&\& (\_\_SAUREGION\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01604}01604   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RNR;                    }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01605}01605   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RBAR;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01606}01606   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t RLAR;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01607}01607 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01608}01608         uint32\_t RESERVED0[3];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01609}01609 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01610}01610   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t SFSR;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01611}01611   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t SFAR;                   }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01612}01612 \} SAU\_Type;}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01613}01613 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01614}01614 \textcolor{comment}{/* SAU Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01615}01615 \textcolor{preprocessor}{\#define SAU\_CTRL\_ALLNS\_Pos                  1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01616}01616 \textcolor{preprocessor}{\#define SAU\_CTRL\_ALLNS\_Msk                 (1UL << SAU\_CTRL\_ALLNS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01618}01618 \textcolor{preprocessor}{\#define SAU\_CTRL\_ENABLE\_Pos                 0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01619}01619 \textcolor{preprocessor}{\#define SAU\_CTRL\_ENABLE\_Msk                (1UL }\textcolor{comment}{/*<< SAU\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01621}01621 \textcolor{comment}{/* SAU Type Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01622}01622 \textcolor{preprocessor}{\#define SAU\_TYPE\_SREGION\_Pos                0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01623}01623 \textcolor{preprocessor}{\#define SAU\_TYPE\_SREGION\_Msk               (0xFFUL }\textcolor{comment}{/*<< SAU\_TYPE\_SREGION\_Pos*/}\textcolor{preprocessor}{)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01625}01625 \textcolor{preprocessor}{\#if defined (\_\_SAUREGION\_PRESENT) \&\& (\_\_SAUREGION\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01626}01626 \textcolor{comment}{/* SAU Region Number Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01627}01627 \textcolor{preprocessor}{\#define SAU\_RNR\_REGION\_Pos                  0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01628}01628 \textcolor{preprocessor}{\#define SAU\_RNR\_REGION\_Msk                 (0xFFUL }\textcolor{comment}{/*<< SAU\_RNR\_REGION\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01630}01630 \textcolor{comment}{/* SAU Region Base Address Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01631}01631 \textcolor{preprocessor}{\#define SAU\_RBAR\_BADDR\_Pos                  5U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01632}01632 \textcolor{preprocessor}{\#define SAU\_RBAR\_BADDR\_Msk                 (0x7FFFFFFUL << SAU\_RBAR\_BADDR\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01634}01634 \textcolor{comment}{/* SAU Region Limit Address Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01635}01635 \textcolor{preprocessor}{\#define SAU\_RLAR\_LADDR\_Pos                  5U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01636}01636 \textcolor{preprocessor}{\#define SAU\_RLAR\_LADDR\_Msk                 (0x7FFFFFFUL << SAU\_RLAR\_LADDR\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01638}01638 \textcolor{preprocessor}{\#define SAU\_RLAR\_NSC\_Pos                    1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01639}01639 \textcolor{preprocessor}{\#define SAU\_RLAR\_NSC\_Msk                   (1UL << SAU\_RLAR\_NSC\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01641}01641 \textcolor{preprocessor}{\#define SAU\_RLAR\_ENABLE\_Pos                 0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01642}01642 \textcolor{preprocessor}{\#define SAU\_RLAR\_ENABLE\_Msk                (1UL }\textcolor{comment}{/*<< SAU\_RLAR\_ENABLE\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01644}01644 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_SAUREGION\_PRESENT) \&\& (\_\_SAUREGION\_PRESENT == 1U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01645}01645 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01646}01646 \textcolor{comment}{/* Secure Fault Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01647}01647 \textcolor{preprocessor}{\#define SAU\_SFSR\_LSERR\_Pos                  7U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01648}01648 \textcolor{preprocessor}{\#define SAU\_SFSR\_LSERR\_Msk                 (1UL << SAU\_SFSR\_LSERR\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01650}01650 \textcolor{preprocessor}{\#define SAU\_SFSR\_SFARVALID\_Pos              6U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01651}01651 \textcolor{preprocessor}{\#define SAU\_SFSR\_SFARVALID\_Msk             (1UL << SAU\_SFSR\_SFARVALID\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01653}01653 \textcolor{preprocessor}{\#define SAU\_SFSR\_LSPERR\_Pos                 5U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01654}01654 \textcolor{preprocessor}{\#define SAU\_SFSR\_LSPERR\_Msk                (1UL << SAU\_SFSR\_LSPERR\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01656}01656 \textcolor{preprocessor}{\#define SAU\_SFSR\_INVTRAN\_Pos                4U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01657}01657 \textcolor{preprocessor}{\#define SAU\_SFSR\_INVTRAN\_Msk               (1UL << SAU\_SFSR\_INVTRAN\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01659}01659 \textcolor{preprocessor}{\#define SAU\_SFSR\_AUVIOL\_Pos                 3U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01660}01660 \textcolor{preprocessor}{\#define SAU\_SFSR\_AUVIOL\_Msk                (1UL << SAU\_SFSR\_AUVIOL\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01662}01662 \textcolor{preprocessor}{\#define SAU\_SFSR\_INVER\_Pos                  2U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01663}01663 \textcolor{preprocessor}{\#define SAU\_SFSR\_INVER\_Msk                 (1UL << SAU\_SFSR\_INVER\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01665}01665 \textcolor{preprocessor}{\#define SAU\_SFSR\_INVIS\_Pos                  1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01666}01666 \textcolor{preprocessor}{\#define SAU\_SFSR\_INVIS\_Msk                 (1UL << SAU\_SFSR\_INVIS\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01668}01668 \textcolor{preprocessor}{\#define SAU\_SFSR\_INVEP\_Pos                  0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01669}01669 \textcolor{preprocessor}{\#define SAU\_SFSR\_INVEP\_Msk                 (1UL }\textcolor{comment}{/*<< SAU\_SFSR\_INVEP\_Pos*/}\textcolor{preprocessor}{)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01672}01672 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01673}01673 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01674}01674 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01685}\mbox{\hyperlink{struct_f_p_u___type}{01685}} \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01686}01686 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01687}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaffae06cd6df5e9fe9a92994052fd3bec}{01687}}         uint32\_t RESERVED0[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01688}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga242040bad11980d6250848a44cc967e3}{01688}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga242040bad11980d6250848a44cc967e3}{FPCCR}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01689}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4fa83b560b046f9cec201c68fbe33507}{01689}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4fa83b560b046f9cec201c68fbe33507}{FPCAR}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01690}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga05a8c9a999e6ca4ff19f30c93ec50217}{01690}}   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga05a8c9a999e6ca4ff19f30c93ec50217}{FPDSCR}};                 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01691}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9b0103b438c8922eaea5624f71afbbc8}{01691}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9b0103b438c8922eaea5624f71afbbc8}{MVFR0}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01692}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0a610dc4212de3ce1ad62e9afa76c728}{01692}}   \mbox{\hyperlink{core__armv8mml_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\_\_IM}}  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0a610dc4212de3ce1ad62e9afa76c728}{MVFR1}};                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01693}01693 \} \mbox{\hyperlink{struct_f_p_u___type}{FPU\_Type}};}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01694}01694 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01695}01695 \textcolor{comment}{/* Floating-\/Point Context Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01696}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga4228a923ddf665f868e56b4b9e9bff7b}{01696}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_ASPEN\_Pos                31U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01697}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga309886ff6bbd25cb13c061c6683c6c0c}{01697}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_ASPEN\_Msk                (1UL << FPU\_FPCCR\_ASPEN\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01699}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gac7d70e051fe759ad8fed83bf5b5aebc1}{01699}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPEN\_Pos                30U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01700}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gaf4ab19de45df6522dd882bc116f938e9}{01700}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPEN\_Msk                (1UL << FPU\_FPCCR\_LSPEN\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01702}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga705368bf3c52b5bb4edfbcb3e2631e1c}{01702}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPENS\_Pos               29U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01703}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga73afcf0fe09c69e9625e11035cabb1c0}{01703}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPENS\_Msk               (1UL << FPU\_FPCCR\_LSPENS\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01705}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga0b97b2fdac794f4fddab1e4342e0c104}{01705}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_CLRONRET\_Pos             28U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01706}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gadedc12ec237657721a613c6f47abed6f}{01706}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_CLRONRET\_Msk             (1UL << FPU\_FPCCR\_CLRONRET\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01708}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gabb18ccf9d1b0a4bef3b0823f18eb96ba}{01708}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_CLRONRETS\_Pos            27U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01709}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga103d932807c15250d96711952878eeb2}{01709}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_CLRONRETS\_Msk            (1UL << FPU\_FPCCR\_CLRONRETS\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01711}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga624474f408fde177df519460775a74a1}{01711}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_TS\_Pos                   26U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01712}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga1377a5dfb4b9c6b18e379ac15e0dc23e}{01712}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_TS\_Msk                   (1UL << FPU\_FPCCR\_TS\_Pos)                      }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01714}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gac48b42e143b93411977dcb9086a5e4e4}{01714}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_UFRDY\_Pos                10U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01715}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga97c610927aab580cac3fb166f080b6a6}{01715}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_UFRDY\_Msk                (1UL << FPU\_FPCCR\_UFRDY\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01717}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gac90e551e3cfda27c089bf381acba5aa0}{01717}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_SPLIMVIOL\_Pos             9U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01718}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gaa5e511cae62f922a9a91af0972f7a5e6}{01718}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_SPLIMVIOL\_Msk            (1UL << FPU\_FPCCR\_SPLIMVIOL\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01720}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gae0a4effc79209d821ded517c2be326ba}{01720}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_MONRDY\_Pos                8U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01721}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga42067729a887081cf56b8fe1029be7a1}{01721}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_MONRDY\_Msk               (1UL << FPU\_FPCCR\_MONRDY\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01723}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga571354f040a9372c0ad0cb87e296ea7d}{01723}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_SFRDY\_Pos                 7U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01724}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga419a1e5609bbedf94f518c72214bddbc}{01724}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_SFRDY\_Msk                (1UL << FPU\_FPCCR\_SFRDY\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01726}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga6d633920f92c3ce4133d769701619b17}{01726}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_BFRDY\_Pos                 6U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01727}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gad349eb1323d8399d54a04c0bfd520cb2}{01727}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_BFRDY\_Msk                (1UL << FPU\_FPCCR\_BFRDY\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01729}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gaccdb481211629f9440431439231187f1}{01729}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_MMRDY\_Pos                 5U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01730}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gadedfaec9fdd07261573e823a4dcfb5c4}{01730}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_MMRDY\_Msk                (1UL << FPU\_FPCCR\_MMRDY\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01732}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gab12733991487acc2da41ca300fe36fb6}{01732}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_HFRDY\_Pos                 4U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01733}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gaf4beaa279abff34828344bd594fff8a1}{01733}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_HFRDY\_Msk                (1UL << FPU\_FPCCR\_HFRDY\_Pos)                   }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01735}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga0937d64c42374200af44b22e5b49fd26}{01735}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_THREAD\_Pos                3U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01736}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga8d18cd88336d63d4b1810383aa8da700}{01736}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_THREAD\_Msk               (1UL << FPU\_FPCCR\_THREAD\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01738}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga4123d3881e5342251f559cec19e23b4e}{01738}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_S\_Pos                     2U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01739}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga47d3d3b29514c7d7581cfcc304368cea}{01739}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_S\_Msk                    (1UL << FPU\_FPCCR\_S\_Pos)                       }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01741}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gaea663104375ce6be15470e3db294c92d}{01741}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_USER\_Pos                  1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01742}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga2eb70427eeaa7344196219cf5a8620a4}{01742}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_USER\_Msk                 (1UL << FPU\_FPCCR\_USER\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01744}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga803bf3f6d15b04deaad0801bee5b35ed}{01744}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPACT\_Pos                0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01745}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga86e7c2fa52ba65c3b535dfa33f2586eb}{01745}} \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPACT\_Msk               (1UL }\textcolor{comment}{/*<< FPU\_FPCCR\_LSPACT\_Pos*/}\textcolor{preprocessor}{)              }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01747}01747 \textcolor{comment}{/* Floating-\/Point Context Address Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01748}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gaf45377b7e45be8517ddbcf2028b80ae7}{01748}} \textcolor{preprocessor}{\#define FPU\_FPCAR\_ADDRESS\_Pos               3U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01749}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga517d89370c81325c5387b9c3085ac554}{01749}} \textcolor{preprocessor}{\#define FPU\_FPCAR\_ADDRESS\_Msk              (0x1FFFFFFFUL << FPU\_FPCAR\_ADDRESS\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01751}01751 \textcolor{comment}{/* Floating-\/Point Default Status Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01752}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga138f54bc002629ab3e4de814c58abb29}{01752}} \textcolor{preprocessor}{\#define FPU\_FPDSCR\_AHP\_Pos                 26U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01753}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gab2789cebebda5fda8c4e9d87e24f32be}{01753}} \textcolor{preprocessor}{\#define FPU\_FPDSCR\_AHP\_Msk                 (1UL << FPU\_FPDSCR\_AHP\_Pos)                    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01755}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga41776b80fa450ef2ea6d3fee89aa35f2}{01755}} \textcolor{preprocessor}{\#define FPU\_FPDSCR\_DN\_Pos                  25U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01756}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga40c2d4a297ca2ceffe174703a4ad17f6}{01756}} \textcolor{preprocessor}{\#define FPU\_FPDSCR\_DN\_Msk                  (1UL << FPU\_FPDSCR\_DN\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01758}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gab3c2fc96e312ba47b902d5f80d9b8575}{01758}} \textcolor{preprocessor}{\#define FPU\_FPDSCR\_FZ\_Pos                  24U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01759}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gaae7d901442d4af97c6d22939cffc8ad9}{01759}} \textcolor{preprocessor}{\#define FPU\_FPDSCR\_FZ\_Msk                  (1UL << FPU\_FPDSCR\_FZ\_Pos)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01761}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga7aeedf36be8f170dd3e276028e8e29ed}{01761}} \textcolor{preprocessor}{\#define FPU\_FPDSCR\_RMode\_Pos               22U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01762}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga449beb50211f8e97df6b2640c82c4741}{01762}} \textcolor{preprocessor}{\#define FPU\_FPDSCR\_RMode\_Msk               (3UL << FPU\_FPDSCR\_RMode\_Pos)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01764}01764 \textcolor{comment}{/* Media and FP Feature Register 0 Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01765}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga1ebcc9076f08013f0ea814540df03e82}{01765}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_rounding\_modes\_Pos    28U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01766}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gae6dc9339ac72227d5d54360bb9fbef1b}{01766}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_rounding\_modes\_Msk    (0xFUL << FPU\_MVFR0\_FP\_rounding\_modes\_Pos)     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01768}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gabbf83a918536ebf10889cee71a0404c7}{01768}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_Short\_vectors\_Pos        24U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01769}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gabf261a72023fdfc64f32c6b21d55c5b9}{01769}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_Short\_vectors\_Msk        (0xFUL << FPU\_MVFR0\_Short\_vectors\_Pos)         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01771}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga176c85453ba03257bf263adec05f7344}{01771}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_Square\_root\_Pos          20U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01772}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga3ec0bfec1640bdaf9dff027f275b446d}{01772}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_Square\_root\_Msk          (0xFUL << FPU\_MVFR0\_Square\_root\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01774}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga167be203091e6cc7d00ad40ca48c4396}{01774}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_Divide\_Pos               16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01775}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gaeb7370768c6cdf06f8a15c86c6102ed2}{01775}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_Divide\_Msk               (0xFUL << FPU\_MVFR0\_Divide\_Pos)                }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01777}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga5c0715c41c4470f8bb0b6dcd34707f1c}{01777}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_excep\_trapping\_Pos    12U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01778}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga29bbddd679e821e050699fda23e6c85e}{01778}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_excep\_trapping\_Msk    (0xFUL << FPU\_MVFR0\_FP\_excep\_trapping\_Pos)     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01780}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga461e26147be0c39402a78cb6249e8f84}{01780}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_Double\_precision\_Pos      8U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01781}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga3f2c8c6c759ffe70f548a165602ea901}{01781}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_Double\_precision\_Msk     (0xFUL << FPU\_MVFR0\_Double\_precision\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01783}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga1b4e9fe31992b1495c7a158747d42571}{01783}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_Single\_precision\_Pos      4U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01784}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga95008f205c9d25e4ffebdbdc50d5ae44}{01784}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_Single\_precision\_Msk     (0xFUL << FPU\_MVFR0\_Single\_precision\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01786}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gaa1de44af3e3162c8c176a57564611618}{01786}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_A\_SIMD\_registers\_Pos      0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01787}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga118f13f9562805356e92b5ad52573021}{01787}} \textcolor{preprocessor}{\#define FPU\_MVFR0\_A\_SIMD\_registers\_Msk     (0xFUL }\textcolor{comment}{/*<< FPU\_MVFR0\_A\_SIMD\_registers\_Pos*/}\textcolor{preprocessor}{)  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01789}01789 \textcolor{comment}{/* Media and FP Feature Register 1 Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01790}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga68c53771f02f4c73122a7b40796549cc}{01790}} \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_fused\_MAC\_Pos         28U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01791}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gaf5129ab18948ff573a1ab29f0be47bc2}{01791}} \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_fused\_MAC\_Msk         (0xFUL << FPU\_MVFR1\_FP\_fused\_MAC\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01793}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga02ceac0abcbdc8670633056bec005bfd}{01793}} \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_HPFP\_Pos              24U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01794}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gafe29dd327ed3b723b3f01759568e116d}{01794}} \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_HPFP\_Msk              (0xFUL << FPU\_MVFR1\_FP\_HPFP\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01796}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gae34d7ce42e50e2f1ea3e654fd3ba690a}{01796}} \textcolor{preprocessor}{\#define FPU\_MVFR1\_D\_NaN\_mode\_Pos            4U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01797}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gad6af7c4632dba5a417307d456fe9b8a7}{01797}} \textcolor{preprocessor}{\#define FPU\_MVFR1\_D\_NaN\_mode\_Msk           (0xFUL << FPU\_MVFR1\_D\_NaN\_mode\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01799}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga7faa5bfa85036f8511793234cbbc2409}{01799}} \textcolor{preprocessor}{\#define FPU\_MVFR1\_FtZ\_mode\_Pos              0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01800}\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_gac566bde39a7afcceffbb21d830c269c1}{01800}} \textcolor{preprocessor}{\#define FPU\_MVFR1\_FtZ\_mode\_Msk             (0xFUL }\textcolor{comment}{/*<< FPU\_MVFR1\_FtZ\_mode\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01815}01815 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01816}01816 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01817}01817   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t DHCSR;                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01818}01818   \mbox{\hyperlink{core__armv8mml_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}}  uint32\_t DCRSR;                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01819}01819   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t DCRDR;                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01820}01820   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t DEMCR;                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01821}01821         uint32\_t RESERVED4[1U];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01822}01822   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t DAUTHCTRL;              }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01823}01823   \mbox{\hyperlink{core__armv8mml_8h_ab6caba5853a60a17e8e04499b52bf691}{\_\_IOM}} uint32\_t DSCSR;                  }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01824}01824 \} \mbox{\hyperlink{struct_core_debug___type}{CoreDebug\_Type}};}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01825}01825 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01826}01826 \textcolor{comment}{/* Debug Halting Control and Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01827}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac91280edd0ce932665cf75a23d11d842}{01827}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_DBGKEY\_Pos         16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01828}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1ce997cee15edaafe4aed77751816ffc}{01828}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_DBGKEY\_Msk         (0xFFFFUL << CoreDebug\_DHCSR\_DBGKEY\_Pos)       }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01830}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf6498d32dbe23b8d95a12d2fbc0a65f8}{01830}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos   26U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01831}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gabe3254d40aaa482987ff31584d2a3240}{01831}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk   (1UL << CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos)      }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01833}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6f934c5427ea057394268e541fa97753}{01833}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos     25U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01834}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac474394bcceb31a8e09566c90b3f8922}{01834}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk     (1UL << CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01836}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2328118f8b3574c871a53605eb17e730}{01836}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos    24U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01837}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga89dceb5325f6bcb36a0473d65fbfcfa6}{01837}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk    (1UL << CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos)       }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01839}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2900dd56a988a4ed27ad664d5642807e}{01839}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_LOCKUP\_Pos       19U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01840}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga7b67e4506d7f464ef5dafd6219739756}{01840}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_LOCKUP\_Msk       (1UL << CoreDebug\_DHCSR\_S\_LOCKUP\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01842}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga349ccea33accc705595624c2d334fbcb}{01842}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_SLEEP\_Pos        18U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01843}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga98d51538e645c2c1a422279cd85a0a25}{01843}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_SLEEP\_Msk        (1UL << CoreDebug\_DHCSR\_S\_SLEEP\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01845}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga760a9a0d7f39951dc3f07d01f1f64772}{01845}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_HALT\_Pos         17U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01846}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9f881ade3151a73bc5b02b73fe6473ca}{01846}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_HALT\_Msk         (1UL << CoreDebug\_DHCSR\_S\_HALT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01848}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga20a71871ca8768019c51168c70c3f41d}{01848}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_REGRDY\_Pos       16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01849}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac4cd6f3178de48f473d8903e8c847c07}{01849}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_REGRDY\_Msk       (1UL << CoreDebug\_DHCSR\_S\_REGRDY\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01851}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga85747214e2656df6b05ec72e4d22bd6d}{01851}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos     5U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01852}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga53aa99b2e39a67622f3b9973e079c2b4}{01852}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk    (1UL << CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos)       }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01854}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga0d2907400eb948a4ea3886ca083ec8e3}{01854}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_MASKINTS\_Pos      3U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01855}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga77fe1ef3c4a729c1c82fb62a94a51c31}{01855}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_MASKINTS\_Msk     (1UL << CoreDebug\_DHCSR\_C\_MASKINTS\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01857}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae1fc39e80de54c0339cbb1b298a9f0f9}{01857}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_STEP\_Pos          2U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01858}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae6bda72fbd32cc5734ff3542170dc00d}{01858}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_STEP\_Msk         (1UL << CoreDebug\_DHCSR\_C\_STEP\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01860}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaddf1d43f8857e4efc3dc4e6b15509692}{01860}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_HALT\_Pos          1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01861}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1d905a3aa594eb2e8bb78bcc4da05b3f}{01861}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_HALT\_Msk         (1UL << CoreDebug\_DHCSR\_C\_HALT\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01863}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab557abb5b172b74d2cf44efb9d824e4e}{01863}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos       0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01864}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab815c741a4fc2a61988cd2fb7594210b}{01864}} \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk      (1UL }\textcolor{comment}{/*<< CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos*/}\textcolor{preprocessor}{)     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01866}01866 \textcolor{comment}{/* Debug Core Register Selector Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01867}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga51e75942fc0614bc9bb2c0e96fcdda9a}{01867}} \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGWnR\_Pos         16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01868}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1eef4992d8f84bc6c0dffed1c87f90a5}{01868}} \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGWnR\_Msk         (1UL << CoreDebug\_DCRSR\_REGWnR\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01870}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga52182c8a9f63a52470244c0bc2064f7b}{01870}} \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGSEL\_Pos          0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01871}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga17cafbd72b55030219ce5609baa7c01d}{01871}} \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGSEL\_Msk         (0x1FUL }\textcolor{comment}{/*<< CoreDebug\_DCRSR\_REGSEL\_Pos*/}\textcolor{preprocessor}{)     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01873}01873 \textcolor{comment}{/* Debug Exception and Monitor Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01874}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga6ff2102b98f86540224819a1b767ba39}{01874}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_TRCENA\_Pos         24U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01875}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga5e99652c1df93b441257389f49407834}{01875}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_TRCENA\_Msk         (1UL << CoreDebug\_DEMCR\_TRCENA\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01877}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga341020a3b7450416d72544eaf8e57a64}{01877}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_REQ\_Pos        19U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01878}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gae6384cbe8045051186d13ef9cdeace95}{01878}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_REQ\_Msk        (1UL << CoreDebug\_DEMCR\_MON\_REQ\_Pos)           }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01880}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9ae10710684e14a1a534e785ef390e1b}{01880}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_STEP\_Pos       18U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01881}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2ded814556de96fc369de7ae9a7ceb98}{01881}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_STEP\_Msk       (1UL << CoreDebug\_DEMCR\_MON\_STEP\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01883}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1e2f706a59e0d8131279af1c7e152f8d}{01883}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_PEND\_Pos       17U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01884}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga68ec55930269fab78e733dcfa32392f8}{01884}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_PEND\_Msk       (1UL << CoreDebug\_DEMCR\_MON\_PEND\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01886}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga802829678f6871863ae9ecf60a10425c}{01886}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_EN\_Pos         16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01887}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac2b46b9b65bf8d23027f255fc9641977}{01887}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_EN\_Msk         (1UL << CoreDebug\_DEMCR\_MON\_EN\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01889}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaed9f42053031a9a30cd8054623304c0a}{01889}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_HARDERR\_Pos     10U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01890}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga803fc98c5bb85f10f0347b23794847d1}{01890}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_HARDERR\_Msk     (1UL << CoreDebug\_DEMCR\_VC\_HARDERR\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01892}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga22079a6e436f23b90308be97e19cf07e}{01892}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_INTERR\_Pos       9U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01893}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gad6815d8e3df302d2f0ff2c2c734ed29a}{01893}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_INTERR\_Msk      (1UL << CoreDebug\_DEMCR\_VC\_INTERR\_Pos)         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01895}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gab8e3d8f0f9590a51bbf10f6da3ad6933}{01895}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_BUSERR\_Pos       8U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01896}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9d29546aefe3ca8662a7fe48dd4a5b2b}{01896}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_BUSERR\_Msk      (1UL << CoreDebug\_DEMCR\_VC\_BUSERR\_Pos)         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01898}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga16f0d3d2ce1e1e8cd762d938ac56c4ac}{01898}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_STATERR\_Pos      7U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01899}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaa38b947d77672c48bba1280c0a642e19}{01899}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_STATERR\_Msk     (1UL << CoreDebug\_DEMCR\_VC\_STATERR\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01901}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga10fc7c53bca904c128bc8e1a03072d50}{01901}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CHKERR\_Pos       6U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01902}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga2f98b461d19746ab2febfddebb73da6f}{01902}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CHKERR\_Msk      (1UL << CoreDebug\_DEMCR\_VC\_CHKERR\_Pos)         }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01904}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gac9d13eb2add61f610d5ced1f7ad2adf8}{01904}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos      5U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01905}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga03ee58b1b02fdbf21612809034562f1c}{01905}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk     (1UL << CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos)        }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01907}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga444454f7c7748e76cd76c3809c887c41}{01907}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_MMERR\_Pos        4U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01908}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gad420a9b60620584faaca6289e83d3a87}{01908}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_MMERR\_Msk       (1UL << CoreDebug\_DEMCR\_VC\_MMERR\_Pos)          }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01910}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga9fcf09666f7063a7303117aa32a85d5a}{01910}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CORERESET\_Pos    0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01911}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga906476e53c1e1487c30f3a1181df9e30}{01911}} \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CORERESET\_Msk   (1UL }\textcolor{comment}{/*<< CoreDebug\_DEMCR\_VC\_CORERESET\_Pos*/}\textcolor{preprocessor}{)  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01913}01913 \textcolor{comment}{/* Debug Authentication Control Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01914}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaf733a36e6b4717a604f7d77c05dfceb4}{01914}} \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos  3U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01915}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gadad0bf68d32cba49c1ea7534122c2752}{01915}} \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk (1UL << CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos)    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01917}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga866734a8e4bec2d6cf091e265c6c0f3d}{01917}} \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos  2U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01918}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaabb5d6c750c9ec50254134ece2111dcd}{01918}} \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk (1UL << CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos)    }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01920}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3caef9790e4e2ccbfea77d55315ad59f}{01920}} \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos   1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01921}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga1570f149a0f89f70fc2644a5842cbcb4}{01921}} \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk  (1UL << CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos)     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01923}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga587610b7ac18292de47bf9d675b0b88c}{01923}} \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos   0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01924}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaa043fd13768d57be320c682ca1c9b234}{01924}} \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk  (1UL }\textcolor{comment}{/*<< CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos*/}\textcolor{preprocessor}{) }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01926}01926 \textcolor{comment}{/* Debug Security Control and Status Register Definitions */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01927}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga4be5d0f8af5d7d8ec04bde78ce18e10e}{01927}} \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_CDS\_Pos            16U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01928}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga083417245e1aa40e84a2b12433a15a6b}{01928}} \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_CDS\_Msk            (1UL << CoreDebug\_DSCSR\_CDS\_Pos)               }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01930}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga7450603163415ab4d4e4a7a767879eae}{01930}} \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_SBRSEL\_Pos          1U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01931}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_gaaffe28a24f05446e55ba3d75bb6f4cd0}{01931}} \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_SBRSEL\_Msk         (1UL << CoreDebug\_DSCSR\_SBRSEL\_Pos)            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01933}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga3eb88e444b678057db1b59272eebb1ad}{01933}} \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_SBRSELEN\_Pos        0U                                            }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01934}\mbox{\hyperlink{group___c_m_s_i_s___core_debug_ga5e5ed94cac1139165af161c008881805}{01934}} \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_SBRSELEN\_Msk       (1UL }\textcolor{comment}{/*<< CoreDebug\_DSCSR\_SBRSELEN\_Pos*/}\textcolor{preprocessor}{)      }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01952}\mbox{\hyperlink{group___c_m_s_i_s__core__bitfield_ga286e3b913dbd236c7f48ea70c8821f4e}{01952}} \textcolor{preprocessor}{\#define \_VAL2FLD(field, value)    (((uint32\_t)(value) << field \#\# \_Pos) \& field \#\# \_Msk)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01953}01953 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01960}\mbox{\hyperlink{group___c_m_s_i_s__core__bitfield_ga139b6e261c981f014f386927ca4a8444}{01960}} \textcolor{preprocessor}{\#define \_FLD2VAL(field, value)    (((uint32\_t)(value) \& field \#\# \_Msk) >> field \#\# \_Pos)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01961}01961 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01972}01972 \textcolor{comment}{/* Memory mapping of Core Hardware */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01973}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga3c14ed93192c8d9143322bbf77ebf770}{01973}} \textcolor{preprocessor}{  \#define SCS\_BASE            (0xE000E000UL)                             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01974}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gadd76251e412a195ec0a8f47227a8359e}{01974}} \textcolor{preprocessor}{  \#define ITM\_BASE            (0xE0000000UL)                             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01975}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gafdab534f961bf8935eb456cb7700dcd2}{01975}} \textcolor{preprocessor}{  \#define DWT\_BASE            (0xE0001000UL)                             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01976}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga2b1eeff850a7e418844ca847145a1a68}{01976}} \textcolor{preprocessor}{  \#define TPI\_BASE            (0xE0040000UL)                             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01977}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga680604dbcda9e9b31a1639fcffe5230b}{01977}} \textcolor{preprocessor}{  \#define CoreDebug\_BASE      (0xE000EDF0UL)                             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01978}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga58effaac0b93006b756d33209e814646}{01978}} \textcolor{preprocessor}{  \#define SysTick\_BASE        (SCS\_BASE +  0x0010UL)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01979}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaa0288691785a5f868238e0468b39523d}{01979}} \textcolor{preprocessor}{  \#define NVIC\_BASE           (SCS\_BASE +  0x0100UL)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01980}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gad55a7ddb8d4b2398b0c1cfec76c0d9fd}{01980}} \textcolor{preprocessor}{  \#define SCB\_BASE            (SCS\_BASE +  0x0D00UL)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01982}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga9fe0cd2eef83a8adad94490d9ecca63f}{01982}} \textcolor{preprocessor}{  \#define SCnSCB              ((SCnSCB\_Type    *)     SCS\_BASE         ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01983}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{01983}} \textcolor{preprocessor}{  \#define SCB                 ((SCB\_Type       *)     SCB\_BASE         ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01984}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{01984}} \textcolor{preprocessor}{  \#define SysTick             ((SysTick\_Type   *)     SysTick\_BASE     ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01985}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{01985}} \textcolor{preprocessor}{  \#define NVIC                ((NVIC\_Type      *)     NVIC\_BASE        ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01986}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{01986}} \textcolor{preprocessor}{  \#define ITM                 ((ITM\_Type       *)     ITM\_BASE         ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01987}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabbe5a060185e1d5afa3f85b14e10a6ce}{01987}} \textcolor{preprocessor}{  \#define DWT                 ((DWT\_Type       *)     DWT\_BASE         ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01988}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga8b4dd00016aed25a0ea54e9a9acd1239}{01988}} \textcolor{preprocessor}{  \#define TPI                 ((TPI\_Type       *)     TPI\_BASE         ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01989}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gab6e30a2b802d9021619dbb0be7f5d63d}{01989}} \textcolor{preprocessor}{  \#define CoreDebug           ((CoreDebug\_Type *)     CoreDebug\_BASE   ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01991}01991 \textcolor{preprocessor}{  \#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01992}01992 \textcolor{preprocessor}{    \#define MPU\_BASE          (SCS\_BASE +  0x0D90UL)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01993}01993 \textcolor{preprocessor}{    \#define MPU               ((MPU\_Type       *)     MPU\_BASE         ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01994}01994 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01995}01995 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01996}01996 \textcolor{preprocessor}{  \#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01997}01997 \textcolor{preprocessor}{    \#define SAU\_BASE          (SCS\_BASE +  0x0DD0UL)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01998}01998 \textcolor{preprocessor}{    \#define SAU               ((SAU\_Type       *)     SAU\_BASE         ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l01999}01999 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02000}02000 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02001}\mbox{\hyperlink{group___c_m_s_i_s__core__base_ga4dcad4027118c098c07bcd575f1fbb28}{02001}} \textcolor{preprocessor}{  \#define FPU\_BASE            (SCS\_BASE +  0x0F30UL)                     }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02002}\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabc7c93f2594e85ece1e1a24f10591428}{02002}} \textcolor{preprocessor}{  \#define FPU                 ((FPU\_Type       *)     FPU\_BASE         ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02004}02004 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02005}02005 \textcolor{preprocessor}{  \#define SCS\_BASE\_NS         (0xE002E000UL)                             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02006}02006 \textcolor{preprocessor}{  \#define CoreDebug\_BASE\_NS   (0xE002EDF0UL)                             }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02007}02007 \textcolor{preprocessor}{  \#define SysTick\_BASE\_NS     (SCS\_BASE\_NS +  0x0010UL)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02008}02008 \textcolor{preprocessor}{  \#define NVIC\_BASE\_NS        (SCS\_BASE\_NS +  0x0100UL)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02009}02009 \textcolor{preprocessor}{  \#define SCB\_BASE\_NS         (SCS\_BASE\_NS +  0x0D00UL)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02011}02011 \textcolor{preprocessor}{  \#define SCnSCB\_NS           ((SCnSCB\_Type    *)     SCS\_BASE\_NS      ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02012}02012 \textcolor{preprocessor}{  \#define SCB\_NS              ((SCB\_Type       *)     SCB\_BASE\_NS      ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02013}02013 \textcolor{preprocessor}{  \#define SysTick\_NS          ((SysTick\_Type   *)     SysTick\_BASE\_NS  ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02014}02014 \textcolor{preprocessor}{  \#define NVIC\_NS             ((NVIC\_Type      *)     NVIC\_BASE\_NS     ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02015}02015 \textcolor{preprocessor}{  \#define CoreDebug\_NS        ((CoreDebug\_Type *)     CoreDebug\_BASE\_NS) }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02017}02017 \textcolor{preprocessor}{  \#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02018}02018 \textcolor{preprocessor}{    \#define MPU\_BASE\_NS       (SCS\_BASE\_NS +  0x0D90UL)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02019}02019 \textcolor{preprocessor}{    \#define MPU\_NS            ((MPU\_Type       *)     MPU\_BASE\_NS      ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02020}02020 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02021}02021 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02022}02022 \textcolor{preprocessor}{  \#define FPU\_BASE\_NS         (SCS\_BASE\_NS +  0x0F30UL)                  }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02023}02023 \textcolor{preprocessor}{  \#define FPU\_NS              ((FPU\_Type       *)     FPU\_BASE\_NS      ) }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02025}02025 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02030}02030 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02031}02031 \textcolor{comment}{ *                Hardware Abstraction Layer}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02032}02032 \textcolor{comment}{  Core Function Interface contains:}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02033}02033 \textcolor{comment}{  -\/ Core NVIC Functions}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02034}02034 \textcolor{comment}{  -\/ Core SysTick Functions}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02035}02035 \textcolor{comment}{  -\/ Core Debug Functions}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02036}02036 \textcolor{comment}{  -\/ Core Register Access Functions}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02037}02037 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02044}02044 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#   NVIC functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02052}02052 \textcolor{preprocessor}{\#ifdef CMSIS\_NVIC\_VIRTUAL}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02053}02053 \textcolor{preprocessor}{  \#ifndef CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02054}02054 \textcolor{preprocessor}{    \#define CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE "{}cmsis\_nvic\_virtual.h"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02055}02055 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02056}02056 \textcolor{preprocessor}{  \#include CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02057}02057 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02058}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0e798d5aec68cdd8263db86a76df788f}{02058}} \textcolor{preprocessor}{  \#define NVIC\_SetPriorityGrouping    \_\_NVIC\_SetPriorityGrouping}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02059}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga4eeb9214f2264fc23c34ad5de2d3fa11}{02059}} \textcolor{preprocessor}{  \#define NVIC\_GetPriorityGrouping    \_\_NVIC\_GetPriorityGrouping}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02060}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga57b3064413dbc7459d9646020fdd8bef}{02060}} \textcolor{preprocessor}{  \#define NVIC\_EnableIRQ              \_\_NVIC\_EnableIRQ}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02061}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga857de13232ec65dd15087eaa15bc4a69}{02061}} \textcolor{preprocessor}{  \#define NVIC\_GetEnableIRQ           \_\_NVIC\_GetEnableIRQ}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02062}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga73b4e251f59cab4e9a5e234aac02ae57}{02062}} \textcolor{preprocessor}{  \#define NVIC\_DisableIRQ             \_\_NVIC\_DisableIRQ}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02063}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gac608957a239466e9e0cbc30aa64feb3b}{02063}} \textcolor{preprocessor}{  \#define NVIC\_GetPendingIRQ          \_\_NVIC\_GetPendingIRQ}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02064}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga2b47e2e52cf5c48a5c3348636434b3ac}{02064}} \textcolor{preprocessor}{  \#define NVIC\_SetPendingIRQ          \_\_NVIC\_SetPendingIRQ}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02065}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga590cf113000a079b1f0ea3dcd5b5316c}{02065}} \textcolor{preprocessor}{  \#define NVIC\_ClearPendingIRQ        \_\_NVIC\_ClearPendingIRQ}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02066}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga58ad3f352f832235ab3b192ff4745320}{02066}} \textcolor{preprocessor}{  \#define NVIC\_GetActive              \_\_NVIC\_GetActive}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02067}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae0e9d0e2f7b6133828c71b57d4941c35}{02067}} \textcolor{preprocessor}{  \#define NVIC\_SetPriority            \_\_NVIC\_SetPriority}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02068}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaf59b9d0a791d2157abb319753953eceb}{02068}} \textcolor{preprocessor}{  \#define NVIC\_GetPriority            \_\_NVIC\_GetPriority}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02069}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga6aa0367d3642575610476bf0366f0c48}{02069}} \textcolor{preprocessor}{  \#define NVIC\_SystemReset            \_\_NVIC\_SystemReset}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02070}02070 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CMSIS\_NVIC\_VIRTUAL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02071}02071 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02072}02072 \textcolor{preprocessor}{\#ifdef CMSIS\_VECTAB\_VIRTUAL}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02073}02073 \textcolor{preprocessor}{  \#ifndef CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02074}02074 \textcolor{preprocessor}{    \#define CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE "{}cmsis\_vectab\_virtual.h"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02075}02075 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02076}02076 \textcolor{preprocessor}{  \#include CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02077}02077 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02078}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga804af63bb4c4c317387897431814775d}{02078}} \textcolor{preprocessor}{  \#define NVIC\_SetVector              \_\_NVIC\_SetVector}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02079}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga955eb1c33a3dcc62af11a8385e8c0fc8}{02079}} \textcolor{preprocessor}{  \#define NVIC\_GetVector              \_\_NVIC\_GetVector}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02080}02080 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* (CMSIS\_VECTAB\_VIRTUAL) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02081}02081 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02082}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga8045d905a5ca57437d8e6f71ffcb6df5}{02082}} \textcolor{preprocessor}{\#define NVIC\_USER\_IRQ\_OFFSET          16}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02083}02083 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02084}02084 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02085}02085 \textcolor{comment}{/* Special LR values for Secure/Non-\/Secure call handling and exception handling                                               */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02086}02086 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02087}02087 \textcolor{comment}{/* Function Return Payload (from ARMv8-\/M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02088}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gabaa62910bf89acc186ae998c611e64ab}{02088}} \textcolor{preprocessor}{\#define FNC\_RETURN                 (0xFEFFFFFFUL)     }\textcolor{comment}{/* bit [0] ignored when processing a branch                             */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02089}02089 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02090}02090 \textcolor{comment}{/* The following EXC\_RETURN mask values are used to evaluate the LR on exception entry */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02091}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga99e0c1c19f050880a8bd827a7f420bec}{02091}} \textcolor{preprocessor}{\#define EXC\_RETURN\_PREFIX          (0xFF000000UL)     }\textcolor{comment}{/* bits [31:24] set to indicate an EXC\_RETURN value                     */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02092}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga88711355d0196b1ffeb18c33e2c95360}{02092}} \textcolor{preprocessor}{\#define EXC\_RETURN\_S               (0x00000040UL)     }\textcolor{comment}{/* bit [6] stack used to push registers: 0=Non-\/secure 1=Secure          */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02093}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0a0f2c03b4aef2c02bdae044bda1324b}{02093}} \textcolor{preprocessor}{\#define EXC\_RETURN\_DCRS            (0x00000020UL)     }\textcolor{comment}{/* bit [5] stacking rules for called registers: 0=skipped 1=saved       */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02094}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga342b51c3eec59822bf206e24ef881a9e}{02094}} \textcolor{preprocessor}{\#define EXC\_RETURN\_FTYPE           (0x00000010UL)     }\textcolor{comment}{/* bit [4] allocate stack for floating-\/point context: 0=done 1=skipped  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02095}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gabb65f847769a7807395b2739cc9702d0}{02095}} \textcolor{preprocessor}{\#define EXC\_RETURN\_MODE            (0x00000008UL)     }\textcolor{comment}{/* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02096}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga686922b26c29eac540f53a6213627466}{02096}} \textcolor{preprocessor}{\#define EXC\_RETURN\_SPSEL           (0x00000002UL)     }\textcolor{comment}{/* bit [1] stack pointer used to restore context: 0=MSP 1=PSP           */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02097}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gac939dbf69d3063c76a28516a4ae84db7}{02097}} \textcolor{preprocessor}{\#define EXC\_RETURN\_ES              (0x00000001UL)     }\textcolor{comment}{/* bit [0] security state exception was taken to: 0=Non-\/secure 1=Secure */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02098}02098 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02099}02099 \textcolor{comment}{/* Integrity Signature (from ARMv8-\/M Architecture Reference Manual) for exception context stacking                            */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02100}02100 \textcolor{preprocessor}{\#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)  }\textcolor{comment}{/* Value for processors with floating-\/point extension:                  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02101}02101 \textcolor{preprocessor}{\#define EXC\_INTEGRITY\_SIGNATURE     (0xFEFA125AUL)     }\textcolor{comment}{/* bit [0] SFTC must match LR bit[4] EXC\_RETURN\_FTYPE                   */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02102}02102 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02103}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga7d1b21b2d863ccd9e23a3295b3173155}{02103}} \textcolor{preprocessor}{\#define EXC\_INTEGRITY\_SIGNATURE     (0xFEFA125BUL)     }\textcolor{comment}{/* Value for processors without floating-\/point extension                */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02104}02104 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02105}02105 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02106}02106 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02116}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gafc94dcbaee03e4746ade1f5bb9aaa56d}{02116}} \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gafc94dcbaee03e4746ade1f5bb9aaa56d}{\_\_NVIC\_SetPriorityGrouping}}(uint32\_t PriorityGroup)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02117}02117 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02118}02118   uint32\_t reg\_value;}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02119}02119   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07UL);             \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02120}02120 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02121}02121   reg\_value  =  \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR;                                                   \textcolor{comment}{/* read old register configuration    */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02122}02122   reg\_value \&= \string~((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22}{SCB\_AIRCR\_VECTKEY\_Msk}} | \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}})); \textcolor{comment}{/* clear bits to change               */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02123}02123   reg\_value  =  (reg\_value                                   |}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02124}02124                 ((uint32\_t)0x5FAUL << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}}) |}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02125}02125                 (PriorityGroupTmp << 8U)                      );              \textcolor{comment}{/* Insert write key and priorty group */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02126}02126   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR =  reg\_value;}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02127}02127 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02128}02128 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02129}02129 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02135}\mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga9b894af672df4373eb637f8288845c05}{02135}} \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga9b894af672df4373eb637f8288845c05}{\_\_NVIC\_GetPriorityGrouping}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02136}02136 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02137}02137   \textcolor{keywordflow}{return} ((uint32\_t)((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}}) >> \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaca155deccdeca0f2c76b8100d24196c8}{SCB\_AIRCR\_PRIGROUP\_Pos}}));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02138}02138 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02139}02139 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02140}02140 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02147}02147 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga71227e1376cde11eda03fcb62f1b33ea}{\_\_NVIC\_EnableIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02148}02148 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02149}02149   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02150}02150   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02151}02151     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02152}02152   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02153}02153 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02154}02154 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02155}02155 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02164}02164 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaaeb5e7cc0eaad4e2817272e7bf742083}{\_\_NVIC\_GetEnableIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02165}02165 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02166}02166   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02167}02167   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02168}02168     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02169}02169   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02170}02170   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02171}02171   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02172}02172     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02173}02173   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02174}02174 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02175}02175 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02176}02176 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02183}02183 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae016e4c1986312044ee768806537d52f}{\_\_NVIC\_DisableIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02184}02184 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02185}02185   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02186}02186   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02187}02187     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICER[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02188}02188     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga7fe277f5385d23b9c44b2cbda1577ce9}{\_\_DSB}}();}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02189}02189     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gae26c2b3961e702aeabc24d4984ebd369}{\_\_ISB}}();}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02190}02190   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02191}02191 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02192}02192 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02193}02193 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02202}02202 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga5a92ca5fa801ad7adb92be7257ab9694}{\_\_NVIC\_GetPendingIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02203}02203 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02204}02204   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02205}02205   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02206}02206     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02207}02207   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02208}02208   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02209}02209   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02210}02210     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02211}02211   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02212}02212 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02213}02213 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02214}02214 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02221}02221 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaabefdd4b790b9a7308929938c0c1e1ad}{\_\_NVIC\_SetPendingIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02222}02222 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02223}02223   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02224}02224   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02225}02225     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02226}02226   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02227}02227 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02228}02228 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02229}02229 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02236}02236 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga562a86dbdf14827d0fee8fdafb04d191}{\_\_NVIC\_ClearPendingIRQ}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02237}02237 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02238}02238   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02239}02239   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02240}02240     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICPR[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02241}02241   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02242}02242 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02243}02243 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02244}02244 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02253}02253 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaa2837003c28c45abf193fe5e8d27f593}{\_\_NVIC\_GetActive}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02254}02254 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02255}02255   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02256}02256   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02257}02257     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IABR[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02258}02258   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02259}02259   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02260}02260   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02261}02261     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02262}02262   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02263}02263 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02264}02264 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02265}02265 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02266}02266 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02275}02275 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t NVIC\_GetTargetState(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02276}02276 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02277}02277   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02278}02278   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02279}02279     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02280}02280   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02281}02281   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02282}02282   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02283}02283     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02284}02284   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02285}02285 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02286}02286 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02287}02287 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02296}02296 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t NVIC\_SetTargetState(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02297}02297 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02298}02298   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02299}02299   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02300}02300     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)IRQn) >> 5UL)] |=  ((uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL)));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02301}02301     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02302}02302   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02303}02303   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02304}02304   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02305}02305     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02306}02306   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02307}02307 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02308}02308 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02309}02309 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02318}02318 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t NVIC\_ClearTargetState(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02319}02319 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02320}02320   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02321}02321   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02322}02322     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)IRQn) >> 5UL)] \&= \string~((uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL)));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02323}02323     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02324}02324   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02325}02325   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02326}02326   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02327}02327     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02328}02328   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02329}02329 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02330}02330 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02331}02331 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02332}02332 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02342}02342 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga505338e23563a9c074910fb14e7d45fd}{\_\_NVIC\_SetPriority}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t priority)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02343}02343 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02344}02344   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02345}02345   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02346}02346     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IPR[((uint32\_t)IRQn)]               = (uint8\_t)((priority << (8U -\/ \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL);}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02347}02347   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02348}02348   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02349}02349   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02350}02350     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHPR[(((uint32\_t)IRQn) \& 0xFUL)-\/4UL] = (uint8\_t)((priority << (8U -\/ \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL);}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02351}02351   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02352}02352 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02353}02353 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02354}02354 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02364}02364 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaeb9dc99c8e7700668813144261b0bc73}{\_\_NVIC\_GetPriority}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02365}02365 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02366}02366 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02367}02367   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02368}02368   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02369}02369     \textcolor{keywordflow}{return}(((uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IPR[((uint32\_t)IRQn)]               >> (8U -\/ \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02370}02370   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02371}02371   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02372}02372   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02373}02373     \textcolor{keywordflow}{return}(((uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHPR[(((uint32\_t)IRQn) \& 0xFUL)-\/4UL] >> (8U -\/ \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02374}02374   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02375}02375 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02376}02376 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02377}02377 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02389}02389 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gadb94ac5d892b376e4f3555ae0418ebac}{NVIC\_EncodePriority}} (uint32\_t PriorityGroup, uint32\_t PreemptPriority, uint32\_t SubPriority)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02390}02390 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02391}02391   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07UL);   \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02392}02392   uint32\_t PreemptPriorityBits;}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02393}02393   uint32\_t SubPriorityBits;}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02394}02394 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02395}02395   PreemptPriorityBits = ((7UL -\/ PriorityGroupTmp) > (uint32\_t)(\mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) ? (uint32\_t)(\mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) : (uint32\_t)(7UL -\/ PriorityGroupTmp);}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02396}02396   SubPriorityBits     = ((PriorityGroupTmp + (uint32\_t)(\mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) < (uint32\_t)7UL) ? (uint32\_t)0UL : (uint32\_t)((PriorityGroupTmp -\/ 7UL) + (uint32\_t)(\mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02397}02397 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02398}02398   \textcolor{keywordflow}{return} (}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02399}02399            ((PreemptPriority \& (uint32\_t)((1UL << (PreemptPriorityBits)) -\/ 1UL)) << SubPriorityBits) |}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02400}02400            ((SubPriority     \& (uint32\_t)((1UL << (SubPriorityBits    )) -\/ 1UL)))}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02401}02401          );}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02402}02402 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02403}02403 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02404}02404 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02416}02416 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga3387607fd8a1a32cccd77d2ac672dd96}{NVIC\_DecodePriority}} (uint32\_t Priority, uint32\_t PriorityGroup, uint32\_t* \textcolor{keyword}{const} pPreemptPriority, uint32\_t* \textcolor{keyword}{const} pSubPriority)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02417}02417 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02418}02418   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07UL);   \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02419}02419   uint32\_t PreemptPriorityBits;}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02420}02420   uint32\_t SubPriorityBits;}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02421}02421 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02422}02422   PreemptPriorityBits = ((7UL -\/ PriorityGroupTmp) > (uint32\_t)(\mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) ? (uint32\_t)(\mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) : (uint32\_t)(7UL -\/ PriorityGroupTmp);}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02423}02423   SubPriorityBits     = ((PriorityGroupTmp + (uint32\_t)(\mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) < (uint32\_t)7UL) ? (uint32\_t)0UL : (uint32\_t)((PriorityGroupTmp -\/ 7UL) + (uint32\_t)(\mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02424}02424 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02425}02425   *pPreemptPriority = (Priority >> SubPriorityBits) \& (uint32\_t)((1UL << (PreemptPriorityBits)) -\/ 1UL);}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02426}02426   *pSubPriority     = (Priority                   ) \& (uint32\_t)((1UL << (SubPriorityBits    )) -\/ 1UL);}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02427}02427 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02428}02428 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02429}02429 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02439}02439 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0df355460bc1783d58f9d72ee4884208}{\_\_NVIC\_SetVector}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t vector)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02440}02440 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02441}02441   uint32\_t *vectors = (uint32\_t *)\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR;}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02442}02442   vectors[(int32\_t)IRQn + \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga8045d905a5ca57437d8e6f71ffcb6df5}{NVIC\_USER\_IRQ\_OFFSET}}] = vector;}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02443}02443 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02444}02444 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02445}02445 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02454}02454 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga44b665d2afb708121d9b10c76ff00ee5}{\_\_NVIC\_GetVector}}(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02455}02455 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02456}02456   uint32\_t *vectors = (uint32\_t *)\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR;}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02457}02457   \textcolor{keywordflow}{return} vectors[(int32\_t)IRQn + \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga8045d905a5ca57437d8e6f71ffcb6df5}{NVIC\_USER\_IRQ\_OFFSET}}];}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02458}02458 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02459}02459 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02460}02460 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02465}02465 \mbox{\hyperlink{cmsis__armcc_8h_a153a4a31b276a9758959580538720a51}{\_\_NO\_RETURN}} \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0d9aa2d30fa54b41eb780c16e35b676c}{\_\_NVIC\_SystemReset}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02466}02466 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02467}02467   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga7fe277f5385d23b9c44b2cbda1577ce9}{\_\_DSB}}();                                                          \textcolor{comment}{/* Ensure all outstanding memory accesses included}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02468}02468 \textcolor{comment}{                                                                       buffered write are completed before reset */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02469}02469   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR  = (uint32\_t)((0x5FAUL << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}})    |}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02470}02470                            (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}}) |}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02471}02471                             \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}{SCB\_AIRCR\_SYSRESETREQ\_Msk}}    );         \textcolor{comment}{/* Keep priority group unchanged */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02472}02472   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga7fe277f5385d23b9c44b2cbda1577ce9}{\_\_DSB}}();                                                          \textcolor{comment}{/* Ensure completion of memory access */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02473}02473 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02474}02474   \textcolor{keywordflow}{for}(;;)                                                           \textcolor{comment}{/* wait until reset */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02475}02475   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02476}02476     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gabd585ddc865fb9b7f2493af1eee1a572}{\_\_NOP}}();}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02477}02477   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02478}02478 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02479}02479 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02480}02480 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02490}02490 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} TZ\_NVIC\_SetPriorityGrouping\_NS(uint32\_t PriorityGroup)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02491}02491 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02492}02492   uint32\_t reg\_value;}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02493}02493   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07UL);             \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02494}02494 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02495}02495   reg\_value  =  SCB\_NS-\/>AIRCR;                                                   \textcolor{comment}{/* read old register configuration    */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02496}02496   reg\_value \&= \string~((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22}{SCB\_AIRCR\_VECTKEY\_Msk}} | \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}}));             \textcolor{comment}{/* clear bits to change               */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02497}02497   reg\_value  =  (reg\_value                                   |}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02498}02498                 ((uint32\_t)0x5FAUL << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}}) |}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02499}02499                 (PriorityGroupTmp << 8U)                      );              \textcolor{comment}{/* Insert write key and priorty group */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02500}02500   SCB\_NS-\/>AIRCR =  reg\_value;}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02501}02501 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02502}02502 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02503}02503 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02509}02509 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t TZ\_NVIC\_GetPriorityGrouping\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02510}02510 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02511}02511   \textcolor{keywordflow}{return} ((uint32\_t)((SCB\_NS-\/>AIRCR \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}}) >> \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaca155deccdeca0f2c76b8100d24196c8}{SCB\_AIRCR\_PRIGROUP\_Pos}}));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02512}02512 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02513}02513 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02514}02514 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02521}02521 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} TZ\_NVIC\_EnableIRQ\_NS(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02522}02522 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02523}02523   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02524}02524   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02525}02525     NVIC\_NS-\/>ISER[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02526}02526   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02527}02527 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02528}02528 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02529}02529 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02538}02538 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t TZ\_NVIC\_GetEnableIRQ\_NS(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02539}02539 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02540}02540   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02541}02541   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02542}02542     \textcolor{keywordflow}{return}((uint32\_t)(((NVIC\_NS-\/>ISER[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02543}02543   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02544}02544   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02545}02545   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02546}02546     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02547}02547   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02548}02548 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02549}02549 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02550}02550 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02557}02557 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} TZ\_NVIC\_DisableIRQ\_NS(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02558}02558 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02559}02559   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02560}02560   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02561}02561     NVIC\_NS-\/>ICER[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02562}02562   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02563}02563 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02564}02564 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02565}02565 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02574}02574 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t TZ\_NVIC\_GetPendingIRQ\_NS(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02575}02575 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02576}02576   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02577}02577   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02578}02578     \textcolor{keywordflow}{return}((uint32\_t)(((NVIC\_NS-\/>ISPR[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02579}02579   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02580}02580   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02581}02581   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02582}02582     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02583}02583   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02584}02584 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02585}02585 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02586}02586 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02593}02593 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} TZ\_NVIC\_SetPendingIRQ\_NS(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02594}02594 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02595}02595   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02596}02596   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02597}02597     NVIC\_NS-\/>ISPR[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02598}02598   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02599}02599 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02600}02600 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02601}02601 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02608}02608 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} TZ\_NVIC\_ClearPendingIRQ\_NS(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02609}02609 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02610}02610   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02611}02611   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02612}02612     NVIC\_NS-\/>ICPR[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02613}02613   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02614}02614 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02615}02615 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02616}02616 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02625}02625 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t TZ\_NVIC\_GetActive\_NS(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02626}02626 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02627}02627   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02628}02628   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02629}02629     \textcolor{keywordflow}{return}((uint32\_t)(((NVIC\_NS-\/>IABR[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02630}02630   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02631}02631   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02632}02632   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02633}02633     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02634}02634   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02635}02635 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02636}02636 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02637}02637 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02647}02647 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} TZ\_NVIC\_SetPriority\_NS(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t priority)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02648}02648 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02649}02649   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02650}02650   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02651}02651     NVIC\_NS-\/>IPR[((uint32\_t)IRQn)]               = (uint8\_t)((priority << (8U -\/ \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL);}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02652}02652   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02653}02653   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02654}02654   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02655}02655     SCB\_NS-\/>SHPR[(((uint32\_t)IRQn) \& 0xFUL)-\/4UL] = (uint8\_t)((priority << (8U -\/ \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL);}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02656}02656   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02657}02657 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02658}02658 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02659}02659 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02668}02668 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t TZ\_NVIC\_GetPriority\_NS(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02669}02669 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02670}02670 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02671}02671   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02672}02672   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02673}02673     \textcolor{keywordflow}{return}(((uint32\_t)NVIC\_NS-\/>IPR[((uint32\_t)IRQn)]               >> (8U -\/ \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02674}02674   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02675}02675   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02676}02676   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02677}02677     \textcolor{keywordflow}{return}(((uint32\_t)SCB\_NS-\/>SHPR[(((uint32\_t)IRQn) \& 0xFUL)-\/4UL] >> (8U -\/ \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02678}02678   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02679}02679 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02680}02680 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*  defined (\_\_ARM\_FEATURE\_CMSE) \&\&(\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02681}02681 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02684}02684 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  MPU functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02685}02685 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02686}02686 \textcolor{preprocessor}{\#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02687}02687 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02688}02688 \textcolor{preprocessor}{\#include "{}../../../Libraries/CMSIS/Include/mpu\_armv8.h"{}}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02689}02689 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02690}02690 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02691}02691 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02692}02692 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  FPU functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02708}02708 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga6bcad99ce80a0e7e4ddc6f2379081756}{SCB\_GetFPUType}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02709}02709 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02710}02710   uint32\_t mvfr0;}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02711}02711 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02712}02712   mvfr0 = \mbox{\hyperlink{group___c_m_s_i_s__core__base_gabc7c93f2594e85ece1e1a24f10591428}{FPU}}-\/>MVFR0;}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02713}02713   \textcolor{keywordflow}{if}      ((mvfr0 \& (\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga95008f205c9d25e4ffebdbdc50d5ae44}{FPU\_MVFR0\_Single\_precision\_Msk}} | \mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga3f2c8c6c759ffe70f548a165602ea901}{FPU\_MVFR0\_Double\_precision\_Msk}})) == 0x220U)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02714}02714   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02715}02715     \textcolor{keywordflow}{return} 2U;           \textcolor{comment}{/* Double + Single precision FPU */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02716}02716   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02717}02717   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} ((mvfr0 \& (\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga95008f205c9d25e4ffebdbdc50d5ae44}{FPU\_MVFR0\_Single\_precision\_Msk}} | \mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga3f2c8c6c759ffe70f548a165602ea901}{FPU\_MVFR0\_Double\_precision\_Msk}})) == 0x020U)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02718}02718   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02719}02719     \textcolor{keywordflow}{return} 1U;           \textcolor{comment}{/* Single precision FPU */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02720}02720   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02721}02721   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02722}02722   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02723}02723     \textcolor{keywordflow}{return} 0U;           \textcolor{comment}{/* No FPU */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02724}02724   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02725}02725 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02726}02726 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02727}02727 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02732}02732 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#   SAU functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02740}02740 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02741}02741 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02746}02746 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} TZ\_SAU\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02747}02747 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02748}02748     SAU-\/>CTRL |=  (SAU\_CTRL\_ENABLE\_Msk);}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02749}02749 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02750}02750 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02751}02751 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02752}02752 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02757}02757 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} \textcolor{keywordtype}{void} TZ\_SAU\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02758}02758 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02759}02759     SAU-\/>CTRL \&= \string~(SAU\_CTRL\_ENABLE\_Msk);}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02760}02760 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02761}02761 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02762}02762 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02763}02763 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02769}02769 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#    SysTick function  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02777}02777 \textcolor{preprocessor}{\#if defined (\_\_Vendor\_SysTickConfig) \&\& (\_\_Vendor\_SysTickConfig == 0U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02778}02778 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02790}02790 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t SysTick\_Config(uint32\_t ticks)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02791}02791 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02792}02792   \textcolor{keywordflow}{if} ((ticks -\/ 1UL) > \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{SysTick\_LOAD\_RELOAD\_Msk}})}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02793}02793   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02794}02794     \textcolor{keywordflow}{return} (1UL);                                                   \textcolor{comment}{/* Reload value impossible */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02795}02795   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02796}02796 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02797}02797   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>LOAD  = (uint32\_t)(ticks -\/ 1UL);                         \textcolor{comment}{/* set reload register */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02798}02798   \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae0e9d0e2f7b6133828c71b57d4941c35}{NVIC\_SetPriority}} (\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}, (1UL << \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) -\/ 1UL); \textcolor{comment}{/* set Priority for Systick Interrupt */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02799}02799   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>VAL   = 0UL;                                             \textcolor{comment}{/* Load the SysTick Counter Value */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02800}02800   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>CTRL  = \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaa41d06039797423a46596bd313d57373}{SysTick\_CTRL\_CLKSOURCE\_Msk}} |}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02801}02801                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga95bb984266ca764024836a870238a027}{SysTick\_CTRL\_TICKINT\_Msk}}   |}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02802}02802                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga16c9fee0ed0235524bdeb38af328fd1f}{SysTick\_CTRL\_ENABLE\_Msk}};                         \textcolor{comment}{/* Enable SysTick IRQ and SysTick Timer */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02803}02803   \textcolor{keywordflow}{return} (0UL);                                                     \textcolor{comment}{/* Function successful */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02804}02804 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02805}02805 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02806}02806 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02819}02819 \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t TZ\_SysTick\_Config\_NS(uint32\_t ticks)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02820}02820 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02821}02821   \textcolor{keywordflow}{if} ((ticks -\/ 1UL) > \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{SysTick\_LOAD\_RELOAD\_Msk}})}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02822}02822   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02823}02823     \textcolor{keywordflow}{return} (1UL);                                                         \textcolor{comment}{/* Reload value impossible */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02824}02824   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02825}02825 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02826}02826   SysTick\_NS-\/>LOAD  = (uint32\_t)(ticks -\/ 1UL);                            \textcolor{comment}{/* set reload register */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02827}02827   TZ\_NVIC\_SetPriority\_NS (\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}, (1UL << \mbox{\hyperlink{group__stm32f722xx_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) -\/ 1UL); \textcolor{comment}{/* set Priority for Systick Interrupt */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02828}02828   SysTick\_NS-\/>VAL   = 0UL;                                                \textcolor{comment}{/* Load the SysTick Counter Value */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02829}02829   SysTick\_NS-\/>CTRL  = \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaa41d06039797423a46596bd313d57373}{SysTick\_CTRL\_CLKSOURCE\_Msk}} |}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02830}02830                       \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga95bb984266ca764024836a870238a027}{SysTick\_CTRL\_TICKINT\_Msk}}   |}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02831}02831                       \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga16c9fee0ed0235524bdeb38af328fd1f}{SysTick\_CTRL\_ENABLE\_Msk}};                            \textcolor{comment}{/* Enable SysTick IRQ and SysTick Timer */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02832}02832   \textcolor{keywordflow}{return} (0UL);                                                           \textcolor{comment}{/* Function successful */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02833}02833 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02834}02834 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02835}02835 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02836}02836 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02837}02837 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02842}02842 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# Debug In/Output function \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02850}02850 \textcolor{keyword}{extern} \textcolor{keyword}{volatile} int32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}};                              }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02851}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{02851}} \textcolor{preprocessor}{\#define                 ITM\_RXBUFFER\_EMPTY  ((int32\_t)0x5AA55AA5U) }}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02862}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac90a497bd64286b84552c2c553d3419e}{02862}} \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac90a497bd64286b84552c2c553d3419e}{ITM\_SendChar}} (uint32\_t \mbox{\hyperlink{drv__serial_8c_a0523c05685d59544dca911cb6a3db77d}{ch}})}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02863}02863 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02864}02864   \textcolor{keywordflow}{if} (((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>TCR \& \mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga7dd53e3bff24ac09d94e61cb595cb2d9}{ITM\_TCR\_ITMENA\_Msk}}) != 0UL) \&\&      \textcolor{comment}{/* ITM enabled */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02865}02865       ((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>TER \& 1UL               ) != 0UL)   )     \textcolor{comment}{/* ITM Port \#0 enabled */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02866}02866   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02867}02867     \textcolor{keywordflow}{while} (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>PORT[0U].u32 == 0UL)}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02868}02868     \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02869}02869       \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gabd585ddc865fb9b7f2493af1eee1a572}{\_\_NOP}}();}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02870}02870     \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02871}02871     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>PORT[0U].u8 = (uint8\_t)\mbox{\hyperlink{drv__serial_8c_a0523c05685d59544dca911cb6a3db77d}{ch}};}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02872}02872   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02873}02873   \textcolor{keywordflow}{return} (\mbox{\hyperlink{drv__serial_8c_a0523c05685d59544dca911cb6a3db77d}{ch}});}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02874}02874 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02875}02875 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02876}02876 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02883}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac3ee2c30a1ac4ed34c8a866a17decd53}{02883}} \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} int32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac3ee2c30a1ac4ed34c8a866a17decd53}{ITM\_ReceiveChar}} (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02884}02884 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02885}02885   int32\_t \mbox{\hyperlink{drv__serial_8c_a0523c05685d59544dca911cb6a3db77d}{ch}} = -\/1;                           \textcolor{comment}{/* no character available */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02886}02886 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02887}02887   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}} != \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}})}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02888}02888   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02889}02889     \mbox{\hyperlink{drv__serial_8c_a0523c05685d59544dca911cb6a3db77d}{ch}} = \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}};}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02890}02890     \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}} = \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}};       \textcolor{comment}{/* ready for next character */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02891}02891   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02892}02892 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02893}02893   \textcolor{keywordflow}{return} (\mbox{\hyperlink{drv__serial_8c_a0523c05685d59544dca911cb6a3db77d}{ch}});}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02894}02894 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02895}02895 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02896}02896 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02903}\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae61ce9ca5917735325cd93b0fb21dd29}{02903}} \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}} int32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae61ce9ca5917735325cd93b0fb21dd29}{ITM\_CheckChar}} (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02904}02904 \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02905}02905 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02906}02906   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}} == \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}})}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02907}02907   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02908}02908     \textcolor{keywordflow}{return} (0);                              \textcolor{comment}{/* no character available */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02909}02909   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02910}02910   \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02911}02911   \{}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02912}02912     \textcolor{keywordflow}{return} (1);                              \textcolor{comment}{/*    character available */}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02913}02913   \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02914}02914 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02915}02915 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02921}02921 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02922}02922 \}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02923}02923 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02924}02924 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02925}02925 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_ARMV8MML\_H\_DEPENDANT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02926}02926 }
\DoxyCodeLine{\Hypertarget{core__armv8mml_8h_source_l02927}02927 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CMSIS\_GENERIC */}\textcolor{preprocessor}{}}

\end{DoxyCode}
