// Seed: 2460170143
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    output supply1 id_2,
    output tri id_3
);
  wire id_5;
  assign id_3 = 1;
  module_0(
      id_5
  );
  always_latch @(posedge id_5 or posedge id_5) begin
    if (id_0) begin
      id_1 <= 1;
    end
  end
endmodule
module module_0 (
    module_2,
    id_1,
    id_2
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1[1 : 1+1'b0];
  tri0 id_4 = 1;
  module_0(
      id_4
  );
  assign id_4 = id_4;
  wire id_5;
endmodule
