-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_V_read : OUT STD_LOGIC;
    p_dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_V_write : OUT STD_LOGIC;
    p_kernel_val_0_V_1_read : IN STD_LOGIC_VECTOR (1 downto 0);
    p_kernel_val_0_V_2_read : IN STD_LOGIC_VECTOR (1 downto 0);
    p_kernel_val_1_V_0_read : IN STD_LOGIC_VECTOR (2 downto 0);
    p_kernel_val_1_V_2_read : IN STD_LOGIC_VECTOR (3 downto 0);
    p_kernel_val_2_V_0_read : IN STD_LOGIC_VECTOR (1 downto 0);
    p_kernel_val_2_V_1_read : IN STD_LOGIC_VECTOR (2 downto 0) );
end;


architecture behav of Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv10_2D2 : STD_LOGIC_VECTOR (9 downto 0) := "1011010010";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_2D0 : STD_LOGIC_VECTOR (9 downto 0) := "1011010000";
    constant ap_const_lv10_2CF : STD_LOGIC_VECTOR (9 downto 0) := "1011001111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv11_59E : STD_LOGIC_VECTOR (10 downto 0) := "10110011110";
    constant ap_const_lv10_3FE : STD_LOGIC_VECTOR (9 downto 0) := "1111111110";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv10_3FD : STD_LOGIC_VECTOR (9 downto 0) := "1111111101";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv11_502 : STD_LOGIC_VECTOR (10 downto 0) := "10100000010";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv12_500 : STD_LOGIC_VECTOR (11 downto 0) := "010100000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_9FE : STD_LOGIC_VECTOR (11 downto 0) := "100111111110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal exitcond_reg_1280 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1289 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1245 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_1236 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal or_cond_i_reg_1310 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_027_0_i_reg_301 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_0_1_cast_fu_312_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP2_V_0_1_cast_reg_1197 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP2_V_0_2_cast_fu_316_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP2_V_0_2_cast_reg_1202 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP2_V_1_cast_fu_320_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_1_cast_reg_1207 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_1_2_cast_fu_324_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal OP2_V_1_2_cast_reg_1212 : STD_LOGIC_VECTOR (11 downto 0);
    signal OP2_V_2_cast_fu_328_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP2_V_2_cast_reg_1217 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP2_V_2_1_cast_fu_332_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_2_1_cast_reg_1222 : STD_LOGIC_VECTOR (10 downto 0);
    signal exitcond2_fu_336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_V_fu_342_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_V_reg_1231 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_fu_348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_158_not_fu_354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_158_not_reg_1240 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_1250 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_198_1_fu_382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_198_1_reg_1254 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_1258 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_484_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_reg_1265 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_10_1_t_fu_498_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_10_1_t_reg_1270 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_10_2_t_fu_512_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_10_2_t_reg_1275 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond_fu_522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_condition_127 : BOOLEAN;
    signal ap_pipeline_reg_pp0_iter2_exitcond_reg_1280 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_528_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal or_cond_i_i_fu_580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_654_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal x_reg_1293 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_46_fu_662_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_reg_1298 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_pipeline_reg_pp0_iter1_tmp_46_reg_1298 : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge_fu_666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_1303 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_brmerge_reg_1303 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_fu_671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter1_or_cond_i_reg_1310 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_or_cond_i_reg_1310 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_or_cond_i_reg_1310 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_1314 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_addr_reg_1320 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_addr_reg_1326 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_kernel_win_0_va_23_fu_809_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_23_reg_1332 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_pipeline_reg_pp0_iter3_src_kernel_win_0_va_23_reg_1332 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_24_fu_827_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_24_reg_1339 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_25_fu_845_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_25_reg_1344 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1106_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_25_0_1_reg_1349 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_1_fu_883_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_1_reg_1354 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_50_fu_888_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_reg_1359 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_25_1_1_fu_936_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_25_1_1_reg_1364 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_1_2_fu_945_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_1_2_reg_1369 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_fu_963_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_2_reg_1374 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_52_fu_968_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_reg_1379 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_2_1_fu_976_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_1_reg_1384 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_53_fu_981_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_reg_1389 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp6_fu_985_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp6_reg_1394 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_7_fu_1098_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_7_reg_1399 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_014_0_i_reg_290 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal col_assign_cast_fu_676_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal src_kernel_win_0_va_fu_134 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_18_fu_138 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_19_fu_142 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_20_fu_146 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_21_fu_150 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_22_fu_154 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_158 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_717_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_14_fu_162 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_15_fu_166 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_16_fu_170 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_736_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_17_fu_174 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_18_fu_178 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_755_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_37_fu_360_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_394_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_212_cast_cast_fu_400_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_38_fu_416_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_assign_6_1_fu_420_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_assign_6_1_cast_fu_426_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_assign_6_2_fu_444_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_assign_8_fu_410_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_5_fu_404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_468_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_40_fu_472_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_41_fu_476_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_fu_432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_1_fu_438_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_24_fu_490_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_13_fu_456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_6_2_cast_fu_450_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_assign_8_2_fu_462_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_26_fu_504_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_43_fu_534_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_45_cast6_fu_518_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ImagLoc_x_fu_550_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_44_fu_560_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_586_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_594_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_p2_i_i_fu_600_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_assign_2_fu_618_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ImagLoc_x_cast_fu_556_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_assign_2_cast_fu_624_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_16_not_fu_636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i_i_cast_fu_608_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sel_tmp_fu_628_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp2_fu_544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_3_t_fu_700_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_20_fu_705_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_fu_724_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_fu_743_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_fu_798_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_fu_816_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_fu_834_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal OP1_V_0_cast_fu_861_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_s_fu_865_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_1_fu_883_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_1_fu_883_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1113_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_227_1_cast_cast_fu_930_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_25_0_2_cast_fu_927_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_1_2_fu_945_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_1_2_fu_945_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_fu_933_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_2_fu_963_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_2_fu_963_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_2_1_fu_976_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_2_1_fu_976_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_950_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_955_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_227_2_2_cast_cas_fu_1003_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp5_fu_1010_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp5_cast_fu_1015_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp4_fu_1019_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp3_fu_1006_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp4_cast_fu_1024_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_5_fu_1028_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp8_fu_1042_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp7_fu_1046_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal isneg_fu_1034_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_1056_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal not_i_i_i_fu_1072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_fu_1066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_1078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_89_fu_1092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_cast_fu_1084_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_fu_1051_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1106_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1106_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1113_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1113_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1106_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1113_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_1_2_fu_945_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_1_fu_883_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_1_fu_976_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_2_fu_963_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_condition_135 : BOOLEAN;
    signal ap_condition_880 : BOOLEAN;

    component image_filter_mux_hbi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component image_filter_mac_pcA IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (1 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component image_filter_mac_qcK IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (1 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component Filter2D_1_k_buf_eOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_3_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_addr_reg_1314,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => p_src_data_stream_V_dout);

    k_buf_0_val_4_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_addr_reg_1320,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_5_U : component Filter2D_1_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_addr_reg_1326,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    image_filter_mux_hbi_x_U43 : component image_filter_mux_hbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => right_border_buf_0_s_fu_158,
        din2 => right_border_buf_0_14_fu_162,
        din3 => ap_const_lv8_0,
        din4 => col_assign_3_t_fu_700_p2,
        dout => tmp_20_fu_705_p5);

    image_filter_mux_hbi_x_U44 : component image_filter_mux_hbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => right_border_buf_0_16_fu_170,
        din2 => right_border_buf_0_17_fu_174,
        din3 => ap_const_lv8_0,
        din4 => col_assign_3_t_fu_700_p2,
        dout => tmp_21_fu_724_p5);

    image_filter_mux_hbi_x_U45 : component image_filter_mux_hbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => right_border_buf_0_18_fu_178,
        din2 => right_border_buf_0_15_fu_166,
        din3 => ap_const_lv8_0,
        din4 => col_assign_3_t_fu_700_p2,
        dout => tmp_22_fu_743_p5);

    image_filter_mux_hbi_x_U46 : component image_filter_mux_hbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => col_buf_0_val_0_0_fu_717_p3,
        din2 => col_buf_0_val_1_0_fu_736_p3,
        din3 => col_buf_0_val_2_0_fu_755_p3,
        din4 => tmp_42_reg_1265,
        dout => tmp_23_fu_798_p5);

    image_filter_mux_hbi_x_U47 : component image_filter_mux_hbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => col_buf_0_val_0_0_fu_717_p3,
        din2 => col_buf_0_val_1_0_fu_736_p3,
        din3 => col_buf_0_val_2_0_fu_755_p3,
        din4 => row_assign_10_1_t_reg_1270,
        dout => tmp_25_fu_816_p5);

    image_filter_mux_hbi_x_U48 : component image_filter_mux_hbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => col_buf_0_val_0_0_fu_717_p3,
        din2 => col_buf_0_val_1_0_fu_736_p3,
        din3 => col_buf_0_val_2_0_fu_755_p3,
        din4 => row_assign_10_2_t_reg_1275,
        dout => tmp_27_fu_834_p5);

    image_filter_mac_pcA_U49 : component image_filter_mac_pcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 8,
        din2_WIDTH => 9,
        dout_WIDTH => 11)
    port map (
        din0 => grp_fu_1106_p0,
        din1 => grp_fu_1106_p1,
        din2 => p_Val2_s_fu_865_p2,
        dout => grp_fu_1106_p3);

    image_filter_mac_qcK_U50 : component image_filter_mac_qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        dout_WIDTH => 11)
    port map (
        din0 => grp_fu_1113_p0,
        din1 => grp_fu_1113_p1,
        din2 => p_Val2_25_0_1_reg_1349,
        dout => grp_fu_1113_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))) and not((ap_const_lv1_0 = exitcond_fu_522_p2)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = exitcond2_fu_336_p2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = exitcond2_fu_336_p2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_condition_135 = ap_const_boolean_1)) then
                    if (not((ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
                        ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = ap_enable_reg_pp0_iter1)) then 
                        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = exitcond2_fu_336_p2))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    p_014_0_i_reg_290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                p_014_0_i_reg_290 <= i_V_reg_1231;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                p_014_0_i_reg_290 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    p_027_0_i_reg_301_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond_fu_522_p2))) then 
                p_027_0_i_reg_301 <= j_V_fu_528_p2;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = exitcond2_fu_336_p2))) then 
                p_027_0_i_reg_301 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then
                OP2_V_0_1_cast_reg_1197 <= OP2_V_0_1_cast_fu_312_p1;
                OP2_V_0_2_cast_reg_1202 <= OP2_V_0_2_cast_fu_316_p1;
                    OP2_V_1_2_cast_reg_1212(3 downto 0) <= OP2_V_1_2_cast_fu_324_p1(3 downto 0);
                OP2_V_1_cast_reg_1207 <= OP2_V_1_cast_fu_320_p1;
                    OP2_V_2_1_cast_reg_1222(2 downto 0) <= OP2_V_2_1_cast_fu_332_p1(2 downto 0);
                OP2_V_2_cast_reg_1217 <= OP2_V_2_cast_fu_328_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))))) then
                ap_pipeline_reg_pp0_iter1_brmerge_reg_1303 <= brmerge_reg_1303;
                ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 <= exitcond_reg_1280;
                ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289 <= or_cond_i_i_reg_1289;
                ap_pipeline_reg_pp0_iter1_or_cond_i_reg_1310 <= or_cond_i_reg_1310;
                ap_pipeline_reg_pp0_iter1_tmp_46_reg_1298 <= tmp_46_reg_1298;
                exitcond_reg_1280 <= exitcond_fu_522_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0))))) then
                ap_pipeline_reg_pp0_iter2_exitcond_reg_1280 <= ap_pipeline_reg_pp0_iter1_exitcond_reg_1280;
                ap_pipeline_reg_pp0_iter2_or_cond_i_reg_1310 <= ap_pipeline_reg_pp0_iter1_or_cond_i_reg_1310;
                ap_pipeline_reg_pp0_iter3_or_cond_i_reg_1310 <= ap_pipeline_reg_pp0_iter2_or_cond_i_reg_1310;
                ap_pipeline_reg_pp0_iter3_src_kernel_win_0_va_23_reg_1332 <= src_kernel_win_0_va_23_reg_1332;
                ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310 <= ap_pipeline_reg_pp0_iter3_or_cond_i_reg_1310;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = exitcond_fu_522_p2))) then
                brmerge_reg_1303 <= brmerge_fu_666_p2;
                or_cond_i_i_reg_1289 <= or_cond_i_i_fu_580_p2;
                or_cond_i_reg_1310 <= or_cond_i_fu_671_p2;
                tmp_46_reg_1298 <= tmp_46_fu_662_p1;
                x_reg_1293 <= x_fu_654_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then
                i_V_reg_1231 <= i_V_fu_342_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = exitcond2_fu_336_p2))) then
                icmp_reg_1245 <= icmp_fu_370_p2;
                row_assign_10_1_t_reg_1270 <= row_assign_10_1_t_fu_498_p2;
                row_assign_10_2_t_reg_1275 <= row_assign_10_2_t_fu_512_p2;
                tmp_158_not_reg_1240 <= tmp_158_not_fu_354_p2;
                tmp_198_1_reg_1254 <= tmp_198_1_fu_382_p2;
                tmp_2_reg_1250 <= tmp_2_fu_376_p2;
                tmp_3_reg_1258 <= tmp_3_fu_388_p2;
                tmp_42_reg_1265 <= tmp_42_fu_484_p2;
                tmp_s_reg_1236 <= tmp_s_fu_348_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))) and (exitcond_reg_1280 = ap_const_lv1_0))) then
                k_buf_0_val_3_addr_reg_1314 <= col_assign_cast_fu_676_p1(11 - 1 downto 0);
                k_buf_0_val_4_addr_reg_1320 <= col_assign_cast_fu_676_p1(11 - 1 downto 0);
                k_buf_0_val_5_addr_reg_1326 <= col_assign_cast_fu_676_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter2_or_cond_i_reg_1310)))) then
                p_Val2_1_2_reg_1369 <= p_Val2_1_2_fu_945_p2;
                p_Val2_25_1_1_reg_1364 <= p_Val2_25_1_1_fu_936_p2;
                p_Val2_2_1_reg_1384 <= p_Val2_2_1_fu_976_p2;
                p_Val2_2_reg_1374 <= p_Val2_2_fu_963_p2;
                tmp6_reg_1394 <= tmp6_fu_985_p2;
                tmp_52_reg_1379 <= tmp_52_fu_968_p1;
                tmp_53_reg_1389 <= tmp_53_fu_981_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_i_reg_1310)))) then
                p_Val2_1_reg_1354 <= p_Val2_1_fu_883_p2;
                tmp_50_reg_1359 <= tmp_50_fu_888_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_i_reg_1310)))) then
                p_Val2_25_0_1_reg_1349 <= grp_fu_1106_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_or_cond_i_reg_1310)))) then
                p_Val2_7_reg_1399 <= p_Val2_7_fu_1098_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289)) and not((ap_const_lv1_0 = icmp_reg_1245)) and not((ap_const_lv1_0 = tmp_s_reg_1236)) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))))) then
                right_border_buf_0_14_fu_162 <= right_border_buf_0_s_fu_158;
                right_border_buf_0_15_fu_166 <= right_border_buf_0_18_fu_178;
                right_border_buf_0_16_fu_170 <= col_buf_0_val_1_0_fu_736_p3;
                right_border_buf_0_17_fu_174 <= right_border_buf_0_16_fu_170;
                right_border_buf_0_18_fu_178 <= col_buf_0_val_2_0_fu_755_p3;
                right_border_buf_0_s_fu_158 <= col_buf_0_val_0_0_fu_717_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter2_exitcond_reg_1280))) then
                src_kernel_win_0_va_18_fu_138 <= src_kernel_win_0_va_fu_134;
                src_kernel_win_0_va_fu_134 <= src_kernel_win_0_va_23_reg_1332;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))))) then
                src_kernel_win_0_va_19_fu_142 <= src_kernel_win_0_va_24_fu_827_p3;
                src_kernel_win_0_va_20_fu_146 <= src_kernel_win_0_va_19_fu_142;
                src_kernel_win_0_va_21_fu_150 <= src_kernel_win_0_va_25_fu_845_p3;
                src_kernel_win_0_va_22_fu_154 <= src_kernel_win_0_va_21_fu_150;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))))) then
                src_kernel_win_0_va_23_reg_1332 <= src_kernel_win_0_va_23_fu_809_p3;
                src_kernel_win_0_va_24_reg_1339 <= src_kernel_win_0_va_24_fu_827_p3;
                src_kernel_win_0_va_25_reg_1344 <= src_kernel_win_0_va_25_fu_845_p3;
            end if;
        end if;
    end process;
    OP2_V_1_2_cast_reg_1212(11 downto 4) <= "00000000";
    OP2_V_2_1_cast_reg_1222(10 downto 3) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310, exitcond2_fu_336_p2, ap_condition_127, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (not((ap_const_lv1_0 = exitcond2_fu_336_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter1)) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter3)))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter4))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter1)) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter3))))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
        ImagLoc_x_cast_fu_556_p1 <= std_logic_vector(resize(signed(ImagLoc_x_fu_550_p2),13));

    ImagLoc_x_fu_550_p2 <= std_logic_vector(signed(ap_const_lv12_FFF) + signed(tmp_45_cast6_fu_518_p1));
    OP1_V_0_cast_fu_861_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_0_va_22_fu_154),9));
        OP2_V_0_1_cast_fu_312_p1 <= std_logic_vector(resize(signed(p_kernel_val_0_V_1_read),10));

        OP2_V_0_2_cast_fu_316_p1 <= std_logic_vector(resize(signed(p_kernel_val_0_V_2_read),10));

    OP2_V_1_2_cast_fu_324_p1 <= std_logic_vector(resize(unsigned(p_kernel_val_1_V_2_read),12));
        OP2_V_1_cast_fu_320_p1 <= std_logic_vector(resize(signed(p_kernel_val_1_V_0_read),11));

    OP2_V_2_1_cast_fu_332_p1 <= std_logic_vector(resize(unsigned(p_kernel_val_2_V_1_read),11));
        OP2_V_2_cast_fu_328_p1 <= std_logic_vector(resize(signed(p_kernel_val_2_V_0_read),10));

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2 downto 2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_state9 <= ap_CS_fsm(3 downto 3);

    ap_condition_127_assign_proc : process(p_src_data_stream_V_empty_n, ap_pipeline_reg_pp0_iter1_exitcond_reg_1280, ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289, icmp_reg_1245, tmp_s_reg_1236)
    begin
                ap_condition_127 <= (((ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289)) and (ap_const_lv1_0 = icmp_reg_1245) and (p_src_data_stream_V_empty_n = ap_const_logic_0)) or ((ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289)) and not((ap_const_lv1_0 = icmp_reg_1245)) and not((ap_const_lv1_0 = tmp_s_reg_1236)) and (p_src_data_stream_V_empty_n = ap_const_logic_0)));
    end process;


    ap_condition_135_assign_proc : process(p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310, ap_condition_127)
    begin
                ap_condition_135 <= not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0))));
    end process;


    ap_condition_880_assign_proc : process(ap_enable_reg_pp0_iter2, ap_pipeline_reg_pp0_iter1_exitcond_reg_1280, ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289)
    begin
                ap_condition_880 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289)));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, exitcond2_fu_336_p2, ap_CS_fsm_state2)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1)) or ((ap_const_lv1_1 = ap_CS_fsm_state2) and not((ap_const_lv1_0 = exitcond2_fu_336_p2))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(exitcond2_fu_336_p2, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2) and not((ap_const_lv1_0 = exitcond2_fu_336_p2)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_666_p2 <= (tmp_158_not_reg_1240 or tmp_16_fu_574_p2);
    col_assign_3_t_fu_700_p2 <= (ap_pipeline_reg_pp0_iter1_tmp_46_reg_1298 xor ap_const_lv2_3);
        col_assign_cast_fu_676_p1 <= std_logic_vector(resize(signed(x_reg_1293),32));

    col_buf_0_val_0_0_fu_717_p3 <= 
        k_buf_0_val_3_q0 when (ap_pipeline_reg_pp0_iter1_brmerge_reg_1303(0) = '1') else 
        tmp_20_fu_705_p5;
    col_buf_0_val_1_0_fu_736_p3 <= 
        k_buf_0_val_4_q0 when (ap_pipeline_reg_pp0_iter1_brmerge_reg_1303(0) = '1') else 
        tmp_21_fu_724_p5;
    col_buf_0_val_2_0_fu_755_p3 <= 
        k_buf_0_val_5_q0 when (ap_pipeline_reg_pp0_iter1_brmerge_reg_1303(0) = '1') else 
        tmp_22_fu_743_p5;
    exitcond2_fu_336_p2 <= "1" when (p_014_0_i_reg_290 = ap_const_lv10_2D2) else "0";
    exitcond_fu_522_p2 <= "1" when (p_027_0_i_reg_301 = ap_const_lv11_502) else "0";
    grp_fu_1106_p0 <= OP2_V_0_1_cast_reg_1197(2 - 1 downto 0);
    grp_fu_1106_p1 <= grp_fu_1106_p10(8 - 1 downto 0);
    grp_fu_1106_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_0_va_21_fu_150),10));
    grp_fu_1113_p0 <= OP2_V_0_2_cast_reg_1202(2 - 1 downto 0);
    grp_fu_1113_p1 <= grp_fu_1113_p10(8 - 1 downto 0);
    grp_fu_1113_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_0_va_25_reg_1344),10));
    i_V_fu_342_p2 <= std_logic_vector(unsigned(p_014_0_i_reg_290) + unsigned(ap_const_lv10_1));
    icmp2_fu_544_p2 <= "0" when (tmp_43_fu_534_p4 = ap_const_lv10_0) else "1";
    icmp_fu_370_p2 <= "0" when (tmp_37_fu_360_p4 = ap_const_lv9_0) else "1";
    isneg_fu_1034_p3 <= p_Val2_5_fu_1028_p2(11 downto 11);
    j_V_fu_528_p2 <= std_logic_vector(unsigned(p_027_0_i_reg_301) + unsigned(ap_const_lv11_1));
    k_buf_0_val_3_address0 <= col_assign_cast_fu_676_p1(11 - 1 downto 0);

    k_buf_0_val_3_ce0_assign_proc : process(p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310, ap_CS_fsm_pp0_stage0, ap_condition_127, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_pipeline_reg_pp0_iter1_exitcond_reg_1280, ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289, icmp_reg_1245, tmp_s_reg_1236, ap_enable_reg_pp0_iter5, ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310, tmp_2_reg_1250, ap_condition_127)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289)) and not((ap_const_lv1_0 = icmp_reg_1245)) and not((ap_const_lv1_0 = tmp_s_reg_1236)) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0))))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289)) and (ap_const_lv1_0 = icmp_reg_1245) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))) and not((ap_const_lv1_0 = tmp_2_reg_1250))))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_pipeline_reg_pp0_iter1_exitcond_reg_1280, ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289, icmp_reg_1245, tmp_s_reg_1236, ap_enable_reg_pp0_iter5, ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310, tmp_2_reg_1250, ap_condition_127)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289)) and not((ap_const_lv1_0 = icmp_reg_1245)) and not((ap_const_lv1_0 = tmp_s_reg_1236)) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0))))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289)) and (ap_const_lv1_0 = icmp_reg_1245) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))) and not((ap_const_lv1_0 = tmp_2_reg_1250))))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= col_assign_cast_fu_676_p1(11 - 1 downto 0);

    k_buf_0_val_4_ce0_assign_proc : process(p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310, ap_CS_fsm_pp0_stage0, ap_condition_127, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_pipeline_reg_pp0_iter1_exitcond_reg_1280, ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289, icmp_reg_1245, tmp_s_reg_1236, ap_enable_reg_pp0_iter5, ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310, tmp_198_1_reg_1254, ap_condition_127)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289)) and not((ap_const_lv1_0 = icmp_reg_1245)) and not((ap_const_lv1_0 = tmp_s_reg_1236)) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0))))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289)) and (ap_const_lv1_0 = icmp_reg_1245) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))) and not((ap_const_lv1_0 = tmp_198_1_reg_1254))))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(p_src_data_stream_V_dout, icmp_reg_1245, tmp_s_reg_1236, tmp_198_1_reg_1254, k_buf_0_val_3_q0, ap_condition_880)
    begin
        if ((ap_condition_880 = ap_const_boolean_1)) then
            if ((not((ap_const_lv1_0 = icmp_reg_1245)) and not((ap_const_lv1_0 = tmp_s_reg_1236)))) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_q0;
            elsif (((ap_const_lv1_0 = icmp_reg_1245) and not((ap_const_lv1_0 = tmp_198_1_reg_1254)))) then 
                k_buf_0_val_4_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_pipeline_reg_pp0_iter1_exitcond_reg_1280, ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289, icmp_reg_1245, tmp_s_reg_1236, ap_enable_reg_pp0_iter5, ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310, tmp_198_1_reg_1254, ap_condition_127)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289)) and not((ap_const_lv1_0 = icmp_reg_1245)) and not((ap_const_lv1_0 = tmp_s_reg_1236)) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0))))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289)) and (ap_const_lv1_0 = icmp_reg_1245) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))) and not((ap_const_lv1_0 = tmp_198_1_reg_1254))))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= col_assign_cast_fu_676_p1(11 - 1 downto 0);

    k_buf_0_val_5_ce0_assign_proc : process(p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310, ap_CS_fsm_pp0_stage0, ap_condition_127, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_pipeline_reg_pp0_iter1_exitcond_reg_1280, ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289, icmp_reg_1245, tmp_s_reg_1236, ap_enable_reg_pp0_iter5, ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310, tmp_2_reg_1250, ap_condition_127)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289)) and not((ap_const_lv1_0 = icmp_reg_1245)) and not((ap_const_lv1_0 = tmp_s_reg_1236)) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0))))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289)) and (ap_const_lv1_0 = icmp_reg_1245) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))) and not((ap_const_lv1_0 = tmp_2_reg_1250))))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(p_src_data_stream_V_dout, icmp_reg_1245, tmp_s_reg_1236, tmp_2_reg_1250, k_buf_0_val_4_q0, ap_condition_880)
    begin
        if ((ap_condition_880 = ap_const_boolean_1)) then
            if ((not((ap_const_lv1_0 = icmp_reg_1245)) and not((ap_const_lv1_0 = tmp_s_reg_1236)))) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_q0;
            elsif (((ap_const_lv1_0 = icmp_reg_1245) and not((ap_const_lv1_0 = tmp_2_reg_1250)))) then 
                k_buf_0_val_5_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_pipeline_reg_pp0_iter1_exitcond_reg_1280, ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289, icmp_reg_1245, tmp_s_reg_1236, ap_enable_reg_pp0_iter5, ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310, tmp_2_reg_1250, ap_condition_127)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289)) and not((ap_const_lv1_0 = icmp_reg_1245)) and not((ap_const_lv1_0 = tmp_s_reg_1236)) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0))))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289)) and (ap_const_lv1_0 = icmp_reg_1245) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))) and not((ap_const_lv1_0 = tmp_2_reg_1250))))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_i_i_i_fu_1072_p2 <= "0" when (tmp_29_fu_1056_p4 = ap_const_lv4_0) else "1";
    or_cond_i_fu_671_p2 <= (icmp_reg_1245 and icmp2_fu_544_p2);
    or_cond_i_i_fu_580_p2 <= (tmp_16_fu_574_p2 and rev_fu_568_p2);
    overflow_fu_1078_p2 <= (not_i_i_i_fu_1072_p2 and tmp_i_i_fu_1066_p2);
    p_Val2_1_2_fu_945_p0 <= OP2_V_1_2_cast_reg_1212(4 - 1 downto 0);
    p_Val2_1_2_fu_945_p1 <= p_Val2_1_2_fu_945_p10(8 - 1 downto 0);
    p_Val2_1_2_fu_945_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_0_va_24_reg_1339),12));
    p_Val2_1_2_fu_945_p2 <= std_logic_vector(resize(unsigned(p_Val2_1_2_fu_945_p0) * unsigned(p_Val2_1_2_fu_945_p1), 12));
    p_Val2_1_fu_883_p0 <= OP2_V_1_cast_reg_1207(3 - 1 downto 0);
    p_Val2_1_fu_883_p1 <= p_Val2_1_fu_883_p10(8 - 1 downto 0);
    p_Val2_1_fu_883_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_0_va_20_fu_146),11));
    p_Val2_1_fu_883_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(p_Val2_1_fu_883_p0) * signed('0' &p_Val2_1_fu_883_p1))), 11));
        p_Val2_25_0_2_cast_fu_927_p1 <= std_logic_vector(resize(signed(grp_fu_1113_p3),12));

    p_Val2_25_1_1_fu_936_p2 <= std_logic_vector(signed(tmp_227_1_cast_cast_fu_930_p1) + signed(p_Val2_25_0_2_cast_fu_927_p1));
    p_Val2_2_1_fu_976_p0 <= OP2_V_2_1_cast_reg_1222(3 - 1 downto 0);
    p_Val2_2_1_fu_976_p1 <= p_Val2_2_1_fu_976_p10(8 - 1 downto 0);
    p_Val2_2_1_fu_976_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_0_va_fu_134),11));
    p_Val2_2_1_fu_976_p2 <= std_logic_vector(resize(unsigned(p_Val2_2_1_fu_976_p0) * unsigned(p_Val2_2_1_fu_976_p1), 11));
    p_Val2_2_fu_963_p0 <= OP2_V_2_cast_reg_1217(2 - 1 downto 0);
    p_Val2_2_fu_963_p1 <= p_Val2_2_fu_963_p10(8 - 1 downto 0);
    p_Val2_2_fu_963_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_0_va_18_fu_138),10));
    p_Val2_2_fu_963_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed(p_Val2_2_fu_963_p0) * signed('0' &p_Val2_2_fu_963_p1))), 10));
    p_Val2_4_fu_1051_p2 <= std_logic_vector(unsigned(tmp6_reg_1394) + unsigned(tmp7_fu_1046_p2));
    p_Val2_5_fu_1028_p2 <= std_logic_vector(unsigned(tmp3_fu_1006_p2) + unsigned(tmp4_cast_fu_1024_p1));
    p_Val2_7_fu_1098_p3 <= 
        p_mux_i_i_cast_fu_1084_p3 when (tmp_i_i_89_fu_1092_p2(0) = '1') else 
        p_Val2_4_fu_1051_p2;
    p_Val2_s_fu_865_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(OP1_V_0_cast_fu_861_p1));
    p_assign_1_fu_594_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) - unsigned(tmp_45_cast6_fu_518_p1));
    p_assign_2_cast_fu_624_p1 <= std_logic_vector(resize(unsigned(p_assign_2_fu_618_p2),13));
    p_assign_2_fu_618_p2 <= std_logic_vector(signed(ap_const_lv12_9FE) - signed(p_p2_i_i_fu_600_p3));
    p_assign_6_1_cast_fu_426_p2 <= (tmp_38_fu_416_p1 xor ap_const_lv2_2);
    p_assign_6_1_fu_420_p2 <= std_logic_vector(unsigned(p_014_0_i_reg_290) + unsigned(ap_const_lv10_3FE));
    p_assign_6_2_cast_fu_450_p2 <= std_logic_vector(unsigned(tmp_38_fu_416_p1) + unsigned(ap_const_lv2_1));
    p_assign_6_2_fu_444_p2 <= std_logic_vector(unsigned(p_014_0_i_reg_290) + unsigned(ap_const_lv10_3FD));
    p_assign_8_1_fu_438_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(p_assign_6_1_cast_fu_426_p2));
    p_assign_8_2_fu_462_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) - unsigned(tmp_38_fu_416_p1));
    p_assign_8_fu_410_p2 <= std_logic_vector(signed(ap_const_lv11_59E) - signed(tmp_212_cast_cast_fu_400_p1));

    p_dst_data_stream_V_blk_n_assign_proc : process(p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter5, ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)))) then 
            p_dst_data_stream_V_blk_n <= p_dst_data_stream_V_full_n;
        else 
            p_dst_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_V_din <= p_Val2_7_reg_1399;

    p_dst_data_stream_V_write_assign_proc : process(p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310, ap_condition_127)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0)))))) then 
            p_dst_data_stream_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_mux_i_i_cast_fu_1084_p3 <= 
        ap_const_lv8_FF when (tmp_i_i_fu_1066_p2(0) = '1') else 
        ap_const_lv8_0;
        p_p2_i_i_cast_fu_608_p1 <= std_logic_vector(resize(signed(p_p2_i_i_fu_600_p3),13));

    p_p2_i_i_fu_600_p3 <= 
        p_assign_1_fu_594_p2 when (tmp_45_fu_586_p3(0) = '1') else 
        ImagLoc_x_fu_550_p2;

    p_src_data_stream_V_blk_n_assign_proc : process(p_src_data_stream_V_empty_n, ap_enable_reg_pp0_iter2, ap_pipeline_reg_pp0_iter1_exitcond_reg_1280, ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289, icmp_reg_1245, tmp_s_reg_1236)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289)) and (ap_const_lv1_0 = icmp_reg_1245)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289)) and not((ap_const_lv1_0 = icmp_reg_1245)) and not((ap_const_lv1_0 = tmp_s_reg_1236))))) then 
            p_src_data_stream_V_blk_n <= p_src_data_stream_V_empty_n;
        else 
            p_src_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_V_read_assign_proc : process(p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter2, ap_pipeline_reg_pp0_iter1_exitcond_reg_1280, ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289, icmp_reg_1245, tmp_s_reg_1236, ap_enable_reg_pp0_iter5, ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310, ap_condition_127)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289)) and (ap_const_lv1_0 = icmp_reg_1245) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0))))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 = ap_const_lv1_0) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289)) and not((ap_const_lv1_0 = icmp_reg_1245)) and not((ap_const_lv1_0 = tmp_s_reg_1236)) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_condition_127 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter5) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310)) and (p_dst_data_stream_V_full_n = ap_const_logic_0))))))) then 
            p_src_data_stream_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;

    rev_fu_568_p2 <= (tmp_44_fu_560_p3 xor ap_const_lv1_1);
    row_assign_10_1_t_fu_498_p2 <= (tmp_24_fu_490_p3 xor ap_const_lv2_3);
    row_assign_10_2_t_fu_512_p2 <= (tmp_26_fu_504_p3 xor ap_const_lv2_3);
    sel_tmp7_fu_642_p2 <= (tmp_44_fu_560_p3 or tmp_16_not_fu_636_p2);
    sel_tmp8_fu_648_p2 <= (tmp_18_fu_612_p2 and sel_tmp7_fu_642_p2);
    sel_tmp_fu_628_p3 <= 
        ImagLoc_x_cast_fu_556_p1 when (or_cond_i_i_fu_580_p2(0) = '1') else 
        p_assign_2_cast_fu_624_p1;
    src_kernel_win_0_va_23_fu_809_p3 <= 
        tmp_23_fu_798_p5 when (tmp_3_reg_1258(0) = '1') else 
        col_buf_0_val_0_0_fu_717_p3;
    src_kernel_win_0_va_24_fu_827_p3 <= 
        tmp_25_fu_816_p5 when (tmp_3_reg_1258(0) = '1') else 
        col_buf_0_val_1_0_fu_736_p3;
    src_kernel_win_0_va_25_fu_845_p3 <= 
        tmp_27_fu_834_p5 when (tmp_3_reg_1258(0) = '1') else 
        col_buf_0_val_2_0_fu_755_p3;
    tmp3_fu_1006_p2 <= std_logic_vector(unsigned(p_Val2_1_2_reg_1369) + unsigned(p_Val2_25_1_1_reg_1364));
        tmp4_cast_fu_1024_p1 <= std_logic_vector(resize(signed(tmp4_fu_1019_p2),12));

    tmp4_fu_1019_p2 <= std_logic_vector(unsigned(p_Val2_2_1_reg_1384) + unsigned(tmp5_cast_fu_1015_p1));
        tmp5_cast_fu_1015_p1 <= std_logic_vector(resize(signed(tmp5_fu_1010_p2),11));

    tmp5_fu_1010_p2 <= std_logic_vector(unsigned(tmp_227_2_2_cast_cas_fu_1003_p1) + unsigned(p_Val2_2_reg_1374));
    tmp6_fu_985_p2 <= std_logic_vector(unsigned(tmp_28_fu_950_p2) + unsigned(tmp_51_fu_955_p1));
    tmp7_fu_1046_p2 <= std_logic_vector(unsigned(tmp_52_reg_1379) + unsigned(tmp8_fu_1042_p2));
    tmp8_fu_1042_p2 <= std_logic_vector(unsigned(ap_pipeline_reg_pp0_iter3_src_kernel_win_0_va_23_reg_1332) + unsigned(tmp_53_reg_1389));
    tmp_10_fu_432_p2 <= "1" when (unsigned(p_assign_6_1_fu_420_p2) < unsigned(ap_const_lv10_2D0)) else "0";
    tmp_13_fu_456_p2 <= "1" when (unsigned(p_assign_6_2_fu_444_p2) < unsigned(ap_const_lv10_2D0)) else "0";
    tmp_158_not_fu_354_p2 <= "1" when (unsigned(p_014_0_i_reg_290) > unsigned(ap_const_lv10_2CF)) else "0";
    tmp_16_fu_574_p2 <= "1" when (signed(ImagLoc_x_fu_550_p2) < signed(ap_const_lv12_500)) else "0";
    tmp_16_not_fu_636_p2 <= (tmp_16_fu_574_p2 xor ap_const_lv1_1);
    tmp_18_fu_612_p2 <= "1" when (signed(p_p2_i_i_fu_600_p3) < signed(ap_const_lv12_500)) else "0";
    tmp_198_1_fu_382_p2 <= "1" when (p_014_0_i_reg_290 = ap_const_lv10_0) else "0";
    tmp_212_cast_cast_fu_400_p1 <= std_logic_vector(resize(unsigned(tmp_4_fu_394_p2),11));
        tmp_227_1_cast_cast_fu_930_p1 <= std_logic_vector(resize(signed(p_Val2_1_reg_1354),12));

    tmp_227_2_2_cast_cas_fu_1003_p1 <= std_logic_vector(resize(unsigned(ap_pipeline_reg_pp0_iter3_src_kernel_win_0_va_23_reg_1332),10));
    tmp_24_fu_490_p3 <= 
        p_assign_6_1_cast_fu_426_p2 when (tmp_10_fu_432_p2(0) = '1') else 
        p_assign_8_1_fu_438_p2;
    tmp_26_fu_504_p3 <= 
        p_assign_6_2_cast_fu_450_p2 when (tmp_13_fu_456_p2(0) = '1') else 
        p_assign_8_2_fu_462_p2;
    tmp_28_fu_950_p2 <= std_logic_vector(unsigned(tmp_49_fu_933_p1) + unsigned(tmp_50_reg_1359));
    tmp_29_fu_1056_p4 <= p_Val2_5_fu_1028_p2(11 downto 8);
    tmp_2_fu_376_p2 <= "1" when (p_014_0_i_reg_290 = ap_const_lv10_1) else "0";
    tmp_37_fu_360_p4 <= p_014_0_i_reg_290(9 downto 1);
    tmp_38_fu_416_p1 <= p_014_0_i_reg_290(2 - 1 downto 0);
    tmp_39_fu_468_p1 <= tmp_4_fu_394_p2(2 - 1 downto 0);
    tmp_3_fu_388_p2 <= "1" when (unsigned(p_014_0_i_reg_290) > unsigned(ap_const_lv10_2D0)) else "0";
    tmp_40_fu_472_p1 <= p_assign_8_fu_410_p2(2 - 1 downto 0);
    tmp_41_fu_476_p3 <= 
        tmp_39_fu_468_p1 when (tmp_5_fu_404_p2(0) = '1') else 
        tmp_40_fu_472_p1;
    tmp_42_fu_484_p2 <= (tmp_41_fu_476_p3 xor ap_const_lv2_3);
    tmp_43_fu_534_p4 <= p_027_0_i_reg_301(10 downto 1);
    tmp_44_fu_560_p3 <= ImagLoc_x_fu_550_p2(11 downto 11);
    tmp_45_cast6_fu_518_p1 <= std_logic_vector(resize(unsigned(p_027_0_i_reg_301),12));
    tmp_45_fu_586_p3 <= ImagLoc_x_fu_550_p2(11 downto 11);
    tmp_46_fu_662_p1 <= x_fu_654_p3(2 - 1 downto 0);
    tmp_49_fu_933_p1 <= grp_fu_1113_p3(8 - 1 downto 0);
    tmp_4_fu_394_p2 <= std_logic_vector(unsigned(p_014_0_i_reg_290) + unsigned(ap_const_lv10_3FF));
    tmp_50_fu_888_p1 <= p_Val2_1_fu_883_p2(8 - 1 downto 0);
    tmp_51_fu_955_p1 <= p_Val2_1_2_fu_945_p2(8 - 1 downto 0);
    tmp_52_fu_968_p1 <= p_Val2_2_fu_963_p2(8 - 1 downto 0);
    tmp_53_fu_981_p1 <= p_Val2_2_1_fu_976_p2(8 - 1 downto 0);
    tmp_5_fu_404_p2 <= "1" when (unsigned(tmp_4_fu_394_p2) < unsigned(ap_const_lv10_2D0)) else "0";
    tmp_i_i_89_fu_1092_p2 <= (isneg_fu_1034_p3 or overflow_fu_1078_p2);
    tmp_i_i_fu_1066_p2 <= (isneg_fu_1034_p3 xor ap_const_lv1_1);
    tmp_s_fu_348_p2 <= "1" when (unsigned(p_014_0_i_reg_290) < unsigned(ap_const_lv10_2D0)) else "0";
    x_fu_654_p3 <= 
        p_p2_i_i_cast_fu_608_p1 when (sel_tmp8_fu_648_p2(0) = '1') else 
        sel_tmp_fu_628_p3;
end behav;
