<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NEORV32 - Software Framework Documentation: sw/lib/include/neorv32_spi.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="neorv32_logo_small.png"/></td>
  <td id="projectalign">
   <div id="projectname">NEORV32 - Software Framework Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_01fcd3835fb4e7d9331b722d86291b65.html">sw</a></li><li class="navelem"><a class="el" href="dir_7d04193005ada6f9450f847f4adb6b5b.html">lib</a></li><li class="navelem"><a class="el" href="dir_752b1e5d3973bf735fa78bf6b4727df9.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a>  </div>
  <div class="headertitle"><div class="title">neorv32_spi.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Serial peripheral interface controller (SPI) HW driver header file.  
<a href="#details">More...</a></p>

<p><a href="neorv32__spi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structneorv32__spi__t.html">neorv32_spi_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Prototypes</div></td></tr>
<tr class="memitem:a7266ee439d0ec11c5cedd4bf1a258272" id="r_a7266ee439d0ec11c5cedd4bf1a258272"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__spi_8h.html#a7266ee439d0ec11c5cedd4bf1a258272">neorv32_spi_available</a> (void)</td></tr>
<tr class="separator:a7266ee439d0ec11c5cedd4bf1a258272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d8124d986b69210081df6f1aa653552" id="r_a7d8124d986b69210081df6f1aa653552"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__spi_8h.html#a7d8124d986b69210081df6f1aa653552">neorv32_spi_setup</a> (int prsc, int cdiv, int clk_phase, int clk_polarity, uint32_t irq_mask)</td></tr>
<tr class="separator:a7d8124d986b69210081df6f1aa653552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a817dd9a38bfceb2048e40874a83ba169" id="r_a817dd9a38bfceb2048e40874a83ba169"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__spi_8h.html#a817dd9a38bfceb2048e40874a83ba169">neorv32_spi_disable</a> (void)</td></tr>
<tr class="separator:a817dd9a38bfceb2048e40874a83ba169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fa25d144ccb20a2faf0450c8dddd16e" id="r_a8fa25d144ccb20a2faf0450c8dddd16e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__spi_8h.html#a8fa25d144ccb20a2faf0450c8dddd16e">neorv32_spi_enable</a> (void)</td></tr>
<tr class="separator:a8fa25d144ccb20a2faf0450c8dddd16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c4da7e4dc2e42b04d7187f684f142c" id="r_ae1c4da7e4dc2e42b04d7187f684f142c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__spi_8h.html#ae1c4da7e4dc2e42b04d7187f684f142c">neorv32_spi_get_fifo_depth</a> (void)</td></tr>
<tr class="separator:ae1c4da7e4dc2e42b04d7187f684f142c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a737961d040ac09567350f89034f9e122" id="r_a737961d040ac09567350f89034f9e122"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__spi_8h.html#a737961d040ac09567350f89034f9e122">neorv32_spi_cs_en</a> (int cs)</td></tr>
<tr class="separator:a737961d040ac09567350f89034f9e122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa10ec90ccba6325eeeebb8f6f298d30c" id="r_aa10ec90ccba6325eeeebb8f6f298d30c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__spi_8h.html#aa10ec90ccba6325eeeebb8f6f298d30c">neorv32_spi_cs_dis</a> (void)</td></tr>
<tr class="separator:aa10ec90ccba6325eeeebb8f6f298d30c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7af79950eefc26e67a89bde02f255532" id="r_a7af79950eefc26e67a89bde02f255532"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__spi_8h.html#a7af79950eefc26e67a89bde02f255532">neorv32_spi_trans</a> (uint8_t tx_data)</td></tr>
<tr class="separator:a7af79950eefc26e67a89bde02f255532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec8583e988789e846d21c2a35e6b06e7" id="r_aec8583e988789e846d21c2a35e6b06e7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__spi_8h.html#aec8583e988789e846d21c2a35e6b06e7">neorv32_spi_put_nonblocking</a> (uint8_t tx_data)</td></tr>
<tr class="separator:aec8583e988789e846d21c2a35e6b06e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad66fa8f8d1a92d4f355de7579bfbfd2" id="r_aad66fa8f8d1a92d4f355de7579bfbfd2"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__spi_8h.html#aad66fa8f8d1a92d4f355de7579bfbfd2">neorv32_spi_get_nonblocking</a> (void)</td></tr>
<tr class="separator:aad66fa8f8d1a92d4f355de7579bfbfd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a332c7a1be511812ac0a2b102c165398a" id="r_a332c7a1be511812ac0a2b102c165398a"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__spi_8h.html#a332c7a1be511812ac0a2b102c165398a">neorv32_spi_busy</a> (void)</td></tr>
<tr class="separator:a332c7a1be511812ac0a2b102c165398a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">IO Device: Serial Peripheral Interface Controller (SPI)</h2></td></tr>
<tr class="memitem:a5f3afc4e268670c54d90df67fa38ca22" id="r_a5f3afc4e268670c54d90df67fa38ca22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__spi_8h.html#a5f3afc4e268670c54d90df67fa38ca22">NEORV32_SPI</a>&#160;&#160;&#160;((<a class="el" href="structneorv32__spi__t.html">neorv32_spi_t</a>*) (<a class="el" href="neorv32_8h.html#aa466dc5eace7351bd438606f0f7475a7">NEORV32_SPI_BASE</a>))</td></tr>
<tr class="separator:a5f3afc4e268670c54d90df67fa38ca22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae269b2f5b2afd46ae16801762ade2c3b" id="r_ae269b2f5b2afd46ae16801762ade2c3b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3b">NEORV32_SPI_CTRL_enum</a> { <br />
&#160;&#160;<a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba647a6357971f94b79b7672785c06a4ea">SPI_CTRL_EN</a> = 0
, <a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba4d787c993152a9417fcd50f76820c7b0">SPI_CTRL_CPHA</a> = 1
, <a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba7661acb97cc8c6dd7f333be4f4a2d315">SPI_CTRL_CPOL</a> = 2
, <a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba6884c98b56f6f756b581f2b395298fc2">SPI_CTRL_CS_SEL0</a> = 3
, <br />
&#160;&#160;<a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3bace7007184ed0100eda63c285dafee2bc">SPI_CTRL_CS_SEL1</a> = 4
, <a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba27e6fa3467bf2bff5ff1c64588ad7cee">SPI_CTRL_CS_SEL2</a> = 5
, <a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba867235b463aa56c8fc87fdfe79a1cb04">SPI_CTRL_CS_EN</a> = 6
, <a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3babc927c4ea78433de697a9fe96f47248e">SPI_CTRL_PRSC0</a> = 7
, <br />
&#160;&#160;<a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba49c38a34b95c034249a094fbc93e0a61">SPI_CTRL_PRSC1</a> = 8
, <a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba7a5244e443e1fe4ff6b7a2176f90ae7a">SPI_CTRL_PRSC2</a> = 9
, <a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3bae6db5cfa843a58d7c09783e7f29fa49f">SPI_CTRL_CDIV0</a> = 10
, <a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba0b9ca202963b68b999f94baab50fbc48">SPI_CTRL_CDIV1</a> = 11
, <br />
&#160;&#160;<a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba97aaa7a4ffcc6d17a00c4f992e517c46">SPI_CTRL_CDIV2</a> = 12
, <a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba85164e4e00b5ccd34158f98f691bca29">SPI_CTRL_CDIV3</a> = 13
, <a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba115b097b76b3b99716f54a63c6ce5633">SPI_CTRL_RX_AVAIL</a> = 16
, <a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba487b87333d33db0a05cd2a229225ffc6">SPI_CTRL_TX_EMPTY</a> = 17
, <br />
&#160;&#160;<a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba5efcaded20b93d2bffeaa4ea813f73b4">SPI_CTRL_TX_NHALF</a> = 18
, <a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba96860d260b31ee4c232b6b0eb45f7905">SPI_CTRL_TX_FULL</a> = 19
, <a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba2cd2350ffc819b7198d1833b525c5ca0">SPI_CTRL_IRQ_RX_AVAIL</a> = 20
, <a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3bafcdc17528f9f4521c02ec5c473b44622">SPI_CTRL_IRQ_TX_EMPTY</a> = 21
, <br />
&#160;&#160;<a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba8c18d975418ad444255f80317448d26b">SPI_CTRL_IRQ_TX_HALF</a> = 22
, <a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba12f67abd206066651c1d62fc29fafcdb">SPI_CTRL_FIFO_LSB</a> = 23
, <a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba8c0426f70974f0ab129481f2db7cf0ed">SPI_CTRL_FIFO_MSB</a> = 26
, <a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3ba7957cf1cf3997cd059ed81cba73a688c">SPI_CTRL_BUSY</a> = 31
<br />
 }</td></tr>
<tr class="separator:ae269b2f5b2afd46ae16801762ade2c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Serial peripheral interface controller (SPI) HW driver header file. </p>
<dl class="section note"><dt>Note</dt><dd>These functions should only be used if the SPI unit was synthesized (IO_SPI_EN = true). </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a5f3afc4e268670c54d90df67fa38ca22" name="a5f3afc4e268670c54d90df67fa38ca22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f3afc4e268670c54d90df67fa38ca22">&#9670;&#160;</a></span>NEORV32_SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NEORV32_SPI&#160;&#160;&#160;((<a class="el" href="structneorv32__spi__t.html">neorv32_spi_t</a>*) (<a class="el" href="neorv32_8h.html#aa466dc5eace7351bd438606f0f7475a7">NEORV32_SPI_BASE</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI module hardware access (<a class="el" href="structneorv32__spi__t.html">neorv32_spi_t</a>) </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ae269b2f5b2afd46ae16801762ade2c3b" name="ae269b2f5b2afd46ae16801762ade2c3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae269b2f5b2afd46ae16801762ade2c3b">&#9670;&#160;</a></span>NEORV32_SPI_CTRL_enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3b">NEORV32_SPI_CTRL_enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI control register bits </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba647a6357971f94b79b7672785c06a4ea" name="ae269b2f5b2afd46ae16801762ade2c3ba647a6357971f94b79b7672785c06a4ea"></a>SPI_CTRL_EN&#160;</td><td class="fielddoc"><p>SPI control register(0) (r/w): SPI unit enable </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba4d787c993152a9417fcd50f76820c7b0" name="ae269b2f5b2afd46ae16801762ade2c3ba4d787c993152a9417fcd50f76820c7b0"></a>SPI_CTRL_CPHA&#160;</td><td class="fielddoc"><p>SPI control register(1) (r/w): Clock phase </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba7661acb97cc8c6dd7f333be4f4a2d315" name="ae269b2f5b2afd46ae16801762ade2c3ba7661acb97cc8c6dd7f333be4f4a2d315"></a>SPI_CTRL_CPOL&#160;</td><td class="fielddoc"><p>SPI control register(2) (r/w): Clock polarity </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba6884c98b56f6f756b581f2b395298fc2" name="ae269b2f5b2afd46ae16801762ade2c3ba6884c98b56f6f756b581f2b395298fc2"></a>SPI_CTRL_CS_SEL0&#160;</td><td class="fielddoc"><p>SPI control register(3) (r/w): Direct chip select bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3bace7007184ed0100eda63c285dafee2bc" name="ae269b2f5b2afd46ae16801762ade2c3bace7007184ed0100eda63c285dafee2bc"></a>SPI_CTRL_CS_SEL1&#160;</td><td class="fielddoc"><p>SPI control register(4) (r/w): Direct chip select bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba27e6fa3467bf2bff5ff1c64588ad7cee" name="ae269b2f5b2afd46ae16801762ade2c3ba27e6fa3467bf2bff5ff1c64588ad7cee"></a>SPI_CTRL_CS_SEL2&#160;</td><td class="fielddoc"><p>SPI control register(5) (r/w): Direct chip select bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba867235b463aa56c8fc87fdfe79a1cb04" name="ae269b2f5b2afd46ae16801762ade2c3ba867235b463aa56c8fc87fdfe79a1cb04"></a>SPI_CTRL_CS_EN&#160;</td><td class="fielddoc"><p>SPI control register(6) (r/w): Chip select enable (selected CS line output is low when set) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3babc927c4ea78433de697a9fe96f47248e" name="ae269b2f5b2afd46ae16801762ade2c3babc927c4ea78433de697a9fe96f47248e"></a>SPI_CTRL_PRSC0&#160;</td><td class="fielddoc"><p>SPI control register(7) (r/w): Clock prescaler select bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba49c38a34b95c034249a094fbc93e0a61" name="ae269b2f5b2afd46ae16801762ade2c3ba49c38a34b95c034249a094fbc93e0a61"></a>SPI_CTRL_PRSC1&#160;</td><td class="fielddoc"><p>SPI control register(8) (r/w): Clock prescaler select bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba7a5244e443e1fe4ff6b7a2176f90ae7a" name="ae269b2f5b2afd46ae16801762ade2c3ba7a5244e443e1fe4ff6b7a2176f90ae7a"></a>SPI_CTRL_PRSC2&#160;</td><td class="fielddoc"><p>SPI control register(9) (r/w): Clock prescaler select bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3bae6db5cfa843a58d7c09783e7f29fa49f" name="ae269b2f5b2afd46ae16801762ade2c3bae6db5cfa843a58d7c09783e7f29fa49f"></a>SPI_CTRL_CDIV0&#160;</td><td class="fielddoc"><p>SPI control register(10) (r/w): Clock divider bit 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba0b9ca202963b68b999f94baab50fbc48" name="ae269b2f5b2afd46ae16801762ade2c3ba0b9ca202963b68b999f94baab50fbc48"></a>SPI_CTRL_CDIV1&#160;</td><td class="fielddoc"><p>SPI control register(11) (r/w): Clock divider bit 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba97aaa7a4ffcc6d17a00c4f992e517c46" name="ae269b2f5b2afd46ae16801762ade2c3ba97aaa7a4ffcc6d17a00c4f992e517c46"></a>SPI_CTRL_CDIV2&#160;</td><td class="fielddoc"><p>SPI control register(12) (r/w): Clock divider bit 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba85164e4e00b5ccd34158f98f691bca29" name="ae269b2f5b2afd46ae16801762ade2c3ba85164e4e00b5ccd34158f98f691bca29"></a>SPI_CTRL_CDIV3&#160;</td><td class="fielddoc"><p>SPI control register(13) (r/w): Clock divider bit 3 </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba115b097b76b3b99716f54a63c6ce5633" name="ae269b2f5b2afd46ae16801762ade2c3ba115b097b76b3b99716f54a63c6ce5633"></a>SPI_CTRL_RX_AVAIL&#160;</td><td class="fielddoc"><p>SPI control register(16) (r/-): RX FIFO data available (RX FIFO not empty) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba487b87333d33db0a05cd2a229225ffc6" name="ae269b2f5b2afd46ae16801762ade2c3ba487b87333d33db0a05cd2a229225ffc6"></a>SPI_CTRL_TX_EMPTY&#160;</td><td class="fielddoc"><p>SPI control register(17) (r/-): TX FIFO empty </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba5efcaded20b93d2bffeaa4ea813f73b4" name="ae269b2f5b2afd46ae16801762ade2c3ba5efcaded20b93d2bffeaa4ea813f73b4"></a>SPI_CTRL_TX_NHALF&#160;</td><td class="fielddoc"><p>SPI control register(18) (r/-): TX FIFO not at least half full </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba96860d260b31ee4c232b6b0eb45f7905" name="ae269b2f5b2afd46ae16801762ade2c3ba96860d260b31ee4c232b6b0eb45f7905"></a>SPI_CTRL_TX_FULL&#160;</td><td class="fielddoc"><p>SPI control register(19) (r/-): TX FIFO full </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba2cd2350ffc819b7198d1833b525c5ca0" name="ae269b2f5b2afd46ae16801762ade2c3ba2cd2350ffc819b7198d1833b525c5ca0"></a>SPI_CTRL_IRQ_RX_AVAIL&#160;</td><td class="fielddoc"><p>SPI control register(20) (r/w): Fire IRQ if RX FIFO data available (RX FIFO not empty) </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3bafcdc17528f9f4521c02ec5c473b44622" name="ae269b2f5b2afd46ae16801762ade2c3bafcdc17528f9f4521c02ec5c473b44622"></a>SPI_CTRL_IRQ_TX_EMPTY&#160;</td><td class="fielddoc"><p>SPI control register(21) (r/w): Fire IRQ if TX FIFO empty </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba8c18d975418ad444255f80317448d26b" name="ae269b2f5b2afd46ae16801762ade2c3ba8c18d975418ad444255f80317448d26b"></a>SPI_CTRL_IRQ_TX_HALF&#160;</td><td class="fielddoc"><p>SPI control register(22) (r/w): Fire IRQ if TX FIFO not at least half full </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba12f67abd206066651c1d62fc29fafcdb" name="ae269b2f5b2afd46ae16801762ade2c3ba12f67abd206066651c1d62fc29fafcdb"></a>SPI_CTRL_FIFO_LSB&#160;</td><td class="fielddoc"><p>SPI control register(23) (r/-): log2(FIFO size), lsb </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba8c0426f70974f0ab129481f2db7cf0ed" name="ae269b2f5b2afd46ae16801762ade2c3ba8c0426f70974f0ab129481f2db7cf0ed"></a>SPI_CTRL_FIFO_MSB&#160;</td><td class="fielddoc"><p>SPI control register(26) (r/-): log2(FIFO size), msb </p>
</td></tr>
<tr><td class="fieldname"><a id="ae269b2f5b2afd46ae16801762ade2c3ba7957cf1cf3997cd059ed81cba73a688c" name="ae269b2f5b2afd46ae16801762ade2c3ba7957cf1cf3997cd059ed81cba73a688c"></a>SPI_CTRL_BUSY&#160;</td><td class="fielddoc"><p>SPI control register(31) (r/-): SPI busy flag </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a7266ee439d0ec11c5cedd4bf1a258272" name="a7266ee439d0ec11c5cedd4bf1a258272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7266ee439d0ec11c5cedd4bf1a258272">&#9670;&#160;</a></span>neorv32_spi_available()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int neorv32_spi_available </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Check if SPI unit was synthesized.</p>
<dl class="section return"><dt>Returns</dt><dd>0 if SPI was not synthesized, 1 if SPI is available. </dd></dl>

</div>
</div>
<a id="a332c7a1be511812ac0a2b102c165398a" name="a332c7a1be511812ac0a2b102c165398a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a332c7a1be511812ac0a2b102c165398a">&#9670;&#160;</a></span>neorv32_spi_busy()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int neorv32_spi_busy </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Check if SPI transceiver is busy.</p>
<dl class="section return"><dt>Returns</dt><dd>0 if idle, 1 if busy </dd></dl>

</div>
</div>
<a id="aa10ec90ccba6325eeeebb8f6f298d30c" name="aa10ec90ccba6325eeeebb8f6f298d30c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa10ec90ccba6325eeeebb8f6f298d30c">&#9670;&#160;</a></span>neorv32_spi_cs_dis()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void neorv32_spi_cs_dis </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Deactivate currently active SPI chip select signal.</p>
<dl class="section note"><dt>Note</dt><dd>The SPI chip select output lines are HIGH when deactivated. </dd></dl>

</div>
</div>
<a id="a737961d040ac09567350f89034f9e122" name="a737961d040ac09567350f89034f9e122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a737961d040ac09567350f89034f9e122">&#9670;&#160;</a></span>neorv32_spi_cs_en()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void neorv32_spi_cs_en </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>cs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Activate single SPI chip select signal.</p>
<dl class="section note"><dt>Note</dt><dd>The SPI chip select output lines are LOW when activated.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cs</td><td>Chip select line to activate (0..7). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a817dd9a38bfceb2048e40874a83ba169" name="a817dd9a38bfceb2048e40874a83ba169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a817dd9a38bfceb2048e40874a83ba169">&#9670;&#160;</a></span>neorv32_spi_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void neorv32_spi_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable SPI controller. </p>

</div>
</div>
<a id="a8fa25d144ccb20a2faf0450c8dddd16e" name="a8fa25d144ccb20a2faf0450c8dddd16e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fa25d144ccb20a2faf0450c8dddd16e">&#9670;&#160;</a></span>neorv32_spi_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void neorv32_spi_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable SPI controller. </p>

</div>
</div>
<a id="ae1c4da7e4dc2e42b04d7187f684f142c" name="ae1c4da7e4dc2e42b04d7187f684f142c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c4da7e4dc2e42b04d7187f684f142c">&#9670;&#160;</a></span>neorv32_spi_get_fifo_depth()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int neorv32_spi_get_fifo_depth </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get SPI FIFO depth.</p>
<dl class="section return"><dt>Returns</dt><dd>FIFO depth (number of entries), zero if no FIFO implemented </dd></dl>

</div>
</div>
<a id="aad66fa8f8d1a92d4f355de7579bfbfd2" name="aad66fa8f8d1a92d4f355de7579bfbfd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad66fa8f8d1a92d4f355de7579bfbfd2">&#9670;&#160;</a></span>neorv32_spi_get_nonblocking()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t neorv32_spi_get_nonblocking </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get SPI RX data (non-blocking).</p>
<dl class="section return"><dt>Returns</dt><dd>Receive data (8-bit, LSB-aligned). </dd></dl>

</div>
</div>
<a id="aec8583e988789e846d21c2a35e6b06e7" name="aec8583e988789e846d21c2a35e6b06e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec8583e988789e846d21c2a35e6b06e7">&#9670;&#160;</a></span>neorv32_spi_put_nonblocking()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void neorv32_spi_put_nonblocking </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>tx_data</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Initiate SPI TX transfer (non-blocking).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">tx_data</td><td>Transmit data (8-bit, LSB-aligned). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7d8124d986b69210081df6f1aa653552" name="a7d8124d986b69210081df6f1aa653552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d8124d986b69210081df6f1aa653552">&#9670;&#160;</a></span>neorv32_spi_setup()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void neorv32_spi_setup </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>prsc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>cdiv</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>clk_phase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>clk_polarity</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>irq_mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable and configure SPI controller. The SPI control register bits are listed in <a class="el" href="neorv32__spi_8h.html#ae269b2f5b2afd46ae16801762ade2c3b">NEORV32_SPI_CTRL_enum</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">prsc</td><td>Clock prescaler select (0..7). See <a class="el" href="neorv32_8h.html#a10022df4c223533b04d5aebe222e8b73">NEORV32_CLOCK_PRSC_enum</a>. @prama[in] cdiv Clock divider (0..15). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clk_phase</td><td>Clock phase (0=sample on rising edge, 1=sample on falling edge). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clk_polarity</td><td>Clock polarity (when idle). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">irq_mask</td><td>Interrupt configuration mask (CTRL's irq_* bits). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a7af79950eefc26e67a89bde02f255532" name="a7af79950eefc26e67a89bde02f255532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7af79950eefc26e67a89bde02f255532">&#9670;&#160;</a></span>neorv32_spi_trans()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t neorv32_spi_trans </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>tx_data</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Initiate SPI transfer.</p>
<dl class="section note"><dt>Note</dt><dd>This function is blocking.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">tx_data</td><td>Transmit data (8-bit, LSB-aligned). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Receive data (8-bit, LSB-aligned). </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
