// Seed: 2341432290
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2 + id_2;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wor id_5,
    input supply1 id_6,
    output wire id_7,
    input tri0 id_8,
    input uwire id_9,
    input wand id_10,
    output tri1 id_11,
    input supply0 id_12,
    input tri0 id_13,
    output wire id_14,
    input wire id_15,
    output wire id_16#(.id_25(1)),
    output wire id_17,
    input uwire id_18,
    input uwire id_19,
    input tri id_20,
    output tri id_21,
    input tri0 id_22,
    input tri1 id_23
);
  id_26 :
  assert property (@((1)) 1)
  else;
  module_0 modCall_1 (id_26);
endmodule
