 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  initial_placed_wirelength_est	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  initial_placed_CPD_est	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 EArch.xml	  diffeq2.v	  common_--cluster_seed_type_blend	  6.77	  vpr	  69.92 MiB	  	  -1	  -1	  0.15	  23224	  4	  0.10	  -1	  -1	  33452	  -1	  -1	  22	  66	  0	  5	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  71600	  66	  96	  778	  595	  1	  467	  189	  16	  16	  256	  mult_36	  auto	  30.5 MiB	  0.20	  6722.15	  3867	  38129	  11944	  25485	  700	  69.9 MiB	  0.22	  0.00	  13.5168	  11.9676	  -733.358	  -11.9676	  11.9676	  0.23	  0.0012293	  0.00115121	  0.0930215	  0.0871131	  -1	  -1	  -1	  -1	  52	  9459	  33	  1.21132e+07	  3.16567e+06	  870783.	  3401.49	  4.48	  0.60084	  0.555495	  28652	  182587	  -1	  7774	  23	  2572	  4950	  928544	  268929	  12.8496	  12.8496	  -845.825	  -12.8496	  0	  0	  1.14646e+06	  4478.35	  0.04	  0.22	  0.12	  -1	  -1	  0.04	  0.0731266	  0.0686105	 
 EArch.xml	  diffeq2.v	  common_--cluster_seed_type_timing	  4.53	  vpr	  69.87 MiB	  	  -1	  -1	  0.18	  22840	  4	  0.10	  -1	  -1	  33480	  -1	  -1	  22	  66	  0	  5	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  71548	  66	  96	  778	  595	  1	  467	  189	  16	  16	  256	  mult_36	  auto	  30.5 MiB	  0.20	  6551.83	  4027	  38129	  10931	  26725	  473	  69.9 MiB	  0.21	  0.00	  12.92	  11.821	  -734.537	  -11.821	  11.821	  0.23	  0.00123074	  0.00115353	  0.0941779	  0.0882754	  -1	  -1	  -1	  -1	  48	  9214	  32	  1.21132e+07	  3.16567e+06	  817991.	  3195.28	  2.20	  0.415994	  0.38641	  27888	  167588	  -1	  7975	  24	  3322	  6799	  1271301	  350530	  13.154	  13.154	  -849.543	  -13.154	  0	  0	  1.04918e+06	  4098.38	  0.03	  0.27	  0.11	  -1	  -1	  0.03	  0.0770635	  0.0722456	 
 EArch.xml	  diffeq2.v	  common_--cluster_seed_type_max_inputs	  6.48	  vpr	  69.53 MiB	  	  -1	  -1	  0.15	  23224	  4	  0.10	  -1	  -1	  33468	  -1	  -1	  22	  66	  0	  5	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  71200	  66	  96	  778	  595	  1	  464	  189	  16	  16	  256	  mult_36	  auto	  30.5 MiB	  0.28	  6680.33	  3919	  28373	  7766	  20329	  278	  69.5 MiB	  0.17	  0.00	  13.2078	  12.0281	  -738.098	  -12.0281	  12.0281	  0.22	  0.00119784	  0.00112182	  0.0700888	  0.0657397	  -1	  -1	  -1	  -1	  52	  9970	  30	  1.21132e+07	  3.16567e+06	  870783.	  3401.49	  4.12	  0.400208	  0.370566	  28652	  182587	  -1	  8007	  20	  3357	  6704	  1372477	  375679	  13.0635	  13.0635	  -835.635	  -13.0635	  0	  0	  1.14646e+06	  4478.35	  0.03	  0.28	  0.12	  -1	  -1	  0.03	  0.0740148	  0.069885	 
 EArch.xml	  diffeq2.v	  common_--cluster_seed_type_max_pins	  4.53	  vpr	  69.88 MiB	  	  -1	  -1	  0.18	  23220	  4	  0.10	  -1	  -1	  33480	  -1	  -1	  22	  66	  0	  5	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  71552	  66	  96	  778	  595	  1	  464	  189	  16	  16	  256	  mult_36	  auto	  30.5 MiB	  0.25	  6732.23	  3928	  31083	  8255	  22537	  291	  69.9 MiB	  0.18	  0.00	  13.2056	  12.003	  -736.457	  -12.003	  12.003	  0.23	  0.00125624	  0.00117918	  0.0763028	  0.0715574	  -1	  -1	  -1	  -1	  52	  9019	  35	  1.21132e+07	  3.16567e+06	  870783.	  3401.49	  2.22	  0.419364	  0.388088	  28652	  182587	  -1	  7954	  20	  2686	  5259	  1001802	  293202	  13.0605	  13.0605	  -838.315	  -13.0605	  0	  0	  1.14646e+06	  4478.35	  0.03	  0.22	  0.12	  -1	  -1	  0.03	  0.0684734	  0.0643813	 
 EArch.xml	  diffeq2.v	  common_--cluster_seed_type_max_input_pins	  7.25	  vpr	  69.50 MiB	  	  -1	  -1	  0.27	  22844	  4	  0.10	  -1	  -1	  33480	  -1	  -1	  22	  66	  0	  5	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  71172	  66	  96	  778	  595	  1	  464	  189	  16	  16	  256	  mult_36	  auto	  30.5 MiB	  0.25	  6715.25	  4044	  39213	  11992	  26834	  387	  69.5 MiB	  0.23	  0.00	  13.2056	  11.9418	  -735.124	  -11.9418	  11.9418	  0.30	  0.00121378	  0.00114118	  0.0989951	  0.0928669	  -1	  -1	  -1	  -1	  46	  9773	  46	  1.21132e+07	  3.16567e+06	  786648.	  3072.85	  4.57	  0.583819	  0.539454	  27632	  162627	  -1	  8402	  24	  3019	  5739	  1097344	  305871	  13.0928	  13.0928	  -842.77	  -13.0928	  0	  0	  1.01260e+06	  3955.47	  0.03	  0.25	  0.12	  -1	  -1	  0.03	  0.0798643	  0.0747466	 
 EArch.xml	  diffeq2.v	  common_--cluster_seed_type_blend2	  9.21	  vpr	  69.85 MiB	  	  -1	  -1	  0.16	  23224	  4	  0.10	  -1	  -1	  33452	  -1	  -1	  22	  66	  0	  5	  success	  v8.0.0-13084-g071ad3865	  release IPO VTR_ASSERT_LEVEL=2	  GNU 13.3.0 on Linux-6.8.0-60-generic x86_64	  2025-06-17T09:37:40	  betzgrp-wintermute	  /home/pooladam/vtr-verilog-to-routing	  71528	  66	  96	  778	  595	  1	  467	  189	  16	  16	  256	  mult_36	  auto	  30.5 MiB	  0.20	  7184.04	  3659	  42465	  13171	  27963	  1331	  69.9 MiB	  0.23	  0.00	  13.8986	  12.0512	  -733.846	  -12.0512	  12.0512	  0.23	  0.00119862	  0.00112417	  0.101825	  0.0951952	  -1	  -1	  -1	  -1	  52	  9559	  31	  1.21132e+07	  3.16567e+06	  870783.	  3401.49	  6.80	  0.696256	  0.642968	  28652	  182587	  -1	  7581	  22	  4048	  8402	  1397354	  423053	  13.1979	  13.1979	  -846.537	  -13.1979	  0	  0	  1.14646e+06	  4478.35	  0.03	  0.28	  0.12	  -1	  -1	  0.03	  0.0730323	  0.0685525	 
