0.7
2020.2
Oct 14 2022
05:07:14
/home/df/Documenti/Universita/FPGA/ClockVHDL/ClockVHDL.srcs/sim_1/new/alarm_mode_tb.vhd,1730210390,vhdl,,,,tb_clock,,,,,,,,
/home/df/Documenti/Universita/FPGA/ClockVHDL/ClockVHDL.srcs/sim_1/new/setting_mode_new.vhd,1730208175,vhdl,,,,clock_tb_new,,,,,,,,
/home/df/Documenti/Universita/FPGA/ClockVHDL/ClockVHDL.srcs/sim_1/new/setting_mode_tb.vhd,1730210430,vhdl,,,,clock_tb,,,,,,,,
/home/df/Documenti/Universita/FPGA/ClockVHDL/ClockVHDL.srcs/sources_1/new/Design.vhd,1730211574,vhdl,,,,clock,,,,,,,,
