// Seed: 1410084233
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always #1 begin : LABEL_0
    $clog2(65);
    ;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd63
) (
    output supply1 id_0,
    input tri1 _id_1,
    input tri id_2,
    output supply0 id_3
);
  supply1 [1  ==  1 : (  id_1  )] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign id_0 = -1, id_5 = -1;
endmodule
