D:/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_4/exercise1_1.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_4/exercise1_1.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity D_flip_flop
-- Compiling architecture Behavioral of D_flip_flop

} {} {}} D:/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_4/exercise1_2.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_4/exercise1_2.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity D_flip_flop_TB
-- Compiling architecture data of D_flip_flop_TB

} {} {}} D:/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_4/exercise2_1.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_4/exercise2_1.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  3 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity clock_divider
-- Compiling architecture behavioural of clock_divider

} {} {}}
