Microsemi Libero Software
Version: 11.9.2.1
Release: v11.9 SP2

Info: The design Z:\windows\lvr_fw\lvr_fw_manuel\designer\impl1\top_lvr_fw.adb was last modified
      by software version 11.9.2.1.
Opened an existing Libero design Z:\windows\lvr_fw\lvr_fw_manuel\designer\impl1\top_lvr_fw.adb.
'BA_NAME' set to 'top_lvr_fw_ba'
'KEEP_EXISTING_PHYSICAL_CONSTRAINTS' set to '1'
'SDC_IMPORT_MERGE' set to '1'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'Z:\windows\lvr_fw\lvr_fw_manuel\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

The Execute Script command succeeded ( 00:00:00 )
Info: Combinational loops have been detected in the design.
      To view the details, go to Tools->Reports->Timing->Combinational_Loops
Warning: You changed the output filename from
         'Z:\windows\lvr_fw\lvr_fw_manuel\designer\impl1\top_lvr_fw' to
         'Z:\windows\lvr_fw\lvr_fw_manuel\fw_files\v1-0c_lvr_fw'. This may impact Libero. Do you
         wish to continue? [YES]
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...


Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Mon Aug 12 08:35:23 2019

Placer Finished: Mon Aug 12 08:35:35 2019
Total Placer CPU Time:     00:00:12

                        o - o - o - o - o - o


Timing-driven Router 
Design: top_lvr_fw                      Started: Mon Aug 12 08:35:38 2019

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: top_lvr_fw                      
Finished: Mon Aug 12 08:35:52 2019
Total CPU Time:     00:00:11            Total Elapsed Time: 00:00:14
Total Memory Usage: 185.4 Mbytes
                        o - o - o - o - o - o

status 257
status 257
Loading the Timing data for the design.
Info: Combinational loops have been detected in the design.
      To view the details, go to Tools->Reports->Timing->Combinational_Loops
Finished loading the Timing data.

The Layout command succeeded ( 00:00:36 )

The Export-map command succeeded ( 00:00:09 )
Wrote to the file: Z:\windows\lvr_fw\lvr_fw_manuel\fw_files\v1-0c_lvr_fw.stp
CHECKSUM: AAE0

The Generate programming file command succeeded ( 00:00:47 )
Design saved to file Z:\windows\lvr_fw\lvr_fw_manuel\designer\impl1\top_lvr_fw.adb.
Wrote pin report to file:
Z:\windows\lvr_fw\lvr_fw_manuel\designer\impl1\top_lvr_fw_report_pin_byname.txt

The Report command succeeded ( 00:00:01 )
Wrote pin report to file:
Z:\windows\lvr_fw\lvr_fw_manuel\designer\impl1\top_lvr_fw_report_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )

The Execute Script command succeeded ( 00:00:02 )
Design closed.

