{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 16 12:05:26 2018 " "Info: Processing started: Tue Oct 16 12:05:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevator -c elevator " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off elevator -c elevator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regist.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regist.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regist-a_counter " "Info: Found design unit 1: regist-a_counter" {  } { { "regist.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/regist.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regist " "Info: Found entity 1: regist" {  } { { "regist.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/regist.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-a_counter " "Info: Found design unit 1: counter-a_counter" {  } { { "counter.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/counter.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/counter.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_det.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file edge_det.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_det-a_edge_det " "Info: Found design unit 1: edge_det-a_edge_det" {  } { { "edge_det.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/edge_det.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 edge_det " "Info: Found entity 1: edge_det" {  } { { "edge_det.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/edge_det.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file elevator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elevator-a_elevator " "Info: Found design unit 1: elevator-a_elevator" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 elevator " "Info: Found entity 1: elevator" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-a_encoder " "Info: Found design unit 1: encoder-a_encoder" {  } { { "encoder.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/encoder.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Info: Found entity 1: encoder" {  } { { "encoder.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/encoder.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-a_timer " "Info: Found design unit 1: timer-a_timer" {  } { { "timer.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/timer.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "timer.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/timer.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "elevator " "Info: Elaborating entity \"elevator\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:en " "Info: Elaborating entity \"encoder\" for hierarchy \"encoder:en\"" {  } { { "elevator.vhd" "en" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_det edge_det:ed " "Info: Elaborating entity \"edge_det\" for hierarchy \"edge_det:ed\"" {  } { { "elevator.vhd" "ed" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regist regist:r0 " "Info: Elaborating entity \"regist\" for hierarchy \"regist:r0\"" {  } { { "elevator.vhd" "r0" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_out regist.vhd(30) " "Warning (10492): VHDL Process Statement warning at regist.vhd(30): signal \"s_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regist.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/regist.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:ct " "Info: Elaborating entity \"counter\" for hierarchy \"counter:ct\"" {  } { { "elevator.vhd" "ct" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor counter.vhd(26) " "Warning (10492): VHDL Process Statement warning at counter.vhd(26): signal \"sensor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/counter.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:tim " "Info: Elaborating entity \"timer\" for hierarchy \"timer:tim\"" {  } { { "elevator.vhd" "tim" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "timer:tim\|elapsed_s\[0\]~0 32 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=32) from the following logic: \"timer:tim\|elapsed_s\[0\]~0\"" {  } { { "timer.vhd" "elapsed_s\[0\]~0" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/timer.vhd" 23 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "counter:ct\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"counter:ct\|Add0\"" {  } { { "ieee/numeric_std.vhd" "Add0" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "timer:tim\|lpm_counter:elapsed_s_rtl_0 " "Info: Elaborated megafunction instantiation \"timer:tim\|lpm_counter:elapsed_s_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timer:tim\|lpm_counter:elapsed_s_rtl_0 " "Info: Instantiated megafunction \"timer:tim\|lpm_counter:elapsed_s_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:ct\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\"" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:ct\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"counter:ct\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Info: Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:ct\|lpm_add_sub:Add0\|addcore:adder counter:ct\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:ct\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node counter:ct\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:ct\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node counter:ct\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 191 5 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:ct\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\] counter:ct\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 192 10 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:ct\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node counter:ct\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:ct\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node counter:ct\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 178 5 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:ct\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs counter:ct\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:ct\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs counter:ct\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "CLK " "Info: Promoted clock signal driven by pin \"CLK\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "" 0 -1}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Info: Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "50 " "Info: Implemented 50 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "13 " "Info: Implemented 13 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 16 12:05:31 2018 " "Info: Processing ended: Tue Oct 16 12:05:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
