{
  "family": "MSP432P411V",
  "architecture": "arm-cortex-m3",
  "vendor": "Texas Instruments",
  "mcus": {
    "MSP432P411V": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "TLV": {
          "instances": [
            {
              "name": "TLV",
              "base": "0x00201000"
            }
          ],
          "registers": {
            "TLV_CHECKSUM": {
              "offset": "0x00",
              "size": 32,
              "description": "TLV Checksum"
            },
            "DEVICE_INFO_TAG": {
              "offset": "0x04",
              "size": 32,
              "description": "Device Info Tag"
            },
            "DEVICE_INFO_LEN": {
              "offset": "0x08",
              "size": 32,
              "description": "Device Info Length"
            },
            "DEVICE_ID": {
              "offset": "0x0C",
              "size": 32,
              "description": "Device ID"
            },
            "HWREV": {
              "offset": "0x10",
              "size": 32,
              "description": "HW Revision"
            },
            "BCREV": {
              "offset": "0x14",
              "size": 32,
              "description": "Boot Code Revision"
            },
            "ROM_DRVLIB_REV": {
              "offset": "0x18",
              "size": 32,
              "description": "ROM Driver Library Revision"
            },
            "DIE_REC_TAG": {
              "offset": "0x1C",
              "size": 32,
              "description": "Die Record Tag"
            },
            "DIE_REC_LEN": {
              "offset": "0x20",
              "size": 32,
              "description": "Die Record Length"
            },
            "DIE_XPOS": {
              "offset": "0x24",
              "size": 32,
              "description": "Die X-Position"
            },
            "DIE_YPOS": {
              "offset": "0x28",
              "size": 32,
              "description": "Die Y-Position"
            },
            "WAFER_ID": {
              "offset": "0x2C",
              "size": 32,
              "description": "Wafer ID"
            },
            "LOT_ID": {
              "offset": "0x30",
              "size": 32,
              "description": "Lot ID"
            },
            "RESERVED0": {
              "offset": "0x34",
              "size": 32,
              "description": "Reserved"
            },
            "RESERVED1": {
              "offset": "0x38",
              "size": 32,
              "description": "Reserved"
            },
            "RESERVED2": {
              "offset": "0x3C",
              "size": 32,
              "description": "Reserved"
            },
            "TEST_RESULTS": {
              "offset": "0x40",
              "size": 32,
              "description": "Test Results"
            },
            "CS_CAL_TAG": {
              "offset": "0x44",
              "size": 32,
              "description": "Clock System Calibration Tag"
            },
            "CS_CAL_LEN": {
              "offset": "0x48",
              "size": 32,
              "description": "Clock System Calibration Length"
            },
            "DCOIR_FCAL_RSEL04": {
              "offset": "0x4C",
              "size": 32,
              "description": "DCO IR mode: Frequency calibration for DCORSEL 0 to 4"
            },
            "DCOIR_FCAL_RSEL5": {
              "offset": "0x50",
              "size": 32,
              "description": "DCO IR mode: Frequency calibration for DCORSEL 5"
            },
            "RESERVED3": {
              "offset": "0x54",
              "size": 32,
              "description": "Reserved"
            },
            "RESERVED4": {
              "offset": "0x58",
              "size": 32,
              "description": "Reserved"
            },
            "RESERVED5": {
              "offset": "0x5C",
              "size": 32,
              "description": "Reserved"
            },
            "RESERVED6": {
              "offset": "0x60",
              "size": 32,
              "description": "Reserved"
            },
            "DCOIR_CONSTK_RSEL04": {
              "offset": "0x64",
              "size": 32,
              "description": "DCO IR mode: DCO Constant (K) for DCORSEL 0 to 4"
            },
            "DCOIR_CONSTK_RSEL5": {
              "offset": "0x68",
              "size": 32,
              "description": "DCO IR mode: DCO Constant (K) for DCORSEL 5"
            },
            "DCOER_FCAL_RSEL04": {
              "offset": "0x6C",
              "size": 32,
              "description": "DCO ER mode: Frequency calibration for DCORSEL 0 to 4"
            },
            "DCOER_FCAL_RSEL5": {
              "offset": "0x70",
              "size": 32,
              "description": "DCO ER mode: Frequency calibration for DCORSEL 5"
            },
            "RESERVED7": {
              "offset": "0x74",
              "size": 32,
              "description": "Reserved"
            },
            "RESERVED8": {
              "offset": "0x78",
              "size": 32,
              "description": "Reserved"
            },
            "RESERVED9": {
              "offset": "0x7C",
              "size": 32,
              "description": "Reserved"
            },
            "RESERVED10": {
              "offset": "0x80",
              "size": 32,
              "description": "Reserved"
            },
            "DCOER_CONSTK_RSEL04": {
              "offset": "0x84",
              "size": 32,
              "description": "DCO ER mode: DCO Constant (K) for DCORSEL 0 to 4"
            },
            "DCOER_CONSTK_RSEL5": {
              "offset": "0x88",
              "size": 32,
              "description": "DCO ER mode: DCO Constant (K) for DCORSEL 5"
            },
            "ADC14_CAL_TAG": {
              "offset": "0x8C",
              "size": 32,
              "description": "ADC14 Calibration Tag"
            },
            "ADC14_CAL_LEN": {
              "offset": "0x90",
              "size": 32,
              "description": "ADC14 Calibration Length"
            },
            "ADC_GAIN_FACTOR": {
              "offset": "0x94",
              "size": 32,
              "description": "ADC Gain Factor"
            },
            "ADC_OFFSET": {
              "offset": "0x98",
              "size": 32,
              "description": "ADC Offset"
            },
            "RESERVED11": {
              "offset": "0x9C",
              "size": 32,
              "description": "Reserved"
            },
            "RESERVED12": {
              "offset": "0xA0",
              "size": 32,
              "description": "Reserved"
            },
            "RESERVED13": {
              "offset": "0xA4",
              "size": 32,
              "description": "Reserved"
            },
            "RESERVED14": {
              "offset": "0xA8",
              "size": 32,
              "description": "Reserved"
            },
            "RESERVED15": {
              "offset": "0xAC",
              "size": 32,
              "description": "Reserved"
            },
            "RESERVED16": {
              "offset": "0xB0",
              "size": 32,
              "description": "Reserved"
            },
            "RESERVED17": {
              "offset": "0xB4",
              "size": 32,
              "description": "Reserved"
            },
            "RESERVED18": {
              "offset": "0xB8",
              "size": 32,
              "description": "Reserved"
            },
            "RESERVED19": {
              "offset": "0xBC",
              "size": 32,
              "description": "Reserved"
            },
            "RESERVED20": {
              "offset": "0xC0",
              "size": 32,
              "description": "Reserved"
            },
            "RESERVED21": {
              "offset": "0xC4",
              "size": 32,
              "description": "Reserved"
            },
            "RESERVED22": {
              "offset": "0xC8",
              "size": 32,
              "description": "Reserved"
            },
            "RESERVED23": {
              "offset": "0xCC",
              "size": 32,
              "description": "Reserved"
            },
            "RESERVED24": {
              "offset": "0xD0",
              "size": 32,
              "description": "Reserved"
            },
            "RESERVED25": {
              "offset": "0xD4",
              "size": 32,
              "description": "Reserved"
            },
            "RESERVED26": {
              "offset": "0xD8",
              "size": 32,
              "description": "Reserved"
            },
            "ADC14_REF1P2V_TS30C": {
              "offset": "0xDC",
              "size": 32,
              "description": "ADC14 1.2V Reference Temp. Sensor 30C"
            },
            "ADC14_REF1P2V_TS85C": {
              "offset": "0xE0",
              "size": 32,
              "description": "ADC14 1.2V Reference Temp. Sensor 85C"
            },
            "ADC14_REF1P45V_TS30C": {
              "offset": "0xE4",
              "size": 32,
              "description": "ADC14 1.45V Reference Temp. Sensor 30C"
            },
            "ADC14_REF1P45V_TS85C": {
              "offset": "0xE8",
              "size": 32,
              "description": "ADC14 1.45V Reference Temp. Sensor 85C"
            },
            "ADC14_REF2P5V_TS30C": {
              "offset": "0xEC",
              "size": 32,
              "description": "ADC14 2.5V Reference Temp. Sensor 30C"
            },
            "ADC14_REF2P5V_TS85C": {
              "offset": "0xF0",
              "size": 32,
              "description": "ADC14 2.5V Reference Temp. Sensor 85C"
            },
            "REF_CAL_TAG": {
              "offset": "0xF4",
              "size": 32,
              "description": "REF Calibration Tag"
            },
            "REF_CAL_LEN": {
              "offset": "0xF8",
              "size": 32,
              "description": "REF Calibration Length"
            },
            "REF_1P2V": {
              "offset": "0xFC",
              "size": 32,
              "description": "REF 1.2V Reference"
            },
            "REF_1P45V": {
              "offset": "0x100",
              "size": 32,
              "description": "REF 1.45V Reference"
            },
            "REF_2P5V": {
              "offset": "0x104",
              "size": 32,
              "description": "REF 2.5V Reference"
            },
            "FLASH_INFO_TAG": {
              "offset": "0x108",
              "size": 32,
              "description": "Flash Info Tag"
            },
            "FLASH_INFO_LEN": {
              "offset": "0x10C",
              "size": 32,
              "description": "Flash Info Length"
            },
            "FLASH_MAX_PROG_PULSES": {
              "offset": "0x110",
              "size": 32,
              "description": "Flash Maximum Programming Pulses"
            },
            "FLASH_MAX_ERASE_PULSES": {
              "offset": "0x114",
              "size": 32,
              "description": "Flash Maximum Erase Pulses"
            },
            "RANDOM_NUM_TAG": {
              "offset": "0x118",
              "size": 32,
              "description": "128-bit Random Number Tag"
            },
            "RANDOM_NUM_LEN": {
              "offset": "0x11C",
              "size": 32,
              "description": "128-bit Random Number Length"
            },
            "RANDOM_NUM_1": {
              "offset": "0x120",
              "size": 32,
              "description": "32-bit Random Number 1"
            },
            "RANDOM_NUM_2": {
              "offset": "0x124",
              "size": 32,
              "description": "32-bit Random Number 2"
            },
            "RANDOM_NUM_3": {
              "offset": "0x128",
              "size": 32,
              "description": "32-bit Random Number 3"
            },
            "RANDOM_NUM_4": {
              "offset": "0x12C",
              "size": 32,
              "description": "32-bit Random Number 4"
            },
            "BSL_CFG_TAG": {
              "offset": "0x130",
              "size": 32,
              "description": "BSL Configuration Tag"
            },
            "BSL_CFG_LEN": {
              "offset": "0x134",
              "size": 32,
              "description": "BSL Configuration Length"
            },
            "BSL_PERIPHIF_SEL": {
              "offset": "0x138",
              "size": 32,
              "description": "BSL Peripheral Interface Selection"
            },
            "BSL_PORTIF_CFG_UART": {
              "offset": "0x13C",
              "size": 32,
              "description": "BSL Port Interface Configuration for UART"
            },
            "BSL_PORTIF_CFG_SPI": {
              "offset": "0x140",
              "size": 32,
              "description": "BSL Port Interface Configuration for SPI"
            },
            "BSL_PORTIF_CFG_I2C": {
              "offset": "0x144",
              "size": 32,
              "description": "BSL Port Interface Configuration for I2C"
            },
            "TLV_END": {
              "offset": "0x148",
              "size": 32,
              "description": "TLV End Word"
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "TIMER_A0",
              "base": "0x40000000",
              "irq": 8
            },
            {
              "name": "TIMER_A1",
              "base": "0x40000400",
              "irq": 10
            },
            {
              "name": "TIMER_A2",
              "base": "0x40000800",
              "irq": 12
            },
            {
              "name": "TIMER_A3",
              "base": "0x40000C00",
              "irq": 14
            },
            {
              "name": "TIMER32",
              "base": "0x4000C000",
              "irq": 25
            }
          ],
          "registers": {
            "TAxCTL": {
              "offset": "0x00",
              "size": 16,
              "description": "TimerAx Control Register"
            },
            "TAxCCTL[%s]": {
              "offset": "0x02",
              "size": 16,
              "description": "Timer_A Capture/Compare Control Register"
            },
            "TAxR": {
              "offset": "0x10",
              "size": 16,
              "description": "TimerA register"
            },
            "TAxCCR[%s]": {
              "offset": "0x12",
              "size": 16,
              "description": "Timer_A Capture/Compare  Register"
            },
            "TAxEX0": {
              "offset": "0x20",
              "size": 16,
              "description": "TimerAx Expansion 0 Register"
            },
            "TAxIV": {
              "offset": "0x2E",
              "size": 16,
              "description": "TimerAx Interrupt Vector Register"
            }
          },
          "bits": {
            "TAxCTL": {
              "TAIFG": {
                "bit": 0,
                "description": "TimerA interrupt flag"
              },
              "TAIE": {
                "bit": 1,
                "description": "TimerA interrupt enable"
              },
              "TACLR": {
                "bit": 2,
                "description": "TimerA clear"
              },
              "MC": {
                "bit": 4,
                "description": "Mode control",
                "width": 2
              },
              "ID": {
                "bit": 6,
                "description": "Input divider",
                "width": 2
              },
              "TASSEL": {
                "bit": 8,
                "description": "TimerA clock source select",
                "width": 2
              }
            },
            "TAxCCTL[%s]": {
              "CCIFG": {
                "bit": 0,
                "description": "Capture/compare interrupt flag"
              },
              "COV": {
                "bit": 1,
                "description": "Capture overflow"
              },
              "OUT": {
                "bit": 2,
                "description": "Output"
              },
              "CCI": {
                "bit": 3,
                "description": "Capture/compare input"
              },
              "CCIE": {
                "bit": 4,
                "description": "Capture/compare interrupt enable"
              },
              "OUTMOD": {
                "bit": 5,
                "description": "Output mode",
                "width": 3
              },
              "CAP": {
                "bit": 8,
                "description": "Capture mode"
              },
              "SCCI": {
                "bit": 10,
                "description": "Synchronized capture/compare input"
              },
              "SCS": {
                "bit": 11,
                "description": "Synchronize capture source"
              },
              "CCIS": {
                "bit": 12,
                "description": "Capture/compare input select",
                "width": 2
              },
              "CM": {
                "bit": 14,
                "description": "Capture mode",
                "width": 2
              }
            },
            "TAxCCR[%s]": {
              "TAxR": {
                "bit": 0,
                "description": "TimerA register",
                "width": 16
              }
            },
            "TAxEX0": {
              "TAIDEX": {
                "bit": 0,
                "description": "Input divider expansion",
                "width": 3
              }
            },
            "TAxIV": {
              "TAIV": {
                "bit": 0,
                "description": "TimerA interrupt vector value",
                "width": 16
              }
            }
          }
        },
        "EUSCI": {
          "instances": [
            {
              "name": "EUSCI_A0",
              "base": "0x40001000",
              "irq": 16
            },
            {
              "name": "EUSCI_A1",
              "base": "0x40001400",
              "irq": 17
            },
            {
              "name": "EUSCI_A2",
              "base": "0x40001800",
              "irq": 18
            },
            {
              "name": "EUSCI_A3",
              "base": "0x40001C00",
              "irq": 19
            },
            {
              "name": "EUSCI_B0",
              "base": "0x40002000",
              "irq": 20
            },
            {
              "name": "EUSCI_B1",
              "base": "0x40002400",
              "irq": 21
            },
            {
              "name": "EUSCI_B2",
              "base": "0x40002800",
              "irq": 22
            },
            {
              "name": "EUSCI_B3",
              "base": "0x40002C00",
              "irq": 23
            }
          ],
          "registers": {
            "UCAxCTLW0": {
              "offset": "0x00",
              "size": 16,
              "description": "eUSCI_Ax Control Word Register 0"
            },
            "UCAxCTLW1": {
              "offset": "0x02",
              "size": 16,
              "description": "eUSCI_Ax Control Word Register 1"
            },
            "UCAxBRW": {
              "offset": "0x06",
              "size": 16,
              "description": "eUSCI_Ax Baud Rate Control Word Register"
            },
            "UCAxMCTLW": {
              "offset": "0x08",
              "size": 16,
              "description": "eUSCI_Ax Modulation Control Word Register"
            },
            "UCAxSTATW": {
              "offset": "0x0A",
              "size": 16,
              "description": "eUSCI_Ax Status Register"
            },
            "UCAxRXBUF": {
              "offset": "0x0C",
              "size": 16,
              "description": "eUSCI_Ax Receive Buffer Register"
            },
            "UCAxTXBUF": {
              "offset": "0x0E",
              "size": 16,
              "description": "eUSCI_Ax Transmit Buffer Register"
            },
            "UCAxABCTL": {
              "offset": "0x10",
              "size": 16,
              "description": "eUSCI_Ax Auto Baud Rate Control Register"
            },
            "UCAxIRCTL": {
              "offset": "0x12",
              "size": 16,
              "description": "eUSCI_Ax IrDA Control Word Register"
            },
            "UCAxIE": {
              "offset": "0x1A",
              "size": 16,
              "description": "eUSCI_Ax Interrupt Enable Register"
            },
            "UCAxIFG": {
              "offset": "0x1C",
              "size": 16,
              "description": "eUSCI_Ax Interrupt Flag Register"
            },
            "UCAxIV": {
              "offset": "0x1E",
              "size": 16,
              "description": "eUSCI_Ax Interrupt Vector Register"
            }
          },
          "bits": {
            "UCAxCTLW0": {
              "UCSWRST": {
                "bit": 0,
                "description": "Software reset enable"
              },
              "UCTXBRK": {
                "bit": 1,
                "description": "Transmit break"
              },
              "UCTXADDR": {
                "bit": 2,
                "description": "Transmit address"
              },
              "UCDORM": {
                "bit": 3,
                "description": "Dormant"
              },
              "UCBRKIE": {
                "bit": 4,
                "description": "Receive break character interrupt enable"
              },
              "UCRXEIE": {
                "bit": 5,
                "description": "Receive erroneous-character interrupt enable"
              },
              "UCSSEL": {
                "bit": 6,
                "description": "eUSCI_A clock source select",
                "width": 2
              },
              "UCSYNC": {
                "bit": 8,
                "description": "Synchronous mode enable"
              },
              "UCMODE": {
                "bit": 9,
                "description": "eUSCI_A mode",
                "width": 2
              },
              "UCSPB": {
                "bit": 11,
                "description": "Stop bit select"
              },
              "UC7BIT": {
                "bit": 12,
                "description": "Character length"
              },
              "UCMSB": {
                "bit": 13,
                "description": "MSB first select"
              },
              "UCPAR": {
                "bit": 14,
                "description": "Parity select"
              },
              "UCPEN": {
                "bit": 15,
                "description": "Parity enable"
              }
            },
            "UCAxCTLW1": {
              "UCGLIT": {
                "bit": 0,
                "description": "Deglitch time",
                "width": 2
              }
            },
            "UCAxBRW": {
              "UCBR": {
                "bit": 0,
                "description": "Clock prescaler setting of the Baud rate generator",
                "width": 16
              }
            },
            "UCAxMCTLW": {
              "UCOS16": {
                "bit": 0,
                "description": "Oversampling mode enabled"
              },
              "UCBRF": {
                "bit": 4,
                "description": "First modulation stage select",
                "width": 4
              },
              "UCBRS": {
                "bit": 8,
                "description": "Second modulation stage select",
                "width": 8
              }
            },
            "UCAxSTATW": {
              "UCBUSY": {
                "bit": 0,
                "description": "eUSCI_A busy"
              },
              "UCADDR_UCIDLE": {
                "bit": 1,
                "description": "Address received / Idle line detected"
              },
              "UCRXERR": {
                "bit": 2,
                "description": "Receive error flag"
              },
              "UCBRK": {
                "bit": 3,
                "description": "Break detect flag"
              },
              "UCPE": {
                "bit": 4,
                "description": "Parity error flag. When UCPEN = 0, UCPE is read as 0. UCPE is cleared when UCAxRXBUF is read."
              },
              "UCOE": {
                "bit": 5,
                "description": "Overrun error flag"
              },
              "UCFE": {
                "bit": 6,
                "description": "Framing error flag"
              },
              "UCLISTEN": {
                "bit": 7,
                "description": "Listen enable"
              }
            },
            "UCAxRXBUF": {
              "UCRXBUF": {
                "bit": 0,
                "description": "Receive data buffer",
                "width": 8
              }
            },
            "UCAxTXBUF": {
              "UCTXBUF": {
                "bit": 0,
                "description": "Transmit data buffer",
                "width": 8
              }
            },
            "UCAxABCTL": {
              "UCABDEN": {
                "bit": 0,
                "description": "Automatic baud-rate detect enable"
              },
              "UCBTOE": {
                "bit": 2,
                "description": "Break time out error"
              },
              "UCSTOE": {
                "bit": 3,
                "description": "Synch field time out error"
              },
              "UCDELIM": {
                "bit": 4,
                "description": "Break/synch delimiter length",
                "width": 2
              }
            },
            "UCAxIRCTL": {
              "UCIREN": {
                "bit": 0,
                "description": "IrDA encoder/decoder enable"
              },
              "UCIRTXCLK": {
                "bit": 1,
                "description": "IrDA transmit pulse clock select"
              },
              "UCIRTXPL": {
                "bit": 2,
                "description": "Transmit pulse length",
                "width": 6
              },
              "UCIRRXFE": {
                "bit": 8,
                "description": "IrDA receive filter enabled"
              },
              "UCIRRXPL": {
                "bit": 9,
                "description": "IrDA receive input UCAxRXD polarity"
              },
              "UCIRRXFL": {
                "bit": 10,
                "description": "Receive filter length",
                "width": 4
              }
            },
            "UCAxIE": {
              "UCRXIE": {
                "bit": 0,
                "description": "Receive interrupt enable"
              },
              "UCTXIE": {
                "bit": 1,
                "description": "Transmit interrupt enable"
              },
              "UCSTTIE": {
                "bit": 2,
                "description": "Start bit interrupt enable"
              },
              "UCTXCPTIE": {
                "bit": 3,
                "description": "Transmit complete interrupt enable"
              }
            },
            "UCAxIFG": {
              "UCRXIFG": {
                "bit": 0,
                "description": "Receive interrupt flag"
              },
              "UCTXIFG": {
                "bit": 1,
                "description": "Transmit interrupt flag"
              },
              "UCSTTIFG": {
                "bit": 2,
                "description": "Start bit interrupt flag"
              },
              "UCTXCPTIFG": {
                "bit": 3,
                "description": "Transmit ready interrupt enable"
              }
            },
            "UCAxIV": {
              "UCIV": {
                "bit": 0,
                "description": "eUSCI_A interrupt vector value",
                "width": 16
              }
            }
          }
        },
        "REF": {
          "instances": [
            {
              "name": "REF_A",
              "base": "0x40003000"
            }
          ],
          "registers": {
            "REFCTL0": {
              "offset": "0x00",
              "size": 16,
              "description": "REF Control Register 0"
            }
          },
          "bits": {
            "REFCTL0": {
              "REFON": {
                "bit": 0,
                "description": "Reference enable"
              },
              "REFOUT": {
                "bit": 1,
                "description": "Reference output buffer"
              },
              "REFTCOFF": {
                "bit": 3,
                "description": "Temperature sensor disabled"
              },
              "REFVSEL": {
                "bit": 4,
                "description": "Reference voltage level select",
                "width": 2
              },
              "REFGENOT": {
                "bit": 6,
                "description": "Reference generator one-time trigger"
              },
              "REFBGOT": {
                "bit": 7,
                "description": "Bandgap and bandgap buffer one-time trigger"
              },
              "REFGENACT": {
                "bit": 8,
                "description": "Reference generator active"
              },
              "REFBGACT": {
                "bit": 9,
                "description": "Reference bandgap active"
              },
              "REFGENBUSY": {
                "bit": 10,
                "description": "Reference generator busy"
              },
              "BGMODE": {
                "bit": 11,
                "description": "Bandgap mode"
              },
              "REFGENRDY": {
                "bit": 12,
                "description": "Variable reference voltage ready status"
              },
              "REFBGRDY": {
                "bit": 13,
                "description": "Buffered bandgap voltage ready status"
              }
            }
          }
        },
        "COMP": {
          "instances": [
            {
              "name": "COMP_E0",
              "base": "0x40003400",
              "irq": 6
            },
            {
              "name": "COMP_E1",
              "base": "0x40003800",
              "irq": 7
            }
          ],
          "registers": {
            "CExCTL0": {
              "offset": "0x00",
              "size": 16,
              "description": "Comparator Control Register 0"
            },
            "CExCTL1": {
              "offset": "0x02",
              "size": 16,
              "description": "Comparator Control Register 1"
            },
            "CExCTL2": {
              "offset": "0x04",
              "size": 16,
              "description": "Comparator Control Register 2"
            },
            "CExCTL3": {
              "offset": "0x06",
              "size": 16,
              "description": "Comparator Control Register 3"
            },
            "CExINT": {
              "offset": "0x0C",
              "size": 16,
              "description": "Comparator Interrupt Control Register"
            },
            "CExIV": {
              "offset": "0x0E",
              "size": 16,
              "description": "Comparator Interrupt Vector Word Register"
            }
          },
          "bits": {
            "CExCTL0": {
              "CEIPSEL": {
                "bit": 0,
                "description": "Channel input selected for the V+ terminal",
                "width": 4
              },
              "CEIPEN": {
                "bit": 7,
                "description": "Channel input enable for the V+ terminal"
              },
              "CEIMSEL": {
                "bit": 8,
                "description": "Channel input selected for the - terminal",
                "width": 4
              },
              "CEIMEN": {
                "bit": 15,
                "description": "Channel input enable for the - terminal"
              }
            },
            "CExCTL1": {
              "CEOUT": {
                "bit": 0,
                "description": "Comparator output value"
              },
              "CEOUTPOL": {
                "bit": 1,
                "description": "Comparator output polarity"
              },
              "CEF": {
                "bit": 2,
                "description": "Comparator output filter"
              },
              "CEIES": {
                "bit": 3,
                "description": "Interrupt edge select for CEIIFG and CEIFG"
              },
              "CESHORT": {
                "bit": 4,
                "description": "Input short"
              },
              "CEEX": {
                "bit": 5,
                "description": "Exchange"
              },
              "CEFDLY": {
                "bit": 6,
                "description": "Filter delay",
                "width": 2
              },
              "CEPWRMD": {
                "bit": 8,
                "description": "Power Mode",
                "width": 2
              },
              "CEON": {
                "bit": 10,
                "description": "Comparator On"
              },
              "CEMRVL": {
                "bit": 11,
                "description": "This bit is valid of CEMRVS is set to 1"
              },
              "CEMRVS": {
                "bit": 12,
                "description": "This bit defines if the comparator output selects between VREF0 or VREF1 if CERS = 00, 01, or 10."
              }
            },
            "CExCTL2": {
              "CEREF0": {
                "bit": 0,
                "description": "Reference resistor tap 0",
                "width": 5
              },
              "CERSEL": {
                "bit": 5,
                "description": "Reference select"
              },
              "CERS": {
                "bit": 6,
                "description": "Reference source",
                "width": 2
              },
              "CEREF1": {
                "bit": 8,
                "description": "Reference resistor tap 1",
                "width": 5
              },
              "CEREFL": {
                "bit": 13,
                "description": "Reference voltage level",
                "width": 2
              },
              "CEREFACC": {
                "bit": 15,
                "description": "Reference accuracy"
              }
            },
            "CExCTL3": {
              "CEPD0": {
                "bit": 0,
                "description": "Port disable"
              },
              "CEPD1": {
                "bit": 1,
                "description": "Port disable"
              },
              "CEPD2": {
                "bit": 2,
                "description": "Port disable"
              },
              "CEPD3": {
                "bit": 3,
                "description": "Port disable"
              },
              "CEPD4": {
                "bit": 4,
                "description": "Port disable"
              },
              "CEPD5": {
                "bit": 5,
                "description": "Port disable"
              },
              "CEPD6": {
                "bit": 6,
                "description": "Port disable"
              },
              "CEPD7": {
                "bit": 7,
                "description": "Port disable"
              },
              "CEPD8": {
                "bit": 8,
                "description": "Port disable"
              },
              "CEPD9": {
                "bit": 9,
                "description": "Port disable"
              },
              "CEPD10": {
                "bit": 10,
                "description": "Port disable"
              },
              "CEPD11": {
                "bit": 11,
                "description": "Port disable"
              },
              "CEPD12": {
                "bit": 12,
                "description": "Port disable"
              },
              "CEPD13": {
                "bit": 13,
                "description": "Port disable"
              },
              "CEPD14": {
                "bit": 14,
                "description": "Port disable"
              },
              "CEPD15": {
                "bit": 15,
                "description": "Port disable"
              }
            },
            "CExINT": {
              "CEIFG": {
                "bit": 0,
                "description": "Comparator output interrupt flag"
              },
              "CEIIFG": {
                "bit": 1,
                "description": "Comparator output inverted interrupt flag"
              },
              "CERDYIFG": {
                "bit": 4,
                "description": "Comparator ready interrupt flag"
              },
              "CEIE": {
                "bit": 8,
                "description": "Comparator output interrupt enable"
              },
              "CEIIE": {
                "bit": 9,
                "description": "Comparator output interrupt enable inverted polarity"
              },
              "CERDYIE": {
                "bit": 12,
                "description": "Comparator ready interrupt enable"
              }
            },
            "CExIV": {
              "CEIV": {
                "bit": 0,
                "description": "Comparator interrupt vector word register",
                "width": 16
              }
            }
          }
        },
        "CRYPTO": {
          "instances": [
            {
              "name": "AES256",
              "base": "0x40003C00",
              "irq": 28
            }
          ],
          "registers": {
            "AESACTL0": {
              "offset": "0x00",
              "size": 16,
              "description": "AES Accelerator Control Register 0"
            },
            "AESACTL1": {
              "offset": "0x02",
              "size": 16,
              "description": "AES Accelerator Control Register 1"
            },
            "AESASTAT": {
              "offset": "0x04",
              "size": 16,
              "description": "AES Accelerator Status Register"
            },
            "AESAKEY": {
              "offset": "0x06",
              "size": 16,
              "description": "AES Accelerator Key Register"
            },
            "AESADIN": {
              "offset": "0x08",
              "size": 16,
              "description": "AES Accelerator Data In Register"
            },
            "AESADOUT": {
              "offset": "0x0A",
              "size": 16,
              "description": "AES Accelerator Data Out Register"
            },
            "AESAXDIN": {
              "offset": "0x0C",
              "size": 16,
              "description": "AES Accelerator XORed Data In Register"
            },
            "AESAXIN": {
              "offset": "0x0E",
              "size": 16,
              "description": "AES Accelerator XORed Data In Register"
            }
          },
          "bits": {
            "AESACTL0": {
              "AESOPx": {
                "bit": 0,
                "description": "AES operation",
                "width": 2
              },
              "AESKLx": {
                "bit": 2,
                "description": "AES key length",
                "width": 2
              },
              "AESCMx": {
                "bit": 5,
                "description": "AES cipher mode select",
                "width": 2
              },
              "AESSWRST": {
                "bit": 7,
                "description": "AES software reset"
              },
              "AESRDYIFG": {
                "bit": 8,
                "description": "AES ready interrupt flag"
              },
              "AESERRFG": {
                "bit": 11,
                "description": "AES error flag"
              },
              "AESRDYIE": {
                "bit": 12,
                "description": "AES ready interrupt enable"
              },
              "AESCMEN": {
                "bit": 15,
                "description": "AES cipher mode enable"
              }
            },
            "AESACTL1": {
              "AESBLKCNTx": {
                "bit": 0,
                "description": "Cipher Block Counter",
                "width": 8
              }
            },
            "AESASTAT": {
              "AESBUSY": {
                "bit": 0,
                "description": "AES accelerator module busy"
              },
              "AESKEYWR": {
                "bit": 1,
                "description": "All 16 bytes written to AESAKEY"
              },
              "AESDINWR": {
                "bit": 2,
                "description": "All 16 bytes written to AESADIN, AESAXDIN or AESAXIN"
              },
              "AESDOUTRD": {
                "bit": 3,
                "description": "All 16 bytes read from AESADOUT"
              },
              "AESKEYCNTx": {
                "bit": 4,
                "description": "Bytes written via AESAKEY for AESKLx=00, half-words written via AESAKEY",
                "width": 4
              },
              "AESDINCNTx": {
                "bit": 8,
                "description": "Bytes written via AESADIN, AESAXDIN or AESAXIN",
                "width": 4
              },
              "AESDOUTCNTx": {
                "bit": 12,
                "description": "Bytes read via AESADOUT",
                "width": 4
              }
            },
            "AESAKEY": {
              "AESKEY0x": {
                "bit": 0,
                "description": "AES key byte n when AESAKEY is written as half-word",
                "width": 8
              },
              "AESKEY1x": {
                "bit": 8,
                "description": "AES key byte n+1 when AESAKEY is written as half-word",
                "width": 8
              }
            },
            "AESADIN": {
              "AESDIN0x": {
                "bit": 0,
                "description": "AES data in byte n when AESADIN is written as half-word",
                "width": 8
              },
              "AESDIN1x": {
                "bit": 8,
                "description": "AES data in byte n+1 when AESADIN is written as half-word",
                "width": 8
              }
            },
            "AESADOUT": {
              "AESDOUT0x": {
                "bit": 0,
                "description": "AES data out byte n when AESADOUT is read as half-word",
                "width": 8
              },
              "AESDOUT1x": {
                "bit": 8,
                "description": "AES data out byte n+1 when AESADOUT is read as half-word",
                "width": 8
              }
            },
            "AESAXDIN": {
              "AESXDIN0x": {
                "bit": 0,
                "description": "AES data in byte n when AESAXDIN is written as half-word",
                "width": 8
              },
              "AESXDIN1x": {
                "bit": 8,
                "description": "AES data in byte n+1 when AESAXDIN is written as half-word",
                "width": 8
              }
            },
            "AESAXIN": {
              "AESXIN0x": {
                "bit": 0,
                "description": "AES data in byte n when AESAXIN is written as half-word",
                "width": 8
              },
              "AESXIN1x": {
                "bit": 8,
                "description": "AES data in byte n+1 when AESAXIN is written as half-word",
                "width": 8
              }
            }
          }
        },
        "CRC32": {
          "instances": [
            {
              "name": "CRC32",
              "base": "0x40004000"
            }
          ],
          "registers": {
            "CRC32DI": {
              "offset": "0x00",
              "size": 16,
              "description": "Data Input for CRC32 Signature Computation"
            },
            "CRC32DIRB": {
              "offset": "0x04",
              "size": 16,
              "description": "Data In Reverse for CRC32 Computation"
            },
            "CRC32INIRES_LO": {
              "offset": "0x08",
              "size": 16,
              "description": "CRC32 Initialization and Result, lower 16 bits"
            },
            "CRC32INIRES_HI": {
              "offset": "0x0A",
              "size": 16,
              "description": "CRC32 Initialization and Result, upper 16 bits"
            },
            "CRC32RESR_LO": {
              "offset": "0x0C",
              "size": 16,
              "description": "CRC32 Result Reverse, lower 16 bits"
            },
            "CRC32RESR_HI": {
              "offset": "0x0E",
              "size": 16,
              "description": "CRC32 Result Reverse, Upper 16 bits"
            },
            "CRC16DI": {
              "offset": "0x10",
              "size": 16,
              "description": "Data Input for CRC16 computation"
            },
            "CRC16DIRB": {
              "offset": "0x14",
              "size": 16,
              "description": "CRC16 Data In Reverse"
            },
            "CRC16INIRES": {
              "offset": "0x18",
              "size": 16,
              "description": "CRC16 Initialization and Result register"
            },
            "CRC16RESR": {
              "offset": "0x1E",
              "size": 16,
              "description": "CRC16 Result Reverse"
            }
          },
          "bits": {
            "CRC32DI": {
              "CRC32DI": {
                "bit": 0,
                "description": "Data input register",
                "width": 16
              }
            },
            "CRC32DIRB": {
              "CRC32DIRB": {
                "bit": 0,
                "description": "Data input register reversed",
                "width": 16
              }
            },
            "CRC32INIRES_LO": {
              "CRC32INIRES_LO": {
                "bit": 0,
                "description": "CRC32 initialization and result, lower 16 bits",
                "width": 16
              }
            },
            "CRC32INIRES_HI": {
              "CRC32INIRES_HI": {
                "bit": 0,
                "description": "CRC32 initialization and result, upper 16 bits",
                "width": 16
              }
            },
            "CRC32RESR_LO": {
              "CRC32RESR_LO": {
                "bit": 0,
                "description": "CRC32 reverse result, lower 16 bits",
                "width": 16
              }
            },
            "CRC32RESR_HI": {
              "CRC32RESR_HI": {
                "bit": 0,
                "description": "CRC32 reverse result, upper 16 bits",
                "width": 16
              }
            },
            "CRC16DI": {
              "CRC16DI": {
                "bit": 0,
                "description": "CRC16 data in",
                "width": 16
              }
            },
            "CRC16DIRB": {
              "CRC16DIRB": {
                "bit": 0,
                "description": "CRC16 data in reverse byte",
                "width": 16
              }
            },
            "CRC16INIRES": {
              "CRC16INIRES": {
                "bit": 0,
                "description": "CRC16 initialization and result",
                "width": 16
              }
            },
            "CRC16RESR": {
              "CRC16RESR": {
                "bit": 0,
                "description": "CRC16 reverse result",
                "width": 16
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC_C",
              "base": "0x40004400",
              "irq": 29
            }
          ],
          "registers": {
            "RTCCTL0": {
              "offset": "0x00",
              "size": 16,
              "description": "RTCCTL0 Register"
            },
            "RTCCTL13": {
              "offset": "0x02",
              "size": 16,
              "description": "RTCCTL13 Register"
            },
            "RTCOCAL": {
              "offset": "0x04",
              "size": 16,
              "description": "RTCOCAL Register"
            },
            "RTCTCMP": {
              "offset": "0x06",
              "size": 16,
              "description": "RTCTCMP Register"
            },
            "RTCPS0CTL": {
              "offset": "0x08",
              "size": 16,
              "description": "Real-Time Clock Prescale Timer 0 Control Register"
            },
            "RTCPS1CTL": {
              "offset": "0x0A",
              "size": 16,
              "description": "Real-Time Clock Prescale Timer 1 Control Register"
            },
            "RTCPS": {
              "offset": "0x0C",
              "size": 16,
              "description": "Real-Time Clock Prescale Timer Counter Register"
            },
            "RTCIV": {
              "offset": "0x0E",
              "size": 16,
              "description": "Real-Time Clock Interrupt Vector Register"
            },
            "RTCTIM0": {
              "offset": "0x10",
              "size": 16,
              "description": "RTCTIM0 Register  Hexadecimal Format"
            },
            "RTCTIM1": {
              "offset": "0x12",
              "size": 16,
              "description": "Real-Time Clock Hour, Day of Week"
            },
            "RTCDATE": {
              "offset": "0x14",
              "size": 16,
              "description": "RTCDATE - Hexadecimal Format"
            },
            "RTCYEAR": {
              "offset": "0x16",
              "size": 16,
              "description": "RTCYEAR Register  Hexadecimal Format"
            },
            "RTCAMINHR": {
              "offset": "0x18",
              "size": 16,
              "description": "RTCMINHR - Hexadecimal Format"
            },
            "RTCADOWDAY": {
              "offset": "0x1A",
              "size": 16,
              "description": "RTCADOWDAY - Hexadecimal Format"
            },
            "RTCBIN2BCD": {
              "offset": "0x1C",
              "size": 16,
              "description": "Binary-to-BCD Conversion Register"
            },
            "RTCBCD2BIN": {
              "offset": "0x1E",
              "size": 16,
              "description": "BCD-to-Binary Conversion Register"
            }
          },
          "bits": {
            "RTCCTL0": {
              "RTCRDYIFG": {
                "bit": 0,
                "description": "Real-time clock ready interrupt flag"
              },
              "RTCAIFG": {
                "bit": 1,
                "description": "Real-time clock alarm interrupt flag"
              },
              "RTCTEVIFG": {
                "bit": 2,
                "description": "Real-time clock time event interrupt flag"
              },
              "RTCOFIFG": {
                "bit": 3,
                "description": "32-kHz crystal oscillator fault interrupt flag"
              },
              "RTCRDYIE": {
                "bit": 4,
                "description": "Real-time clock ready interrupt enable"
              },
              "RTCAIE": {
                "bit": 5,
                "description": "Real-time clock alarm interrupt enable"
              },
              "RTCTEVIE": {
                "bit": 6,
                "description": "Real-time clock time event interrupt enable"
              },
              "RTCOFIE": {
                "bit": 7,
                "description": "32-kHz crystal oscillator fault interrupt enable"
              },
              "RTCKEY": {
                "bit": 8,
                "description": "Real-time clock key",
                "width": 8
              }
            },
            "RTCCTL13": {
              "RTCTEV": {
                "bit": 0,
                "description": "Real-time clock time event",
                "width": 2
              },
              "RTCSSEL": {
                "bit": 2,
                "description": "Real-time clock source select",
                "width": 2
              },
              "RTCRDY": {
                "bit": 4,
                "description": "Real-time clock ready"
              },
              "RTCMODE": {
                "bit": 5,
                "description": "Calendar mode. Always reads a value of 1."
              },
              "RTCHOLD": {
                "bit": 6,
                "description": "Real-time clock hold"
              },
              "RTCBCD": {
                "bit": 7,
                "description": "Real-time clock BCD select"
              },
              "RTCCALF": {
                "bit": 8,
                "description": "Real-time clock calibration frequency",
                "width": 2
              }
            },
            "RTCOCAL": {
              "RTCOCAL": {
                "bit": 0,
                "description": "Real-time clock offset error calibration",
                "width": 8
              },
              "RTCOCALS": {
                "bit": 15,
                "description": "Real-time clock offset error calibration sign"
              }
            },
            "RTCTCMP": {
              "RTCTCMP": {
                "bit": 0,
                "description": "Real-time clock temperature compensation",
                "width": 8
              },
              "RTCTCOK": {
                "bit": 13,
                "description": "Real-time clock temperature compensation write OK"
              },
              "RTCTCRDY": {
                "bit": 14,
                "description": "Real-time clock temperature compensation ready"
              },
              "RTCTCMPS": {
                "bit": 15,
                "description": "Real-time clock temperature compensation sign"
              }
            },
            "RTCPS0CTL": {
              "RT0PSIFG": {
                "bit": 0,
                "description": "Prescale timer 0 interrupt flag"
              },
              "RT0PSIE": {
                "bit": 1,
                "description": "Prescale timer 0 interrupt enable"
              },
              "RT0IP": {
                "bit": 2,
                "description": "Prescale timer 0 interrupt interval",
                "width": 3
              }
            },
            "RTCPS1CTL": {
              "RT1PSIFG": {
                "bit": 0,
                "description": "Prescale timer 1 interrupt flag"
              },
              "RT1PSIE": {
                "bit": 1,
                "description": "Prescale timer 1 interrupt enable"
              },
              "RT1IP": {
                "bit": 2,
                "description": "Prescale timer 1 interrupt interval",
                "width": 3
              }
            },
            "RTCPS": {
              "RT0PS": {
                "bit": 0,
                "description": "Prescale timer 0 counter value",
                "width": 8
              },
              "RT1PS": {
                "bit": 8,
                "description": "Prescale timer 1 counter value",
                "width": 8
              }
            },
            "RTCIV": {
              "RTCIV": {
                "bit": 0,
                "description": "Real-time clock interrupt vector value",
                "width": 16
              }
            },
            "RTCTIM0": {
              "Seconds": {
                "bit": 0,
                "description": "Seconds (0 to 59)",
                "width": 6
              },
              "Minutes": {
                "bit": 8,
                "description": "Minutes (0 to 59)",
                "width": 6
              }
            },
            "RTCTIM1": {
              "Hours": {
                "bit": 0,
                "description": "Hours (0 to 23)",
                "width": 5
              },
              "DayofWeek": {
                "bit": 8,
                "description": "Day of week (0 to 6)",
                "width": 3
              }
            },
            "RTCDATE": {
              "Day": {
                "bit": 0,
                "description": "Day of month (1 to 28, 29, 30, 31)",
                "width": 5
              },
              "Month": {
                "bit": 8,
                "description": "Month (1 to 12)",
                "width": 4
              }
            },
            "RTCYEAR": {
              "YearLowByte": {
                "bit": 0,
                "description": "Year  low byte. Valid values for Year are 0 to 4095.",
                "width": 8
              },
              "YearHighByte": {
                "bit": 8,
                "description": "Year  high byte. Valid values for Year are 0 to 4095.",
                "width": 4
              }
            },
            "RTCAMINHR": {
              "Minutes": {
                "bit": 0,
                "description": "Minutes (0 to 59)",
                "width": 6
              },
              "MINAE": {
                "bit": 7,
                "description": "Alarm enable"
              },
              "Hours": {
                "bit": 8,
                "description": "Hours (0 to 23)",
                "width": 5
              },
              "HOURAE": {
                "bit": 15,
                "description": "Alarm enable"
              }
            },
            "RTCADOWDAY": {
              "DayofWeek": {
                "bit": 0,
                "description": "Day of week (0 to 6)",
                "width": 3
              },
              "DOWAE": {
                "bit": 7,
                "description": "Alarm enable"
              },
              "DayofMonth": {
                "bit": 8,
                "description": "Day of month (1 to 28, 29, 30, 31)",
                "width": 5
              },
              "DAYAE": {
                "bit": 15,
                "description": "Alarm enable"
              }
            },
            "RTCBIN2BCD": {
              "BIN2BCD": {
                "bit": 0,
                "description": "bin to bcd conversion",
                "width": 16
              }
            },
            "RTCBCD2BIN": {
              "BCD2BIN": {
                "bit": 0,
                "description": "bcd to bin conversion",
                "width": 16
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "WDT_A",
              "base": "0x40004800",
              "irq": 3
            }
          ],
          "registers": {
            "WDTCTL": {
              "offset": "0x0C",
              "size": 16,
              "description": "Watchdog Timer Control Register"
            }
          },
          "bits": {
            "WDTCTL": {
              "WDTIS": {
                "bit": 0,
                "description": "Watchdog timer interval select",
                "width": 3
              },
              "WDTCNTCL": {
                "bit": 3,
                "description": "Watchdog timer counter clear"
              },
              "WDTTMSEL": {
                "bit": 4,
                "description": "Watchdog timer mode select"
              },
              "WDTSSEL": {
                "bit": 5,
                "description": "Watchdog timer clock source select",
                "width": 2
              },
              "WDTHOLD": {
                "bit": 7,
                "description": "Watchdog timer hold"
              },
              "WDTPW": {
                "bit": 8,
                "description": "Watchdog timer password",
                "width": 8
              }
            }
          }
        },
        "DIO": {
          "instances": [
            {
              "name": "DIO",
              "base": "0x40004C00",
              "irq": 35
            }
          ],
          "registers": {
            "PAIN": {
              "offset": "0x00",
              "size": 16,
              "description": "Port A Input"
            },
            "PAOUT": {
              "offset": "0x02",
              "size": 16,
              "description": "Port A Output"
            },
            "PADIR": {
              "offset": "0x04",
              "size": 16,
              "description": "Port A Direction"
            },
            "PAREN": {
              "offset": "0x06",
              "size": 16,
              "description": "Port A Resistor Enable"
            },
            "PADS": {
              "offset": "0x08",
              "size": 16,
              "description": "Port A Drive Strength"
            },
            "PASEL0": {
              "offset": "0x0A",
              "size": 16,
              "description": "Port A Select 0"
            },
            "PASEL1": {
              "offset": "0x0C",
              "size": 16,
              "description": "Port A Select 1"
            },
            "P1IV": {
              "offset": "0x0E",
              "size": 16,
              "description": "Port 1 Interrupt Vector Register"
            },
            "PASELC": {
              "offset": "0x16",
              "size": 16,
              "description": "Port A Complement Select"
            },
            "PAIES": {
              "offset": "0x18",
              "size": 16,
              "description": "Port A Interrupt Edge Select"
            },
            "PAIE": {
              "offset": "0x1A",
              "size": 16,
              "description": "Port A Interrupt Enable"
            },
            "PAIFG": {
              "offset": "0x1C",
              "size": 16,
              "description": "Port A Interrupt Flag"
            },
            "P2IV": {
              "offset": "0x1E",
              "size": 16,
              "description": "Port 2 Interrupt Vector Register"
            },
            "PBIN": {
              "offset": "0x20",
              "size": 16,
              "description": "Port B Input"
            },
            "PBOUT": {
              "offset": "0x22",
              "size": 16,
              "description": "Port B Output"
            },
            "PBDIR": {
              "offset": "0x24",
              "size": 16,
              "description": "Port B Direction"
            },
            "PBREN": {
              "offset": "0x26",
              "size": 16,
              "description": "Port B Resistor Enable"
            },
            "PBDS": {
              "offset": "0x28",
              "size": 16,
              "description": "Port B Drive Strength"
            },
            "PBSEL0": {
              "offset": "0x2A",
              "size": 16,
              "description": "Port B Select 0"
            },
            "PBSEL1": {
              "offset": "0x2C",
              "size": 16,
              "description": "Port B Select 1"
            },
            "P3IV": {
              "offset": "0x2E",
              "size": 16,
              "description": "Port 3 Interrupt Vector Register"
            },
            "PBSELC": {
              "offset": "0x36",
              "size": 16,
              "description": "Port B Complement Select"
            },
            "PBIES": {
              "offset": "0x38",
              "size": 16,
              "description": "Port B Interrupt Edge Select"
            },
            "PBIE": {
              "offset": "0x3A",
              "size": 16,
              "description": "Port B Interrupt Enable"
            },
            "PBIFG": {
              "offset": "0x3C",
              "size": 16,
              "description": "Port B Interrupt Flag"
            },
            "P4IV": {
              "offset": "0x3E",
              "size": 16,
              "description": "Port 4 Interrupt Vector Register"
            },
            "PCIN": {
              "offset": "0x40",
              "size": 16,
              "description": "Port C Input"
            },
            "PCOUT": {
              "offset": "0x42",
              "size": 16,
              "description": "Port C Output"
            },
            "PCDIR": {
              "offset": "0x44",
              "size": 16,
              "description": "Port C Direction"
            },
            "PCREN": {
              "offset": "0x46",
              "size": 16,
              "description": "Port C Resistor Enable"
            },
            "PCDS": {
              "offset": "0x48",
              "size": 16,
              "description": "Port C Drive Strength"
            },
            "PCSEL0": {
              "offset": "0x4A",
              "size": 16,
              "description": "Port C Select 0"
            },
            "PCSEL1": {
              "offset": "0x4C",
              "size": 16,
              "description": "Port C Select 1"
            },
            "P5IV": {
              "offset": "0x4E",
              "size": 16,
              "description": "Port 5 Interrupt Vector Register"
            },
            "PCSELC": {
              "offset": "0x56",
              "size": 16,
              "description": "Port C Complement Select"
            },
            "PCIES": {
              "offset": "0x58",
              "size": 16,
              "description": "Port C Interrupt Edge Select"
            },
            "PCIE": {
              "offset": "0x5A",
              "size": 16,
              "description": "Port C Interrupt Enable"
            },
            "PCIFG": {
              "offset": "0x5C",
              "size": 16,
              "description": "Port C Interrupt Flag"
            },
            "P6IV": {
              "offset": "0x5E",
              "size": 16,
              "description": "Port 6 Interrupt Vector Register"
            },
            "PDIN": {
              "offset": "0x60",
              "size": 16,
              "description": "Port D Input"
            },
            "PDOUT": {
              "offset": "0x62",
              "size": 16,
              "description": "Port D Output"
            },
            "PDDIR": {
              "offset": "0x64",
              "size": 16,
              "description": "Port D Direction"
            },
            "PDREN": {
              "offset": "0x66",
              "size": 16,
              "description": "Port D Resistor Enable"
            },
            "PDDS": {
              "offset": "0x68",
              "size": 16,
              "description": "Port D Drive Strength"
            },
            "PDSEL0": {
              "offset": "0x6A",
              "size": 16,
              "description": "Port D Select 0"
            },
            "PDSEL1": {
              "offset": "0x6C",
              "size": 16,
              "description": "Port D Select 1"
            },
            "P7IV": {
              "offset": "0x6E",
              "size": 16,
              "description": "Port 7 Interrupt Vector Register"
            },
            "PDSELC": {
              "offset": "0x76",
              "size": 16,
              "description": "Port D Complement Select"
            },
            "PDIES": {
              "offset": "0x78",
              "size": 16,
              "description": "Port D Interrupt Edge Select"
            },
            "PDIE": {
              "offset": "0x7A",
              "size": 16,
              "description": "Port D Interrupt Enable"
            },
            "PDIFG": {
              "offset": "0x7C",
              "size": 16,
              "description": "Port D Interrupt Flag"
            },
            "P8IV": {
              "offset": "0x7E",
              "size": 16,
              "description": "Port 8 Interrupt Vector Register"
            },
            "PEIN": {
              "offset": "0x80",
              "size": 16,
              "description": "Port E Input"
            },
            "PEOUT": {
              "offset": "0x82",
              "size": 16,
              "description": "Port E Output"
            },
            "PEDIR": {
              "offset": "0x84",
              "size": 16,
              "description": "Port E Direction"
            },
            "PEREN": {
              "offset": "0x86",
              "size": 16,
              "description": "Port E Resistor Enable"
            },
            "PEDS": {
              "offset": "0x88",
              "size": 16,
              "description": "Port E Drive Strength"
            },
            "PESEL0": {
              "offset": "0x8A",
              "size": 16,
              "description": "Port E Select 0"
            },
            "PESEL1": {
              "offset": "0x8C",
              "size": 16,
              "description": "Port E Select 1"
            },
            "P9IV": {
              "offset": "0x8E",
              "size": 16,
              "description": "Port 9 Interrupt Vector Register"
            },
            "PESELC": {
              "offset": "0x96",
              "size": 16,
              "description": "Port E Complement Select"
            },
            "PEIES": {
              "offset": "0x98",
              "size": 16,
              "description": "Port E Interrupt Edge Select"
            },
            "PEIE": {
              "offset": "0x9A",
              "size": 16,
              "description": "Port E Interrupt Enable"
            },
            "PEIFG": {
              "offset": "0x9C",
              "size": 16,
              "description": "Port E Interrupt Flag"
            },
            "P10IV": {
              "offset": "0x9E",
              "size": 16,
              "description": "Port 10 Interrupt Vector Register"
            },
            "PJIN": {
              "offset": "0x120",
              "size": 16,
              "description": "Port J Input"
            },
            "PJOUT": {
              "offset": "0x122",
              "size": 16,
              "description": "Port J Output"
            },
            "PJDIR": {
              "offset": "0x124",
              "size": 16,
              "description": "Port J Direction"
            },
            "PJREN": {
              "offset": "0x126",
              "size": 16,
              "description": "Port J Resistor Enable"
            },
            "PJDS": {
              "offset": "0x128",
              "size": 16,
              "description": "Port J Drive Strength"
            },
            "PJSEL0": {
              "offset": "0x12A",
              "size": 16,
              "description": "Port J Select 0"
            },
            "PJSEL1": {
              "offset": "0x12C",
              "size": 16,
              "description": "Port J Select 1"
            },
            "PJSELC": {
              "offset": "0x136",
              "size": 16,
              "description": "Port J Complement Select"
            }
          },
          "bits": {
            "PAIN": {
              "P1IN": {
                "bit": 0,
                "description": "Port 1 Input",
                "width": 8
              },
              "P2IN": {
                "bit": 8,
                "description": "Port 2 Input",
                "width": 8
              }
            },
            "PAOUT": {
              "P2OUT": {
                "bit": 8,
                "description": "Port 2 Output",
                "width": 8
              },
              "P1OUT": {
                "bit": 0,
                "description": "Port 1 Output",
                "width": 8
              }
            },
            "PADIR": {
              "P1DIR": {
                "bit": 0,
                "description": "Port 1 Direction",
                "width": 8
              },
              "P2DIR": {
                "bit": 8,
                "description": "Port 2 Direction",
                "width": 8
              }
            },
            "PAREN": {
              "P1REN": {
                "bit": 0,
                "description": "Port 1 Resistor Enable",
                "width": 8
              },
              "P2REN": {
                "bit": 8,
                "description": "Port 2 Resistor Enable",
                "width": 8
              }
            },
            "PADS": {
              "P1DS": {
                "bit": 0,
                "description": "Port 1 Drive Strength",
                "width": 8
              },
              "P2DS": {
                "bit": 8,
                "description": "Port 2 Drive Strength",
                "width": 8
              }
            },
            "PASEL0": {
              "P1SEL0": {
                "bit": 0,
                "description": "Port 1 Select 0",
                "width": 8
              },
              "P2SEL0": {
                "bit": 8,
                "description": "Port 2 Select 0",
                "width": 8
              }
            },
            "PASEL1": {
              "P1SEL1": {
                "bit": 0,
                "description": "Port 1 Select 1",
                "width": 8
              },
              "P2SEL1": {
                "bit": 8,
                "description": "Port 2 Select 1",
                "width": 8
              }
            },
            "P1IV": {
              "P1IV": {
                "bit": 0,
                "description": "Port 1 interrupt vector value",
                "width": 5
              }
            },
            "PASELC": {
              "P1SELC": {
                "bit": 0,
                "description": "Port 1 Complement Select",
                "width": 8
              },
              "P2SELC": {
                "bit": 8,
                "description": "Port 2 Complement Select",
                "width": 8
              }
            },
            "PAIES": {
              "P1IES": {
                "bit": 0,
                "description": "Port 1 Interrupt Edge Select",
                "width": 8
              },
              "P2IES": {
                "bit": 8,
                "description": "Port 2 Interrupt Edge Select",
                "width": 8
              }
            },
            "PAIE": {
              "P1IE": {
                "bit": 0,
                "description": "Port 1 Interrupt Enable",
                "width": 8
              },
              "P2IE": {
                "bit": 8,
                "description": "Port 2 Interrupt Enable",
                "width": 8
              }
            },
            "PAIFG": {
              "P1IFG": {
                "bit": 0,
                "description": "Port 1 Interrupt Flag",
                "width": 8
              },
              "P2IFG": {
                "bit": 8,
                "description": "Port 2 Interrupt Flag",
                "width": 8
              }
            },
            "P2IV": {
              "P2IV": {
                "bit": 0,
                "description": "Port 2 interrupt vector value",
                "width": 5
              }
            },
            "PBIN": {
              "P3IN": {
                "bit": 0,
                "description": "Port 3 Input",
                "width": 8
              },
              "P4IN": {
                "bit": 8,
                "description": "Port 4 Input",
                "width": 8
              }
            },
            "PBOUT": {
              "P3OUT": {
                "bit": 0,
                "description": "Port 3 Output",
                "width": 8
              },
              "P4OUT": {
                "bit": 8,
                "description": "Port 4 Output",
                "width": 8
              }
            },
            "PBDIR": {
              "P3DIR": {
                "bit": 0,
                "description": "Port 3 Direction",
                "width": 8
              },
              "P4DIR": {
                "bit": 8,
                "description": "Port 4 Direction",
                "width": 8
              }
            },
            "PBREN": {
              "P3REN": {
                "bit": 0,
                "description": "Port 3 Resistor Enable",
                "width": 8
              },
              "P4REN": {
                "bit": 8,
                "description": "Port 4 Resistor Enable",
                "width": 8
              }
            },
            "PBDS": {
              "P3DS": {
                "bit": 0,
                "description": "Port 3 Drive Strength",
                "width": 8
              },
              "P4DS": {
                "bit": 8,
                "description": "Port 4 Drive Strength",
                "width": 8
              }
            },
            "PBSEL0": {
              "P4SEL0": {
                "bit": 8,
                "description": "Port 4 Select 0",
                "width": 8
              },
              "P3SEL0": {
                "bit": 0,
                "description": "Port 3 Select 0",
                "width": 8
              }
            },
            "PBSEL1": {
              "P3SEL1": {
                "bit": 0,
                "description": "Port 3 Select 1",
                "width": 8
              },
              "P4SEL1": {
                "bit": 8,
                "description": "Port 4 Select 1",
                "width": 8
              }
            },
            "P3IV": {
              "P3IV": {
                "bit": 0,
                "description": "Port 3 interrupt vector value",
                "width": 5
              }
            },
            "PBSELC": {
              "P3SELC": {
                "bit": 0,
                "description": "Port 3 Complement Select",
                "width": 8
              },
              "P4SELC": {
                "bit": 8,
                "description": "Port 4 Complement Select",
                "width": 8
              }
            },
            "PBIES": {
              "P3IES": {
                "bit": 0,
                "description": "Port 3 Interrupt Edge Select",
                "width": 8
              },
              "P4IES": {
                "bit": 8,
                "description": "Port 4 Interrupt Edge Select",
                "width": 8
              }
            },
            "PBIE": {
              "P3IE": {
                "bit": 0,
                "description": "Port 3 Interrupt Enable",
                "width": 8
              },
              "P4IE": {
                "bit": 8,
                "description": "Port 4 Interrupt Enable",
                "width": 8
              }
            },
            "PBIFG": {
              "P3IFG": {
                "bit": 0,
                "description": "Port 3 Interrupt Flag",
                "width": 8
              },
              "P4IFG": {
                "bit": 8,
                "description": "Port 4 Interrupt Flag",
                "width": 8
              }
            },
            "P4IV": {
              "P4IV": {
                "bit": 0,
                "description": "Port 4 interrupt vector value",
                "width": 5
              }
            },
            "PCIN": {
              "P5IN": {
                "bit": 0,
                "description": "Port 5 Input",
                "width": 8
              },
              "P6IN": {
                "bit": 8,
                "description": "Port 6 Input",
                "width": 8
              }
            },
            "PCOUT": {
              "P5OUT": {
                "bit": 0,
                "description": "Port 5 Output",
                "width": 8
              },
              "P6OUT": {
                "bit": 8,
                "description": "Port 6 Output",
                "width": 8
              }
            },
            "PCDIR": {
              "P5DIR": {
                "bit": 0,
                "description": "Port 5 Direction",
                "width": 8
              },
              "P6DIR": {
                "bit": 8,
                "description": "Port 6 Direction",
                "width": 8
              }
            },
            "PCREN": {
              "P5REN": {
                "bit": 0,
                "description": "Port 5 Resistor Enable",
                "width": 8
              },
              "P6REN": {
                "bit": 8,
                "description": "Port 6 Resistor Enable",
                "width": 8
              }
            },
            "PCDS": {
              "P5DS": {
                "bit": 0,
                "description": "Port 5 Drive Strength",
                "width": 8
              },
              "P6DS": {
                "bit": 8,
                "description": "Port 6 Drive Strength",
                "width": 8
              }
            },
            "PCSEL0": {
              "P5SEL0": {
                "bit": 0,
                "description": "Port 5 Select 0",
                "width": 8
              },
              "P6SEL0": {
                "bit": 8,
                "description": "Port 6 Select 0",
                "width": 8
              }
            },
            "PCSEL1": {
              "P5SEL1": {
                "bit": 0,
                "description": "Port 5 Select 1",
                "width": 8
              },
              "P6SEL1": {
                "bit": 8,
                "description": "Port 6 Select 1",
                "width": 8
              }
            },
            "P5IV": {
              "P5IV": {
                "bit": 0,
                "description": "Port 5 interrupt vector value",
                "width": 5
              }
            },
            "PCSELC": {
              "P5SELC": {
                "bit": 0,
                "description": "Port 5 Complement Select",
                "width": 8
              },
              "P6SELC": {
                "bit": 8,
                "description": "Port 6 Complement Select",
                "width": 8
              }
            },
            "PCIES": {
              "P5IES": {
                "bit": 0,
                "description": "Port 5 Interrupt Edge Select",
                "width": 8
              },
              "P6IES": {
                "bit": 8,
                "description": "Port 6 Interrupt Edge Select",
                "width": 8
              }
            },
            "PCIE": {
              "P5IE": {
                "bit": 0,
                "description": "Port 5 Interrupt Enable",
                "width": 8
              },
              "P6IE": {
                "bit": 8,
                "description": "Port 6 Interrupt Enable",
                "width": 8
              }
            },
            "PCIFG": {
              "P5IFG": {
                "bit": 0,
                "description": "Port 5 Interrupt Flag",
                "width": 8
              },
              "P6IFG": {
                "bit": 8,
                "description": "Port 6 Interrupt Flag",
                "width": 8
              }
            },
            "P6IV": {
              "P6IV": {
                "bit": 0,
                "description": "Port 6 interrupt vector value",
                "width": 5
              }
            },
            "PDIN": {
              "P7IN": {
                "bit": 0,
                "description": "Port 7 Input",
                "width": 8
              },
              "P8IN": {
                "bit": 8,
                "description": "Port 8 Input",
                "width": 8
              }
            },
            "PDOUT": {
              "P7OUT": {
                "bit": 0,
                "description": "Port 7 Output",
                "width": 8
              },
              "P8OUT": {
                "bit": 8,
                "description": "Port 8 Output",
                "width": 8
              }
            },
            "PDDIR": {
              "P7DIR": {
                "bit": 0,
                "description": "Port 7 Direction",
                "width": 8
              },
              "P8DIR": {
                "bit": 8,
                "description": "Port 8 Direction",
                "width": 8
              }
            },
            "PDREN": {
              "P7REN": {
                "bit": 0,
                "description": "Port 7 Resistor Enable",
                "width": 8
              },
              "P8REN": {
                "bit": 8,
                "description": "Port 8 Resistor Enable",
                "width": 8
              }
            },
            "PDDS": {
              "P7DS": {
                "bit": 0,
                "description": "Port 7 Drive Strength",
                "width": 8
              },
              "P8DS": {
                "bit": 8,
                "description": "Port 8 Drive Strength",
                "width": 8
              }
            },
            "PDSEL0": {
              "P7SEL0": {
                "bit": 0,
                "description": "Port 7 Select 0",
                "width": 8
              },
              "P8SEL0": {
                "bit": 8,
                "description": "Port 8 Select 0",
                "width": 8
              }
            },
            "PDSEL1": {
              "P7SEL1": {
                "bit": 0,
                "description": "Port 7 Select 1",
                "width": 8
              },
              "P8SEL1": {
                "bit": 8,
                "description": "Port 8 Select 1",
                "width": 8
              }
            },
            "P7IV": {
              "P7IV": {
                "bit": 0,
                "description": "Port 7 interrupt vector value",
                "width": 5
              }
            },
            "PDSELC": {
              "P7SELC": {
                "bit": 0,
                "description": "Port 7 Complement Select",
                "width": 8
              },
              "P8SELC": {
                "bit": 8,
                "description": "Port 8 Complement Select",
                "width": 8
              }
            },
            "PDIES": {
              "P7IES": {
                "bit": 0,
                "description": "Port 7 Interrupt Edge Select",
                "width": 8
              },
              "P8IES": {
                "bit": 8,
                "description": "Port 8 Interrupt Edge Select",
                "width": 8
              }
            },
            "PDIE": {
              "P7IE": {
                "bit": 0,
                "description": "Port 7 Interrupt Enable",
                "width": 8
              },
              "P8IE": {
                "bit": 8,
                "description": "Port 8 Interrupt Enable",
                "width": 8
              }
            },
            "PDIFG": {
              "P7IFG": {
                "bit": 0,
                "description": "Port 7 Interrupt Flag",
                "width": 8
              },
              "P8IFG": {
                "bit": 8,
                "description": "Port 8 Interrupt Flag",
                "width": 8
              }
            },
            "P8IV": {
              "P8IV": {
                "bit": 0,
                "description": "Port 8 interrupt vector value",
                "width": 5
              }
            },
            "PEIN": {
              "P9IN": {
                "bit": 0,
                "description": "Port 9 Input",
                "width": 8
              },
              "P10IN": {
                "bit": 8,
                "description": "Port 10 Input",
                "width": 8
              }
            },
            "PEOUT": {
              "P9OUT": {
                "bit": 0,
                "description": "Port 9 Output",
                "width": 8
              },
              "P10OUT": {
                "bit": 8,
                "description": "Port 10 Output",
                "width": 8
              }
            },
            "PEDIR": {
              "P9DIR": {
                "bit": 0,
                "description": "Port 9 Direction",
                "width": 8
              },
              "P10DIR": {
                "bit": 8,
                "description": "Port 10 Direction",
                "width": 8
              }
            },
            "PEREN": {
              "P9REN": {
                "bit": 0,
                "description": "Port 9 Resistor Enable",
                "width": 8
              },
              "P10REN": {
                "bit": 8,
                "description": "Port 10 Resistor Enable",
                "width": 8
              }
            },
            "PEDS": {
              "P9DS": {
                "bit": 0,
                "description": "Port 9 Drive Strength",
                "width": 8
              },
              "P10DS": {
                "bit": 8,
                "description": "Port 10 Drive Strength",
                "width": 8
              }
            },
            "PESEL0": {
              "P9SEL0": {
                "bit": 0,
                "description": "Port 9 Select 0",
                "width": 8
              },
              "P10SEL0": {
                "bit": 8,
                "description": "Port 10 Select 0",
                "width": 8
              }
            },
            "PESEL1": {
              "P9SEL1": {
                "bit": 0,
                "description": "Port 9 Select 1",
                "width": 8
              },
              "P10SEL1": {
                "bit": 8,
                "description": "Port 10 Select 1",
                "width": 8
              }
            },
            "P9IV": {
              "P9IV": {
                "bit": 0,
                "description": "Port 9 interrupt vector value",
                "width": 5
              }
            },
            "PESELC": {
              "P9SELC": {
                "bit": 0,
                "description": "Port 9 Complement Select",
                "width": 8
              },
              "P10SELC": {
                "bit": 8,
                "description": "Port 10 Complement Select",
                "width": 8
              }
            },
            "PEIES": {
              "P9IES": {
                "bit": 0,
                "description": "Port 9 Interrupt Edge Select",
                "width": 8
              },
              "P10IES": {
                "bit": 8,
                "description": "Port 10 Interrupt Edge Select",
                "width": 8
              }
            },
            "PEIE": {
              "P9IE": {
                "bit": 0,
                "description": "Port 9 Interrupt Enable",
                "width": 8
              },
              "P10IE": {
                "bit": 8,
                "description": "Port 10 Interrupt Enable",
                "width": 8
              }
            },
            "PEIFG": {
              "P9IFG": {
                "bit": 0,
                "description": "Port 9 Interrupt Flag",
                "width": 8
              },
              "P10IFG": {
                "bit": 8,
                "description": "Port 10 Interrupt Flag",
                "width": 8
              }
            },
            "P10IV": {
              "P10IV": {
                "bit": 0,
                "description": "Port 10 interrupt vector value",
                "width": 5
              }
            },
            "PJIN": {
              "PJIN": {
                "bit": 0,
                "description": "Port J Input",
                "width": 16
              }
            },
            "PJOUT": {
              "PJOUT": {
                "bit": 0,
                "description": "Port J Output",
                "width": 16
              }
            },
            "PJDIR": {
              "PJDIR": {
                "bit": 0,
                "description": "Port J Direction",
                "width": 16
              }
            },
            "PJREN": {
              "PJREN": {
                "bit": 0,
                "description": "Port J Resistor Enable",
                "width": 16
              }
            },
            "PJDS": {
              "PJDS": {
                "bit": 0,
                "description": "Port J Drive Strength",
                "width": 16
              }
            },
            "PJSEL0": {
              "PJSEL0": {
                "bit": 0,
                "description": "Port J Select 0",
                "width": 16
              }
            },
            "PJSEL1": {
              "PJSEL1": {
                "bit": 0,
                "description": "Port J Select 1",
                "width": 16
              }
            },
            "PJSELC": {
              "PJSELC": {
                "bit": 0,
                "description": "Port J Complement Select",
                "width": 16
              }
            }
          }
        },
        "PMAP": {
          "instances": [
            {
              "name": "PMAP",
              "base": "0x40005000"
            }
          ],
          "registers": {
            "PMAPKEYID": {
              "offset": "0x00",
              "size": 16,
              "description": "Port Mapping Key Register"
            },
            "PMAPCTL": {
              "offset": "0x02",
              "size": 16,
              "description": "Port Mapping Control Register"
            },
            "P1MAP01": {
              "offset": "0x08",
              "size": 16,
              "description": "Port mapping register, P1.0 and P1.1"
            },
            "P1MAP23": {
              "offset": "0x0A",
              "size": 16,
              "description": "Port mapping register, P1.2 and P1.3"
            },
            "P1MAP45": {
              "offset": "0x0C",
              "size": 16,
              "description": "Port mapping register, P1.4 and P1.5"
            },
            "P1MAP67": {
              "offset": "0x0E",
              "size": 16,
              "description": "Port mapping register, P1.6 and P1.7"
            },
            "P2MAP01": {
              "offset": "0x10",
              "size": 16,
              "description": "Port mapping register, P2.0 and P2.1"
            },
            "P2MAP23": {
              "offset": "0x12",
              "size": 16,
              "description": "Port mapping register, P2.2 and P2.3"
            },
            "P2MAP45": {
              "offset": "0x14",
              "size": 16,
              "description": "Port mapping register, P2.4 and P2.5"
            },
            "P2MAP67": {
              "offset": "0x16",
              "size": 16,
              "description": "Port mapping register, P2.6 and P2.7"
            },
            "P3MAP01": {
              "offset": "0x18",
              "size": 16,
              "description": "Port mapping register, P3.0 and P3.1"
            },
            "P3MAP23": {
              "offset": "0x1A",
              "size": 16,
              "description": "Port mapping register, P3.2 and P3.3"
            },
            "P3MAP45": {
              "offset": "0x1C",
              "size": 16,
              "description": "Port mapping register, P3.4 and P3.5"
            },
            "P3MAP67": {
              "offset": "0x1E",
              "size": 16,
              "description": "Port mapping register, P3.6 and P3.7"
            },
            "P4MAP01": {
              "offset": "0x20",
              "size": 16,
              "description": "Port mapping register, P4.0 and P4.1"
            },
            "P4MAP23": {
              "offset": "0x22",
              "size": 16,
              "description": "Port mapping register, P4.2 and P4.3"
            },
            "P4MAP45": {
              "offset": "0x24",
              "size": 16,
              "description": "Port mapping register, P4.4 and P4.5"
            },
            "P4MAP67": {
              "offset": "0x26",
              "size": 16,
              "description": "Port mapping register, P4.6 and P4.7"
            },
            "P5MAP01": {
              "offset": "0x28",
              "size": 16,
              "description": "Port mapping register, P5.0 and P5.1"
            },
            "P5MAP23": {
              "offset": "0x2A",
              "size": 16,
              "description": "Port mapping register, P5.2 and P5.3"
            },
            "P5MAP45": {
              "offset": "0x2C",
              "size": 16,
              "description": "Port mapping register, P5.4 and P5.5"
            },
            "P5MAP67": {
              "offset": "0x2E",
              "size": 16,
              "description": "Port mapping register, P5.6 and P5.7"
            },
            "P6MAP01": {
              "offset": "0x30",
              "size": 16,
              "description": "Port mapping register, P6.0 and P6.1"
            },
            "P6MAP23": {
              "offset": "0x32",
              "size": 16,
              "description": "Port mapping register, P6.2 and P6.3"
            },
            "P6MAP45": {
              "offset": "0x34",
              "size": 16,
              "description": "Port mapping register, P6.4 and P6.5"
            },
            "P6MAP67": {
              "offset": "0x36",
              "size": 16,
              "description": "Port mapping register, P6.6 and P6.7"
            },
            "P7MAP01": {
              "offset": "0x38",
              "size": 16,
              "description": "Port mapping register, P7.0 and P7.1"
            },
            "P7MAP23": {
              "offset": "0x3A",
              "size": 16,
              "description": "Port mapping register, P7.2 and P7.3"
            },
            "P7MAP45": {
              "offset": "0x3C",
              "size": 16,
              "description": "Port mapping register, P7.4 and P7.5"
            },
            "P7MAP67": {
              "offset": "0x3E",
              "size": 16,
              "description": "Port mapping register, P7.6 and P7.7"
            }
          },
          "bits": {
            "PMAPKEYID": {
              "PMAPKEY": {
                "bit": 0,
                "description": "Port mapping controller write access key",
                "width": 16
              }
            },
            "PMAPCTL": {
              "PMAPLOCKED": {
                "bit": 0,
                "description": "Port mapping lock bit"
              },
              "PMAPRECFG": {
                "bit": 1,
                "description": "Port mapping reconfiguration control bit"
              }
            },
            "P1MAP01": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P1MAP23": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P1MAP45": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P1MAP67": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P2MAP01": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P2MAP23": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P2MAP45": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P2MAP67": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P3MAP01": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P3MAP23": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P3MAP45": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P3MAP67": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P4MAP01": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P4MAP23": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P4MAP45": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P4MAP67": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P5MAP01": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P5MAP23": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P5MAP45": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P5MAP67": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P6MAP01": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P6MAP23": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P6MAP45": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P6MAP67": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P7MAP01": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P7MAP23": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P7MAP45": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            },
            "P7MAP67": {
              "PMAPx": {
                "bit": 0,
                "description": "Selects secondary port function",
                "width": 16
              }
            }
          }
        },
        "CAPTIO0": {
          "instances": [
            {
              "name": "CAPTIO0",
              "base": "0x40005400"
            }
          ],
          "registers": {
            "CAPTIOxCTL": {
              "offset": "0x0E",
              "size": 16,
              "description": "Capacitive Touch IO x Control Register"
            }
          },
          "bits": {
            "CAPTIOxCTL": {
              "CAPTIOPISELx": {
                "bit": 1,
                "description": "Capacitive Touch IO pin select",
                "width": 3
              },
              "CAPTIOPOSELx": {
                "bit": 4,
                "description": "Capacitive Touch IO port select",
                "width": 4
              },
              "CAPTIOEN": {
                "bit": 8,
                "description": "Capacitive Touch IO enable"
              },
              "CAPTIOSTATE": {
                "bit": 9,
                "description": "Capacitive Touch IO state"
              }
            }
          }
        },
        "CAPTIO1": {
          "instances": [
            {
              "name": "CAPTIO1",
              "base": "0x40005800"
            }
          ],
          "registers": {
            "CAPTIOxCTL": {
              "offset": "0x0E",
              "size": 16,
              "description": "Capacitive Touch IO x Control Register"
            }
          },
          "bits": {
            "CAPTIOxCTL": {
              "CAPTIOPISELx": {
                "bit": 1,
                "description": "Capacitive Touch IO pin select",
                "width": 3
              },
              "CAPTIOPOSELx": {
                "bit": 4,
                "description": "Capacitive Touch IO port select",
                "width": 4
              },
              "CAPTIOEN": {
                "bit": 8,
                "description": "Capacitive Touch IO enable"
              },
              "CAPTIOSTATE": {
                "bit": 9,
                "description": "Capacitive Touch IO state"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA",
              "base": "0x4000E000",
              "irq": 30
            }
          ],
          "registers": {
            "DMA_DEVICE_CFG": {
              "offset": "0x00",
              "size": 32,
              "description": "Device Configuration Status"
            },
            "DMA_SW_CHTRIG": {
              "offset": "0x04",
              "size": 32,
              "description": "Software Channel Trigger Register"
            },
            "DMA_CH_SRCCFG[%s]": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel n Source Configuration Register"
            },
            "DMA_INT1_SRCCFG": {
              "offset": "0x100",
              "size": 32,
              "description": "Interrupt 1 Source Channel Configuration"
            },
            "DMA_INT2_SRCCFG": {
              "offset": "0x104",
              "size": 32,
              "description": "Interrupt 2 Source Channel Configuration Register"
            },
            "DMA_INT3_SRCCFG": {
              "offset": "0x108",
              "size": 32,
              "description": "Interrupt 3 Source Channel Configuration Register"
            },
            "DMA_INT0_SRCFLG": {
              "offset": "0x110",
              "size": 32,
              "description": "Interrupt 0 Source Channel Flag Register"
            },
            "DMA_INT0_CLRFLG": {
              "offset": "0x114",
              "size": 32,
              "description": "Interrupt 0 Source Channel Clear Flag Register"
            },
            "DMA_STAT": {
              "offset": "0x1000",
              "size": 32,
              "description": "Status Register"
            },
            "DMA_CFG": {
              "offset": "0x1004",
              "size": 32,
              "description": "Configuration Register"
            },
            "DMA_CTLBASE": {
              "offset": "0x1008",
              "size": 32,
              "description": "Channel Control Data Base Pointer Register"
            },
            "DMA_ALTBASE": {
              "offset": "0x100C",
              "size": 32,
              "description": "Channel Alternate Control Data Base Pointer Register"
            },
            "DMA_WAITSTAT": {
              "offset": "0x1010",
              "size": 32,
              "description": "Channel Wait on Request Status Register"
            },
            "DMA_SWREQ": {
              "offset": "0x1014",
              "size": 32,
              "description": "Channel Software Request Register"
            },
            "DMA_USEBURSTSET": {
              "offset": "0x1018",
              "size": 32,
              "description": "Channel Useburst Set Register"
            },
            "DMA_USEBURSTCLR": {
              "offset": "0x101C",
              "size": 32,
              "description": "Channel Useburst Clear Register"
            },
            "DMA_REQMASKSET": {
              "offset": "0x1020",
              "size": 32,
              "description": "Channel Request Mask Set Register"
            },
            "DMA_REQMASKCLR": {
              "offset": "0x1024",
              "size": 32,
              "description": "Channel Request Mask Clear Register"
            },
            "DMA_ENASET": {
              "offset": "0x1028",
              "size": 32,
              "description": "Channel Enable Set Register"
            },
            "DMA_ENACLR": {
              "offset": "0x102C",
              "size": 32,
              "description": "Channel Enable Clear Register"
            },
            "DMA_ALTSET": {
              "offset": "0x1030",
              "size": 32,
              "description": "Channel Primary-Alternate Set Register"
            },
            "DMA_ALTCLR": {
              "offset": "0x1034",
              "size": 32,
              "description": "Channel Primary-Alternate Clear Register"
            },
            "DMA_PRIOSET": {
              "offset": "0x1038",
              "size": 32,
              "description": "Channel Priority Set Register"
            },
            "DMA_PRIOCLR": {
              "offset": "0x103C",
              "size": 32,
              "description": "Channel Priority Clear Register"
            },
            "DMA_ERRCLR": {
              "offset": "0x104C",
              "size": 32,
              "description": "Bus Error Clear Register"
            }
          },
          "bits": {
            "DMA_DEVICE_CFG": {
              "NUM_DMA_CHANNELS": {
                "bit": 0,
                "description": "Number of DMA channels available",
                "width": 8
              },
              "NUM_SRC_PER_CHANNEL": {
                "bit": 8,
                "description": "Number of DMA sources per channel",
                "width": 8
              }
            },
            "DMA_SW_CHTRIG": {
              "CH0": {
                "bit": 0,
                "description": "Write 1, triggers DMA_CHANNEL0"
              },
              "CH1": {
                "bit": 1,
                "description": "Write 1, triggers DMA_CHANNEL1"
              },
              "CH2": {
                "bit": 2,
                "description": "Write 1, triggers DMA_CHANNEL2"
              },
              "CH3": {
                "bit": 3,
                "description": "Write 1, triggers DMA_CHANNEL3"
              },
              "CH4": {
                "bit": 4,
                "description": "Write 1, triggers DMA_CHANNEL4"
              },
              "CH5": {
                "bit": 5,
                "description": "Write 1, triggers DMA_CHANNEL5"
              },
              "CH6": {
                "bit": 6,
                "description": "Write 1, triggers DMA_CHANNEL6"
              },
              "CH7": {
                "bit": 7,
                "description": "Write 1, triggers DMA_CHANNEL7"
              },
              "CH8": {
                "bit": 8,
                "description": "Write 1, triggers DMA_CHANNEL8"
              },
              "CH9": {
                "bit": 9,
                "description": "Write 1, triggers DMA_CHANNEL9"
              },
              "CH10": {
                "bit": 10,
                "description": "Write 1, triggers DMA_CHANNEL10"
              },
              "CH11": {
                "bit": 11,
                "description": "Write 1, triggers DMA_CHANNEL11"
              },
              "CH12": {
                "bit": 12,
                "description": "Write 1, triggers DMA_CHANNEL12"
              },
              "CH13": {
                "bit": 13,
                "description": "Write 1, triggers DMA_CHANNEL13"
              },
              "CH14": {
                "bit": 14,
                "description": "Write 1, triggers DMA_CHANNEL14"
              },
              "CH15": {
                "bit": 15,
                "description": "Write 1, triggers DMA_CHANNEL15"
              },
              "CH16": {
                "bit": 16,
                "description": "Write 1, triggers DMA_CHANNEL16"
              },
              "CH17": {
                "bit": 17,
                "description": "Write 1, triggers DMA_CHANNEL17"
              },
              "CH18": {
                "bit": 18,
                "description": "Write 1, triggers DMA_CHANNEL18"
              },
              "CH19": {
                "bit": 19,
                "description": "Write 1, triggers DMA_CHANNEL19"
              },
              "CH20": {
                "bit": 20,
                "description": "Write 1, triggers DMA_CHANNEL20"
              },
              "CH21": {
                "bit": 21,
                "description": "Write 1, triggers DMA_CHANNEL21"
              },
              "CH22": {
                "bit": 22,
                "description": "Write 1, triggers DMA_CHANNEL22"
              },
              "CH23": {
                "bit": 23,
                "description": "Write 1, triggers DMA_CHANNEL23"
              },
              "CH24": {
                "bit": 24,
                "description": "Write 1, triggers DMA_CHANNEL24"
              },
              "CH25": {
                "bit": 25,
                "description": "Write 1, triggers DMA_CHANNEL25"
              },
              "CH26": {
                "bit": 26,
                "description": "Write 1, triggers DMA_CHANNEL26"
              },
              "CH27": {
                "bit": 27,
                "description": "Write 1, triggers DMA_CHANNEL27"
              },
              "CH28": {
                "bit": 28,
                "description": "Write 1, triggers DMA_CHANNEL28"
              },
              "CH29": {
                "bit": 29,
                "description": "Write 1, triggers DMA_CHANNEL29"
              },
              "CH30": {
                "bit": 30,
                "description": "Write 1, triggers DMA_CHANNEL30"
              },
              "CH31": {
                "bit": 31,
                "description": "Write 1, triggers DMA_CHANNEL31"
              }
            },
            "DMA_CH_SRCCFG[%s]": {
              "DMA_SRC": {
                "bit": 0,
                "description": "Device level DMA source mapping to channel input",
                "width": 8
              }
            },
            "DMA_INT1_SRCCFG": {
              "INT_SRC": {
                "bit": 0,
                "description": "Controls which channel's completion event is mapped as a source of this Interrupt",
                "width": 5
              },
              "EN": {
                "bit": 5,
                "description": "Enables DMA_INT1 mapping"
              }
            },
            "DMA_INT2_SRCCFG": {
              "INT_SRC": {
                "bit": 0,
                "description": "Controls which channel's completion event is mapped as a source of this Interrupt",
                "width": 5
              },
              "EN": {
                "bit": 5,
                "description": "Enables DMA_INT2 mapping"
              }
            },
            "DMA_INT3_SRCCFG": {
              "INT_SRC": {
                "bit": 0,
                "description": "Controls which channel's completion event is mapped as a source of this Interrupt",
                "width": 5
              },
              "EN": {
                "bit": 5,
                "description": "Enables DMA_INT3 mapping"
              }
            },
            "DMA_INT0_SRCFLG": {
              "CH0": {
                "bit": 0,
                "description": "Channel 0 was the source of DMA_INT0"
              },
              "CH1": {
                "bit": 1,
                "description": "Channel 1 was the source of DMA_INT0"
              },
              "CH2": {
                "bit": 2,
                "description": "Channel 2 was the source of DMA_INT0"
              },
              "CH3": {
                "bit": 3,
                "description": "Channel 3 was the source of DMA_INT0"
              },
              "CH4": {
                "bit": 4,
                "description": "Channel 4 was the source of DMA_INT0"
              },
              "CH5": {
                "bit": 5,
                "description": "Channel 5 was the source of DMA_INT0"
              },
              "CH6": {
                "bit": 6,
                "description": "Channel 6 was the source of DMA_INT0"
              },
              "CH7": {
                "bit": 7,
                "description": "Channel 7 was the source of DMA_INT0"
              },
              "CH8": {
                "bit": 8,
                "description": "Channel 8 was the source of DMA_INT0"
              },
              "CH9": {
                "bit": 9,
                "description": "Channel 9 was the source of DMA_INT0"
              },
              "CH10": {
                "bit": 10,
                "description": "Channel 10 was the source of DMA_INT0"
              },
              "CH11": {
                "bit": 11,
                "description": "Channel 11 was the source of DMA_INT0"
              },
              "CH12": {
                "bit": 12,
                "description": "Channel 12 was the source of DMA_INT0"
              },
              "CH13": {
                "bit": 13,
                "description": "Channel 13 was the source of DMA_INT0"
              },
              "CH14": {
                "bit": 14,
                "description": "Channel 14 was the source of DMA_INT0"
              },
              "CH15": {
                "bit": 15,
                "description": "Channel 15 was the source of DMA_INT0"
              },
              "CH16": {
                "bit": 16,
                "description": "Channel 16 was the source of DMA_INT0"
              },
              "CH17": {
                "bit": 17,
                "description": "Channel 17 was the source of DMA_INT0"
              },
              "CH18": {
                "bit": 18,
                "description": "Channel 18 was the source of DMA_INT0"
              },
              "CH19": {
                "bit": 19,
                "description": "Channel 19 was the source of DMA_INT0"
              },
              "CH20": {
                "bit": 20,
                "description": "Channel 20 was the source of DMA_INT0"
              },
              "CH21": {
                "bit": 21,
                "description": "Channel 21 was the source of DMA_INT0"
              },
              "CH22": {
                "bit": 22,
                "description": "Channel 22 was the source of DMA_INT0"
              },
              "CH23": {
                "bit": 23,
                "description": "Channel 23 was the source of DMA_INT0"
              },
              "CH24": {
                "bit": 24,
                "description": "Channel 24 was the source of DMA_INT0"
              },
              "CH25": {
                "bit": 25,
                "description": "Channel 25 was the source of DMA_INT0"
              },
              "CH26": {
                "bit": 26,
                "description": "Channel 26 was the source of DMA_INT0"
              },
              "CH27": {
                "bit": 27,
                "description": "Channel 27 was the source of DMA_INT0"
              },
              "CH28": {
                "bit": 28,
                "description": "Channel 28 was the source of DMA_INT0"
              },
              "CH29": {
                "bit": 29,
                "description": "Channel 29 was the source of DMA_INT0"
              },
              "CH30": {
                "bit": 30,
                "description": "Channel 30 was the source of DMA_INT0"
              },
              "CH31": {
                "bit": 31,
                "description": "Channel 31 was the source of DMA_INT0"
              }
            },
            "DMA_INT0_CLRFLG": {
              "CH0": {
                "bit": 0,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH1": {
                "bit": 1,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH2": {
                "bit": 2,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH3": {
                "bit": 3,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH4": {
                "bit": 4,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH5": {
                "bit": 5,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH6": {
                "bit": 6,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH7": {
                "bit": 7,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH8": {
                "bit": 8,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH9": {
                "bit": 9,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH10": {
                "bit": 10,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH11": {
                "bit": 11,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH12": {
                "bit": 12,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH13": {
                "bit": 13,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH14": {
                "bit": 14,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH15": {
                "bit": 15,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH16": {
                "bit": 16,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH17": {
                "bit": 17,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH18": {
                "bit": 18,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH19": {
                "bit": 19,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH20": {
                "bit": 20,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH21": {
                "bit": 21,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH22": {
                "bit": 22,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH23": {
                "bit": 23,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH24": {
                "bit": 24,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH25": {
                "bit": 25,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH26": {
                "bit": 26,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH27": {
                "bit": 27,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH28": {
                "bit": 28,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH29": {
                "bit": 29,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH30": {
                "bit": 30,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              },
              "CH31": {
                "bit": 31,
                "description": "Clear corresponding DMA_INT0_SRCFLG_REG"
              }
            },
            "DMA_STAT": {
              "MASTEN": {
                "bit": 0,
                "description": "Enable status of the controller"
              },
              "STATE": {
                "bit": 4,
                "description": "Current state of the control state machine.\n\nState can be one of the following:",
                "width": 4
              },
              "DMACHANS": {
                "bit": 16,
                "description": "Number of available DMA channels minus one.",
                "width": 5
              },
              "TESTSTAT": {
                "bit": 28,
                "description": "To reduce the gate count the controller can be configured to exclude the integration test logic.\n\nThe values 2h to Fh are Reserved.",
                "width": 4
              }
            },
            "DMA_CFG": {
              "MASTEN": {
                "bit": 0,
                "description": "Enable status of the controller"
              },
              "CHPROTCTRL": {
                "bit": 5,
                "description": "Sets the AHB-Lite protection by controlling the HPROT[3:1] signal\n\nlevels as follows:\n\nBit [7] Controls HPROT[3] to indicate if a cacheable access is occurring.\n\nBit [6] Controls HPROT[2] to indicate if a bufferable access is occurring.\n\nBit [5] Controls HPROT[1] to indicate if a privileged access is occurring.\n\nNote: When bit [n] = 1 then the corresponding HPROT is HIGH.\n\nWhen bit [n] = 0 then the corresponding HPROT is LOW.",
                "width": 3
              }
            },
            "DMA_CTLBASE": {
              "ADDR": {
                "bit": 5,
                "description": "Pointer to the base address of the primary data structure.",
                "width": 27
              }
            },
            "DMA_ALTBASE": {
              "ADDR": {
                "bit": 0,
                "description": "Base address of the alternate data structure",
                "width": 32
              }
            },
            "DMA_WAITSTAT": {
              "WAITREQ": {
                "bit": 0,
                "description": "Channel wait on request status.",
                "width": 32
              }
            },
            "DMA_SWREQ": {
              "CHNL_SW_REQ": {
                "bit": 0,
                "description": "Set the appropriate bit to generate a software DMA request on the\n\ncorresponding DMA channel.\n\nWriting to a bit where a DMA channel is not implemented does not\n\ncreate a DMA request for that channel.",
                "width": 32
              }
            },
            "DMA_USEBURSTSET": {
              "SET": {
                "bit": 0,
                "description": "Returns the useburst status, or disables dma_sreq from generating DMA requests.",
                "width": 32
              }
            },
            "DMA_USEBURSTCLR": {
              "CLR": {
                "bit": 0,
                "description": "Set the appropriate bit to enable dma_sreq to generate requests.",
                "width": 32
              }
            },
            "DMA_REQMASKSET": {
              "SET": {
                "bit": 0,
                "description": "Returns the request mask status of dma_req and dma_sreq, or\n\ndisables the corresponding channel from generating DMA requests.",
                "width": 32
              }
            },
            "DMA_REQMASKCLR": {
              "CLR": {
                "bit": 0,
                "description": "Set the appropriate bit to enable DMA requests for the channel\n\ncorresponding to dma_req and dma_sreq.",
                "width": 32
              }
            },
            "DMA_ENASET": {
              "SET": {
                "bit": 0,
                "description": "Returns the enable status of the channels, or enables the\n\ncorresponding channels.",
                "width": 32
              }
            },
            "DMA_ENACLR": {
              "CLR": {
                "bit": 0,
                "description": "Set the appropriate bit to disable the corresponding DMA channel.\n\nNote: The controller disables a channel, by setting the appropriate\n\nbit, when:\n\na) it completes the DMA cycle\n\nb) it reads a channel_cfg memory location which has cycle_ctrl =\n\nb000\n\nc) an ERROR occurs on the AHB-Lite bus.",
                "width": 32
              }
            },
            "DMA_ALTSET": {
              "SET": {
                "bit": 0,
                "description": "Channel Primary-Alternate Set Register",
                "width": 32
              }
            },
            "DMA_ALTCLR": {
              "CLR": {
                "bit": 0,
                "description": "Channel Primary-Alternate Clear Register",
                "width": 32
              }
            },
            "DMA_PRIOSET": {
              "SET": {
                "bit": 0,
                "description": "Returns the channel priority mask status, or sets the channel priority\n\nto high.",
                "width": 32
              }
            },
            "DMA_PRIOCLR": {
              "CLR": {
                "bit": 0,
                "description": "Set the appropriate bit to select the default priority level for the\n\nspecified DMA channel.",
                "width": 32
              }
            },
            "DMA_ERRCLR": {
              "ERRCLR": {
                "bit": 0,
                "description": "Returns the status of dma_err, or sets the signal LOW.\n\n\n\nFor test purposes, use the ERRSET register to set dma_err HIGH.\n\nNote: If you deassert dma_err at the same time as an ERROR\n\noccurs on the AHB-Lite bus, then the ERROR condition takes\n\nprecedence and dma_err remains asserted."
              }
            }
          }
        },
        "PCM": {
          "instances": [
            {
              "name": "PCM",
              "base": "0x40010000",
              "irq": 2
            }
          ],
          "registers": {
            "PCMCTL0": {
              "offset": "0x00",
              "size": 32,
              "description": "Control 0 Register"
            },
            "PCMCTL1": {
              "offset": "0x04",
              "size": 32,
              "description": "Control 1 Register"
            },
            "PCMIE": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "PCMIFG": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Flag Register"
            },
            "PCMCLRIFG": {
              "offset": "0x10",
              "size": 32,
              "description": "Clear Interrupt Flag Register"
            }
          },
          "bits": {
            "PCMCTL0": {
              "AMR": {
                "bit": 0,
                "description": "Active Mode Request",
                "width": 4
              },
              "LPMR": {
                "bit": 4,
                "description": "Low Power Mode Request",
                "width": 4
              },
              "CPM": {
                "bit": 8,
                "description": "Current Power Mode",
                "width": 6
              },
              "PCMKEY": {
                "bit": 16,
                "description": "PCM key",
                "width": 16
              }
            },
            "PCMCTL1": {
              "LOCKLPM5": {
                "bit": 0,
                "description": "Lock LPM5"
              },
              "LOCKBKUP": {
                "bit": 1,
                "description": "Lock Backup"
              },
              "FORCE_LPM_ENTRY": {
                "bit": 2,
                "description": "Force LPM entry"
              },
              "PMR_BUSY": {
                "bit": 8,
                "description": "Power mode request busy flag"
              },
              "PCMKEY": {
                "bit": 16,
                "description": "PCM key",
                "width": 16
              }
            },
            "PCMIE": {
              "LPM_INVALID_TR_IE": {
                "bit": 0,
                "description": "LPM invalid transition interrupt enable"
              },
              "LPM_INVALID_CLK_IE": {
                "bit": 1,
                "description": "LPM invalid clock interrupt enable"
              },
              "AM_INVALID_TR_IE": {
                "bit": 2,
                "description": "Active mode invalid transition interrupt enable"
              },
              "DCDC_ERROR_IE": {
                "bit": 6,
                "description": "DC-DC error interrupt enable"
              }
            },
            "PCMIFG": {
              "LPM_INVALID_TR_IFG": {
                "bit": 0,
                "description": "LPM invalid transition flag"
              },
              "LPM_INVALID_CLK_IFG": {
                "bit": 1,
                "description": "LPM invalid clock flag"
              },
              "AM_INVALID_TR_IFG": {
                "bit": 2,
                "description": "Active mode invalid transition flag"
              },
              "DCDC_ERROR_IFG": {
                "bit": 6,
                "description": "DC-DC error flag"
              }
            },
            "PCMCLRIFG": {
              "CLR_LPM_INVALID_TR_IFG": {
                "bit": 0,
                "description": "Clear LPM invalid transition flag"
              },
              "CLR_LPM_INVALID_CLK_IFG": {
                "bit": 1,
                "description": "Clear LPM invalid clock flag"
              },
              "CLR_AM_INVALID_TR_IFG": {
                "bit": 2,
                "description": "Clear active mode invalid transition flag"
              },
              "CLR_DCDC_ERROR_IFG": {
                "bit": 6,
                "description": "Clear DC-DC error flag"
              }
            }
          }
        },
        "CS": {
          "instances": [
            {
              "name": "CS",
              "base": "0x40010400",
              "irq": 1
            }
          ],
          "registers": {
            "CSKEY": {
              "offset": "0x00",
              "size": 32,
              "description": "Key Register"
            },
            "CSCTL0": {
              "offset": "0x04",
              "size": 32,
              "description": "Control 0 Register"
            },
            "CSCTL1": {
              "offset": "0x08",
              "size": 32,
              "description": "Control 1 Register"
            },
            "CSCTL2": {
              "offset": "0x0C",
              "size": 32,
              "description": "Control 2 Register"
            },
            "CSCTL3": {
              "offset": "0x10",
              "size": 32,
              "description": "Control 3 Register"
            },
            "CSCLKEN": {
              "offset": "0x30",
              "size": 32,
              "description": "Clock Enable Register"
            },
            "CSSTAT": {
              "offset": "0x34",
              "size": 32,
              "description": "Status Register"
            },
            "CSIE": {
              "offset": "0x40",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "CSIFG": {
              "offset": "0x48",
              "size": 32,
              "description": "Interrupt Flag Register"
            },
            "CSCLRIFG": {
              "offset": "0x50",
              "size": 32,
              "description": "Clear Interrupt Flag Register"
            },
            "CSSETIFG": {
              "offset": "0x58",
              "size": 32,
              "description": "Set Interrupt Flag Register"
            },
            "CSDCOERCAL0": {
              "offset": "0x60",
              "size": 32,
              "description": "DCO External Resistor Cailbration 0 Register"
            },
            "CSDCOERCAL1": {
              "offset": "0x64",
              "size": 32,
              "description": "DCO External Resistor Calibration 1 Register"
            }
          },
          "bits": {
            "CSKEY": {
              "CSKEY": {
                "bit": 0,
                "description": "Write xxxx_695Ah to unlock",
                "width": 16
              }
            },
            "CSCTL0": {
              "DCOTUNE": {
                "bit": 0,
                "description": "DCO frequency tuning select",
                "width": 10
              },
              "DCORSEL": {
                "bit": 16,
                "description": "DCO frequency range select",
                "width": 3
              },
              "DCORES": {
                "bit": 22,
                "description": "Enables the DCO external resistor mode"
              },
              "DCOEN": {
                "bit": 23,
                "description": "Enables the DCO oscillator"
              }
            },
            "CSCTL1": {
              "SELM": {
                "bit": 0,
                "description": "Selects the MCLK source",
                "width": 3
              },
              "SELS": {
                "bit": 4,
                "description": "Selects the SMCLK and HSMCLK source",
                "width": 3
              },
              "SELA": {
                "bit": 8,
                "description": "Selects the ACLK source",
                "width": 3
              },
              "SELB": {
                "bit": 12,
                "description": "Selects the BCLK source"
              },
              "DIVM": {
                "bit": 16,
                "description": "MCLK source divider",
                "width": 3
              },
              "DIVHS": {
                "bit": 20,
                "description": "HSMCLK source divider",
                "width": 3
              },
              "DIVA": {
                "bit": 24,
                "description": "ACLK source divider",
                "width": 3
              },
              "DIVS": {
                "bit": 28,
                "description": "SMCLK source divider",
                "width": 3
              }
            },
            "CSCTL2": {
              "LFXTDRIVE": {
                "bit": 0,
                "description": "LFXT oscillator current can be adjusted to its drive needs",
                "width": 2
              },
              "LFXTAGCOFF": {
                "bit": 7,
                "description": "Disables the automatic gain control of the LFXT crystal"
              },
              "LFXT_EN": {
                "bit": 8,
                "description": "Turns on the LFXT oscillator regardless if used as a clock resource"
              },
              "LFXTBYPASS": {
                "bit": 9,
                "description": "LFXT bypass select"
              },
              "HFXTDRIVE": {
                "bit": 16,
                "description": "HFXT oscillator drive selection"
              },
              "HFXTFREQ": {
                "bit": 20,
                "description": "HFXT frequency selection",
                "width": 3
              },
              "HFXT_EN": {
                "bit": 24,
                "description": "Turns on the HFXT oscillator regardless if used as a clock resource"
              },
              "HFXTBYPASS": {
                "bit": 25,
                "description": "HFXT bypass select"
              }
            },
            "CSCTL3": {
              "FCNTLF": {
                "bit": 0,
                "description": "Start flag counter for LFXT",
                "width": 2
              },
              "RFCNTLF": {
                "bit": 2,
                "description": "Reset start fault counter for LFXT"
              },
              "FCNTLF_EN": {
                "bit": 3,
                "description": "Enable start fault counter for LFXT"
              },
              "FCNTHF": {
                "bit": 4,
                "description": "Start flag counter for HFXT",
                "width": 2
              },
              "RFCNTHF": {
                "bit": 6,
                "description": "Reset start fault counter for HFXT"
              },
              "FCNTHF_EN": {
                "bit": 7,
                "description": "Enable start fault counter for HFXT"
              },
              "FCNTHF2": {
                "bit": 8,
                "description": "Start flag counter for HFXT2",
                "width": 2
              },
              "RFCNTHF2": {
                "bit": 10,
                "description": "Reset start fault counter for HFXT2"
              },
              "FCNTHF2_EN": {
                "bit": 11,
                "description": "Enable start fault counter for HFXT2"
              }
            },
            "CSCLKEN": {
              "ACLK_EN": {
                "bit": 0,
                "description": "ACLK system clock conditional request enable"
              },
              "MCLK_EN": {
                "bit": 1,
                "description": "MCLK system clock conditional request enable"
              },
              "HSMCLK_EN": {
                "bit": 2,
                "description": "HSMCLK system clock conditional request enable"
              },
              "SMCLK_EN": {
                "bit": 3,
                "description": "SMCLK system clock conditional request enable"
              },
              "VLO_EN": {
                "bit": 8,
                "description": "Turns on the VLO oscillator"
              },
              "REFO_EN": {
                "bit": 9,
                "description": "Turns on the REFO oscillator"
              },
              "MODOSC_EN": {
                "bit": 10,
                "description": "Turns on the MODOSC oscillator"
              },
              "REFOFSEL": {
                "bit": 15,
                "description": "Selects REFO nominal frequency"
              }
            },
            "CSSTAT": {
              "DCO_ON": {
                "bit": 0,
                "description": "DCO status"
              },
              "DCOBIAS_ON": {
                "bit": 1,
                "description": "DCO bias status"
              },
              "HFXT_ON": {
                "bit": 2,
                "description": "HFXT status"
              },
              "HFXT2_ON": {
                "bit": 3,
                "description": "HFXT2 status"
              },
              "MODOSC_ON": {
                "bit": 4,
                "description": "MODOSC status"
              },
              "VLO_ON": {
                "bit": 5,
                "description": "VLO status"
              },
              "LFXT_ON": {
                "bit": 6,
                "description": "LFXT status"
              },
              "REFO_ON": {
                "bit": 7,
                "description": "REFO status"
              },
              "ACLK_ON": {
                "bit": 16,
                "description": "ACLK system clock status"
              },
              "MCLK_ON": {
                "bit": 17,
                "description": "MCLK system clock status"
              },
              "HSMCLK_ON": {
                "bit": 18,
                "description": "HSMCLK system clock status"
              },
              "SMCLK_ON": {
                "bit": 19,
                "description": "SMCLK system clock status"
              },
              "MODCLK_ON": {
                "bit": 20,
                "description": "MODCLK system clock status"
              },
              "VLOCLK_ON": {
                "bit": 21,
                "description": "VLOCLK system clock status"
              },
              "LFXTCLK_ON": {
                "bit": 22,
                "description": "LFXTCLK system clock status"
              },
              "REFOCLK_ON": {
                "bit": 23,
                "description": "REFOCLK system clock status"
              },
              "ACLK_READY": {
                "bit": 24,
                "description": "ACLK Ready status"
              },
              "MCLK_READY": {
                "bit": 25,
                "description": "MCLK Ready status"
              },
              "HSMCLK_READY": {
                "bit": 26,
                "description": "HSMCLK Ready status"
              },
              "SMCLK_READY": {
                "bit": 27,
                "description": "SMCLK Ready status"
              },
              "BCLK_READY": {
                "bit": 28,
                "description": "BCLK Ready status"
              }
            },
            "CSIE": {
              "LFXTIE": {
                "bit": 0,
                "description": "LFXT oscillator fault flag interrupt enable"
              },
              "HFXTIE": {
                "bit": 1,
                "description": "HFXT oscillator fault flag interrupt enable"
              },
              "HFXT2IE": {
                "bit": 2,
                "description": "HFXT2 oscillator fault flag interrupt enable"
              },
              "DCOR_OPNIE": {
                "bit": 6,
                "description": "DCO external resistor open circuit fault flag interrupt enable."
              },
              "FCNTLFIE": {
                "bit": 8,
                "description": "Start fault counter interrupt enable LFXT"
              },
              "FCNTHFIE": {
                "bit": 9,
                "description": "Start fault counter interrupt enable HFXT"
              },
              "FCNTHF2IE": {
                "bit": 10,
                "description": "Start fault counter interrupt enable HFXT2"
              },
              "PLLOOLIE": {
                "bit": 12,
                "description": "PLL out-of-lock interrupt enable"
              },
              "PLLLOSIE": {
                "bit": 13,
                "description": "PLL loss-of-signal interrupt enable"
              },
              "PLLOORIE": {
                "bit": 14,
                "description": "PLL out-of-range interrupt enable"
              },
              "CALIE": {
                "bit": 15,
                "description": "REFCNT period counter interrupt enable"
              }
            },
            "CSIFG": {
              "LFXTIFG": {
                "bit": 0,
                "description": "LFXT oscillator fault flag"
              },
              "HFXTIFG": {
                "bit": 1,
                "description": "HFXT oscillator fault flag"
              },
              "HFXT2IFG": {
                "bit": 2,
                "description": "HFXT2 oscillator fault flag"
              },
              "DCOR_SHTIFG": {
                "bit": 5,
                "description": "DCO external resistor short circuit fault flag."
              },
              "DCOR_OPNIFG": {
                "bit": 6,
                "description": "DCO external resistor open circuit fault flag."
              },
              "FCNTLFIFG": {
                "bit": 8,
                "description": "Start fault counter interrupt flag LFXT"
              },
              "FCNTHFIFG": {
                "bit": 9,
                "description": "Start fault counter interrupt flag HFXT"
              },
              "FCNTHF2IFG": {
                "bit": 11,
                "description": "Start fault counter interrupt flag HFXT2"
              },
              "PLLOOLIFG": {
                "bit": 12,
                "description": "PLL out-of-lock interrupt flag"
              },
              "PLLLOSIFG": {
                "bit": 13,
                "description": "PLL loss-of-signal interrupt flag"
              },
              "PLLOORIFG": {
                "bit": 14,
                "description": "PLL out-of-range interrupt flag"
              },
              "CALIFG": {
                "bit": 15,
                "description": "REFCNT period counter expired"
              }
            },
            "CSCLRIFG": {
              "CLR_LFXTIFG": {
                "bit": 0,
                "description": "Clear LFXT oscillator fault interrupt flag"
              },
              "CLR_HFXTIFG": {
                "bit": 1,
                "description": "Clear HFXT oscillator fault interrupt flag"
              },
              "CLR_HFXT2IFG": {
                "bit": 2,
                "description": "Clear HFXT2 oscillator fault interrupt flag"
              },
              "CLR_DCOR_OPNIFG": {
                "bit": 6,
                "description": "Clear DCO external resistor open circuit fault interrupt flag."
              },
              "CLR_CALIFG": {
                "bit": 15,
                "description": "REFCNT period counter clear interrupt flag"
              },
              "CLR_FCNTLFIFG": {
                "bit": 8,
                "description": "Start fault counter clear interrupt flag LFXT"
              },
              "CLR_FCNTHFIFG": {
                "bit": 9,
                "description": "Start fault counter clear interrupt flag HFXT"
              },
              "CLR_FCNTHF2IFG": {
                "bit": 10,
                "description": "Start fault counter clear interrupt flag HFXT2"
              },
              "CLR_PLLOOLIFG": {
                "bit": 12,
                "description": "PLL out-of-lock clear interrupt flag"
              },
              "CLR_PLLLOSIFG": {
                "bit": 13,
                "description": "PLL loss-of-signal clear interrupt flag"
              },
              "CLR_PLLOORIFG": {
                "bit": 14,
                "description": "PLL out-of-range clear interrupt flag"
              }
            },
            "CSSETIFG": {
              "SET_LFXTIFG": {
                "bit": 0,
                "description": "Set LFXT oscillator fault interrupt flag"
              },
              "SET_HFXTIFG": {
                "bit": 1,
                "description": "Set HFXT oscillator fault interrupt flag"
              },
              "SET_HFXT2IFG": {
                "bit": 2,
                "description": "Set HFXT2 oscillator fault interrupt flag"
              },
              "SET_DCOR_OPNIFG": {
                "bit": 6,
                "description": "Set DCO external resistor open circuit fault interrupt flag."
              },
              "SET_CALIFG": {
                "bit": 15,
                "description": "REFCNT period counter set interrupt flag"
              },
              "SET_FCNTHFIFG": {
                "bit": 9,
                "description": "Start fault counter set interrupt flag HFXT"
              },
              "SET_FCNTHF2IFG": {
                "bit": 10,
                "description": "Start fault counter set interrupt flag HFXT2"
              },
              "SET_FCNTLFIFG": {
                "bit": 8,
                "description": "Start fault counter set interrupt flag LFXT"
              },
              "SET_PLLOOLIFG": {
                "bit": 12,
                "description": "PLL out-of-lock set interrupt flag"
              },
              "SET_PLLLOSIFG": {
                "bit": 13,
                "description": "PLL loss-of-signal set interrupt flag"
              },
              "SET_PLLOORIFG": {
                "bit": 14,
                "description": "PLL out-of-range set interrupt flag"
              }
            },
            "CSDCOERCAL0": {
              "DCO_TCCAL": {
                "bit": 0,
                "description": "DCO Temperature compensation calibration",
                "width": 2
              },
              "DCO_FCAL_RSEL04": {
                "bit": 16,
                "description": "DCO frequency calibration for DCO frequency range (DCORSEL) 0 to 4.",
                "width": 10
              }
            },
            "CSDCOERCAL1": {
              "DCO_FCAL_RSEL5": {
                "bit": 0,
                "description": "DCO frequency calibration for DCO frequency range (DCORSEL) 5.",
                "width": 10
              }
            }
          }
        },
        "PSS": {
          "instances": [
            {
              "name": "PSS",
              "base": "0x40010800",
              "irq": 0
            }
          ],
          "registers": {
            "PSSKEY": {
              "offset": "0x00",
              "size": 32,
              "description": "Key Register"
            },
            "PSSCTL0": {
              "offset": "0x04",
              "size": 32,
              "description": "Control 0 Register"
            },
            "PSSIE": {
              "offset": "0x34",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "PSSIFG": {
              "offset": "0x38",
              "size": 32,
              "description": "Interrupt Flag Register"
            },
            "PSSCLRIFG": {
              "offset": "0x3C",
              "size": 32,
              "description": "Clear Interrupt Flag Register"
            }
          },
          "bits": {
            "PSSKEY": {
              "PSSKEY": {
                "bit": 0,
                "description": "PSS control key",
                "width": 16
              }
            },
            "PSSCTL0": {
              "SVSMHOFF": {
                "bit": 0,
                "description": "SVSM high-side off"
              },
              "SVSMHLP": {
                "bit": 1,
                "description": "SVSM high-side low power normal performance mode"
              },
              "SVSMHS": {
                "bit": 2,
                "description": "Supply supervisor or monitor selection for the high-side"
              },
              "SVSMHTH": {
                "bit": 3,
                "description": "SVSM high-side reset voltage level",
                "width": 3
              },
              "SVMHOE": {
                "bit": 6,
                "description": "SVSM high-side output enable"
              },
              "SVMHOUTPOLAL": {
                "bit": 7,
                "description": "SVMHOUT pin polarity active low"
              },
              "DCDC_FORCE": {
                "bit": 10,
                "description": "Force DC-DC regulator operation"
              },
              "VCORETRAN": {
                "bit": 12,
                "description": "Controls core voltage level transition time",
                "width": 2
              }
            },
            "PSSIE": {
              "SVSMHIE": {
                "bit": 1,
                "description": "High-side SVSM interrupt enable"
              }
            },
            "PSSIFG": {
              "SVSMHIFG": {
                "bit": 1,
                "description": "High-side SVSM interrupt flag"
              }
            },
            "PSSCLRIFG": {
              "CLRSVSMHIFG": {
                "bit": 1,
                "description": "SVSMH clear interrupt flag"
              }
            }
          }
        },
        "FLCTL": {
          "instances": [
            {
              "name": "FLCTL_A",
              "base": "0x40011000",
              "irq": 5
            }
          ],
          "registers": {
            "FLCTL_POWER_STAT": {
              "offset": "0x00",
              "size": 32,
              "description": "Power Status Register"
            },
            "FLCTL_BANK0_RDCTL": {
              "offset": "0x10",
              "size": 32,
              "description": "Bank0 Read Control Register"
            },
            "FLCTL_BANK1_RDCTL": {
              "offset": "0x14",
              "size": 32,
              "description": "Bank1 Read Control Register"
            },
            "FLCTL_RDBRST_CTLSTAT": {
              "offset": "0x20",
              "size": 32,
              "description": "Read Burst/Compare Control and Status Register"
            },
            "FLCTL_RDBRST_STARTADDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Read Burst/Compare Start Address Register"
            },
            "FLCTL_RDBRST_LEN": {
              "offset": "0x28",
              "size": 32,
              "description": "Read Burst/Compare Length Register"
            },
            "FLCTL_RDBRST_FAILADDR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Read Burst/Compare Fail Address Register"
            },
            "FLCTL_RDBRST_FAILCNT": {
              "offset": "0x40",
              "size": 32,
              "description": "Read Burst/Compare Fail Count Register"
            },
            "FLCTL_PRG_CTLSTAT": {
              "offset": "0x50",
              "size": 32,
              "description": "Program Control and Status Register"
            },
            "FLCTL_PRGBRST_CTLSTAT": {
              "offset": "0x54",
              "size": 32,
              "description": "Program Burst Control and Status Register"
            },
            "FLCTL_PRGBRST_STARTADDR": {
              "offset": "0x58",
              "size": 32,
              "description": "Program Burst Start Address Register"
            },
            "FLCTL_PRGBRST_DATA0_0": {
              "offset": "0x60",
              "size": 32,
              "description": "Program Burst Data0 Register0"
            },
            "FLCTL_PRGBRST_DATA0_1": {
              "offset": "0x64",
              "size": 32,
              "description": "Program Burst Data0 Register1"
            },
            "FLCTL_PRGBRST_DATA0_2": {
              "offset": "0x68",
              "size": 32,
              "description": "Program Burst Data0 Register2"
            },
            "FLCTL_PRGBRST_DATA0_3": {
              "offset": "0x6C",
              "size": 32,
              "description": "Program Burst Data0 Register3"
            },
            "FLCTL_PRGBRST_DATA1_0": {
              "offset": "0x70",
              "size": 32,
              "description": "Program Burst Data1 Register0"
            },
            "FLCTL_PRGBRST_DATA1_1": {
              "offset": "0x74",
              "size": 32,
              "description": "Program Burst Data1 Register1"
            },
            "FLCTL_PRGBRST_DATA1_2": {
              "offset": "0x78",
              "size": 32,
              "description": "Program Burst Data1 Register2"
            },
            "FLCTL_PRGBRST_DATA1_3": {
              "offset": "0x7C",
              "size": 32,
              "description": "Program Burst Data1 Register3"
            },
            "FLCTL_PRGBRST_DATA2_0": {
              "offset": "0x80",
              "size": 32,
              "description": "Program Burst Data2 Register0"
            },
            "FLCTL_PRGBRST_DATA2_1": {
              "offset": "0x84",
              "size": 32,
              "description": "Program Burst Data2 Register1"
            },
            "FLCTL_PRGBRST_DATA2_2": {
              "offset": "0x88",
              "size": 32,
              "description": "Program Burst Data2 Register2"
            },
            "FLCTL_PRGBRST_DATA2_3": {
              "offset": "0x8C",
              "size": 32,
              "description": "Program Burst Data2 Register3"
            },
            "FLCTL_PRGBRST_DATA3_0": {
              "offset": "0x90",
              "size": 32,
              "description": "Program Burst Data3 Register0"
            },
            "FLCTL_PRGBRST_DATA3_1": {
              "offset": "0x94",
              "size": 32,
              "description": "Program Burst Data3 Register1"
            },
            "FLCTL_PRGBRST_DATA3_2": {
              "offset": "0x98",
              "size": 32,
              "description": "Program Burst Data3 Register2"
            },
            "FLCTL_PRGBRST_DATA3_3": {
              "offset": "0x9C",
              "size": 32,
              "description": "Program Burst Data3 Register3"
            },
            "FLCTL_ERASE_CTLSTAT": {
              "offset": "0xA0",
              "size": 32,
              "description": "Erase Control and Status Register"
            },
            "FLCTL_ERASE_SECTADDR": {
              "offset": "0xA4",
              "size": 32,
              "description": "Erase Sector Address Register"
            },
            "FLCTL_BANK0_INFO_WEPROT": {
              "offset": "0xB0",
              "size": 32,
              "description": "Information Memory Bank0 Write/Erase Protection Register"
            },
            "FLCTL_BANK0_MAIN_WEPROT": {
              "offset": "0xB4",
              "size": 32,
              "description": "Main Memory Bank0 Write/Erase Protection Register"
            },
            "FLCTL_BANK1_INFO_WEPROT": {
              "offset": "0xC0",
              "size": 32,
              "description": "Information Memory Bank1 Write/Erase Protection Register"
            },
            "FLCTL_BANK1_MAIN_WEPROT": {
              "offset": "0xC4",
              "size": 32,
              "description": "Main Memory Bank1 Write/Erase Protection Register"
            },
            "FLCTL_BMRK_CTLSTAT": {
              "offset": "0xD0",
              "size": 32,
              "description": "Benchmark Control and Status Register"
            },
            "FLCTL_BMRK_IFETCH": {
              "offset": "0xD4",
              "size": 32,
              "description": "Benchmark Instruction Fetch Count Register"
            },
            "FLCTL_BMRK_DREAD": {
              "offset": "0xD8",
              "size": 32,
              "description": "Benchmark Data Read Count Register"
            },
            "FLCTL_BMRK_CMP": {
              "offset": "0xDC",
              "size": 32,
              "description": "Benchmark Count Compare Register"
            },
            "FLCTL_IFG": {
              "offset": "0xF0",
              "size": 32,
              "description": "Interrupt Flag Register"
            },
            "FLCTL_IE": {
              "offset": "0xF4",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "FLCTL_CLRIFG": {
              "offset": "0xF8",
              "size": 32,
              "description": "Clear Interrupt Flag Register"
            },
            "FLCTL_SETIFG": {
              "offset": "0xFC",
              "size": 32,
              "description": "Set Interrupt Flag Register"
            },
            "FLCTL_READ_TIMCTL": {
              "offset": "0x100",
              "size": 32,
              "description": "Read Timing Control Register"
            },
            "FLCTL_READMARGIN_TIMCTL": {
              "offset": "0x104",
              "size": 32,
              "description": "Read Margin Timing Control Register"
            },
            "FLCTL_PRGVER_TIMCTL": {
              "offset": "0x108",
              "size": 32,
              "description": "Program Verify Timing Control Register"
            },
            "FLCTL_ERSVER_TIMCTL": {
              "offset": "0x10C",
              "size": 32,
              "description": "Erase Verify Timing Control Register"
            },
            "FLCTL_LKGVER_TIMCTL": {
              "offset": "0x110",
              "size": 32,
              "description": "Leakage Verify Timing Control Register"
            },
            "FLCTL_PROGRAM_TIMCTL": {
              "offset": "0x114",
              "size": 32,
              "description": "Program Timing Control Register"
            },
            "FLCTL_ERASE_TIMCTL": {
              "offset": "0x118",
              "size": 32,
              "description": "Erase Timing Control Register"
            },
            "FLCTL_MASSERASE_TIMCTL": {
              "offset": "0x11C",
              "size": 32,
              "description": "Mass Erase Timing Control Register"
            },
            "FLCTL_BURSTPRG_TIMCTL": {
              "offset": "0x120",
              "size": 32,
              "description": "Burst Program Timing Control Register"
            },
            "FLCTL_BANK0_MAIN_WEPROT0": {
              "offset": "0x200",
              "size": 32,
              "description": "Main Memory Bank0 Write/Erase Protection Register 0"
            },
            "FLCTL_BANK0_MAIN_WEPROT1": {
              "offset": "0x204",
              "size": 32,
              "description": "Main Memory Bank0 Write/Erase Protection Register 1"
            },
            "FLCTL_BANK0_MAIN_WEPROT2": {
              "offset": "0x208",
              "size": 32,
              "description": "Main Memory Bank0 Write/Erase Protection Register 2"
            },
            "FLCTL_BANK0_MAIN_WEPROT3": {
              "offset": "0x20C",
              "size": 32,
              "description": "Main Memory Bank0 Write/Erase Protection Register 3"
            },
            "FLCTL_BANK0_MAIN_WEPROT4": {
              "offset": "0x210",
              "size": 32,
              "description": "Main Memory Bank0 Write/Erase Protection Register 4"
            },
            "FLCTL_BANK0_MAIN_WEPROT5": {
              "offset": "0x214",
              "size": 32,
              "description": "Main Memory Bank0 Write/Erase Protection Register 5"
            },
            "FLCTL_BANK0_MAIN_WEPROT6": {
              "offset": "0x218",
              "size": 32,
              "description": "Main Memory Bank0 Write/Erase Protection Register 6"
            },
            "FLCTL_BANK0_MAIN_WEPROT7": {
              "offset": "0x21C",
              "size": 32,
              "description": "Main Memory Bank0 Write/Erase Protection Register 7"
            },
            "FLCTL_BANK1_MAIN_WEPROT0": {
              "offset": "0x240",
              "size": 32,
              "description": "Main Memory Bank1 Write/Erase Protection Register 0"
            },
            "FLCTL_BANK1_MAIN_WEPROT1": {
              "offset": "0x244",
              "size": 32,
              "description": "Main Memory Bank1 Write/Erase Protection Register 1"
            },
            "FLCTL_BANK1_MAIN_WEPROT2": {
              "offset": "0x248",
              "size": 32,
              "description": "Main Memory Bank1 Write/Erase Protection Register 2"
            },
            "FLCTL_BANK1_MAIN_WEPROT3": {
              "offset": "0x24C",
              "size": 32,
              "description": "Main Memory Bank1 Write/Erase Protection Register 3"
            },
            "FLCTL_BANK1_MAIN_WEPROT4": {
              "offset": "0x250",
              "size": 32,
              "description": "Main Memory Bank1 Write/Erase Protection Register 4"
            },
            "FLCTL_BANK1_MAIN_WEPROT5": {
              "offset": "0x254",
              "size": 32,
              "description": "Main Memory Bank1 Write/Erase Protection Register 5"
            },
            "FLCTL_BANK1_MAIN_WEPROT6": {
              "offset": "0x258",
              "size": 32,
              "description": "Main Memory Bank1 Write/Erase Protection Register 6"
            },
            "FLCTL_BANK1_MAIN_WEPROT7": {
              "offset": "0x25C",
              "size": 32,
              "description": "Main Memory Bank1 Write/Erase Protection Register 7"
            }
          },
          "bits": {
            "FLCTL_POWER_STAT": {
              "PSTAT": {
                "bit": 0,
                "description": "Flash power status",
                "width": 3
              },
              "LDOSTAT": {
                "bit": 3,
                "description": "PSS FLDO GOOD status"
              },
              "VREFSTAT": {
                "bit": 4,
                "description": "PSS VREF stable status"
              },
              "IREFSTAT": {
                "bit": 5,
                "description": "PSS IREF stable status"
              },
              "TRIMSTAT": {
                "bit": 6,
                "description": "PSS trim done status"
              },
              "RD_2T": {
                "bit": 7,
                "description": "Indicates if Flash is being accessed in 2T mode"
              }
            },
            "FLCTL_BANK0_RDCTL": {
              "RD_MODE": {
                "bit": 0,
                "description": "Flash read mode control setting for Bank 0",
                "width": 4
              },
              "BUFI": {
                "bit": 4,
                "description": "Enables read buffering feature for instruction fetches to this Bank"
              },
              "BUFD": {
                "bit": 5,
                "description": "Enables read buffering feature for data reads to this Bank"
              },
              "WAIT": {
                "bit": 12,
                "description": "Number of wait states for read",
                "width": 4
              },
              "RD_MODE_STATUS": {
                "bit": 16,
                "description": "Read mode",
                "width": 4
              }
            },
            "FLCTL_BANK1_RDCTL": {
              "RD_MODE": {
                "bit": 0,
                "description": "Flash read mode control setting for Bank 0",
                "width": 4
              },
              "BUFI": {
                "bit": 4,
                "description": "Enables read buffering feature for instruction fetches to this Bank"
              },
              "BUFD": {
                "bit": 5,
                "description": "Enables read buffering feature for data reads to this Bank"
              },
              "RD_MODE_STATUS": {
                "bit": 16,
                "description": "Read mode",
                "width": 4
              },
              "WAIT": {
                "bit": 12,
                "description": "Number of wait states for read",
                "width": 4
              }
            },
            "FLCTL_RDBRST_CTLSTAT": {
              "START": {
                "bit": 0,
                "description": "Start of burst/compare operation"
              },
              "MEM_TYPE": {
                "bit": 1,
                "description": "Type of memory that burst is carried out on",
                "width": 2
              },
              "STOP_FAIL": {
                "bit": 3,
                "description": "Terminate burst/compare operation"
              },
              "DATA_CMP": {
                "bit": 4,
                "description": "Data pattern used for comparison against memory read data"
              },
              "TEST_EN": {
                "bit": 6,
                "description": "Enable comparison against test data compare registers"
              },
              "BRST_STAT": {
                "bit": 16,
                "description": "Status of Burst/Compare operation",
                "width": 2
              },
              "CMP_ERR": {
                "bit": 18,
                "description": "Burst/Compare Operation encountered atleast one data"
              },
              "ADDR_ERR": {
                "bit": 19,
                "description": "Burst/Compare Operation was terminated due to access to"
              },
              "CLR_STAT": {
                "bit": 23,
                "description": "Clear status bits 19-16 of this register"
              }
            },
            "FLCTL_RDBRST_STARTADDR": {
              "START_ADDRESS": {
                "bit": 0,
                "description": "Start Address of Burst Operation",
                "width": 21
              }
            },
            "FLCTL_RDBRST_LEN": {
              "BURST_LENGTH": {
                "bit": 0,
                "description": "Length of Burst Operation",
                "width": 21
              }
            },
            "FLCTL_RDBRST_FAILADDR": {
              "FAIL_ADDRESS": {
                "bit": 0,
                "description": "Reflects address of last failed compare",
                "width": 21
              }
            },
            "FLCTL_RDBRST_FAILCNT": {
              "FAIL_COUNT": {
                "bit": 0,
                "description": "Number of failures encountered in burst operation",
                "width": 17
              }
            },
            "FLCTL_PRG_CTLSTAT": {
              "ENABLE": {
                "bit": 0,
                "description": "Master control for all word program operations"
              },
              "MODE": {
                "bit": 1,
                "description": "Write mode"
              },
              "VER_PRE": {
                "bit": 2,
                "description": "Controls automatic pre program verify operations"
              },
              "VER_PST": {
                "bit": 3,
                "description": "Controls automatic post program verify operations"
              },
              "STATUS": {
                "bit": 16,
                "description": "Status of program operations in the Flash memory",
                "width": 2
              },
              "BNK_ACT": {
                "bit": 18,
                "description": "Bank active"
              }
            },
            "FLCTL_PRGBRST_CTLSTAT": {
              "START": {
                "bit": 0,
                "description": "Trigger start of burst program operation"
              },
              "TYPE": {
                "bit": 1,
                "description": "Type of memory that burst program is carried out on",
                "width": 2
              },
              "LEN": {
                "bit": 3,
                "description": "Length of burst",
                "width": 3
              },
              "AUTO_PRE": {
                "bit": 6,
                "description": "Auto-Verify operation before the Burst Program"
              },
              "AUTO_PST": {
                "bit": 7,
                "description": "Auto-Verify operation after the Burst Program"
              },
              "BURST_STATUS": {
                "bit": 16,
                "description": "Status of a Burst Operation",
                "width": 3
              },
              "PRE_ERR": {
                "bit": 19,
                "description": "Burst Operation encountered preprogram auto-verify errors"
              },
              "PST_ERR": {
                "bit": 20,
                "description": "Burst Operation encountered postprogram auto-verify errors"
              },
              "ADDR_ERR": {
                "bit": 21,
                "description": "Burst Operation was terminated due to attempted program of reserved memory"
              },
              "CLR_STAT": {
                "bit": 23,
                "description": "Clear status bits 21-16 of this register"
              }
            },
            "FLCTL_PRGBRST_STARTADDR": {
              "START_ADDRESS": {
                "bit": 0,
                "description": "Start Address of Program Burst Operation",
                "width": 22
              }
            },
            "FLCTL_PRGBRST_DATA0_0": {
              "DATAIN": {
                "bit": 0,
                "description": "Program Burst 128 bit Data Word 0",
                "width": 32
              }
            },
            "FLCTL_PRGBRST_DATA0_1": {
              "DATAIN": {
                "bit": 0,
                "description": "Program Burst 128 bit Data Word 0",
                "width": 32
              }
            },
            "FLCTL_PRGBRST_DATA0_2": {
              "DATAIN": {
                "bit": 0,
                "description": "Program Burst 128 bit Data Word 0",
                "width": 32
              }
            },
            "FLCTL_PRGBRST_DATA0_3": {
              "DATAIN": {
                "bit": 0,
                "description": "Program Burst 128 bit Data Word 0",
                "width": 32
              }
            },
            "FLCTL_PRGBRST_DATA1_0": {
              "DATAIN": {
                "bit": 0,
                "description": "Program Burst 128 bit Data Word 1",
                "width": 32
              }
            },
            "FLCTL_PRGBRST_DATA1_1": {
              "DATAIN": {
                "bit": 0,
                "description": "Program Burst 128 bit Data Word 1",
                "width": 32
              }
            },
            "FLCTL_PRGBRST_DATA1_2": {
              "DATAIN": {
                "bit": 0,
                "description": "Program Burst 128 bit Data Word 1",
                "width": 32
              }
            },
            "FLCTL_PRGBRST_DATA1_3": {
              "DATAIN": {
                "bit": 0,
                "description": "Program Burst 128 bit Data Word 1",
                "width": 32
              }
            },
            "FLCTL_PRGBRST_DATA2_0": {
              "DATAIN": {
                "bit": 0,
                "description": "Program Burst 128 bit Data Word 2",
                "width": 32
              }
            },
            "FLCTL_PRGBRST_DATA2_1": {
              "DATAIN": {
                "bit": 0,
                "description": "Program Burst 128 bit Data Word 2",
                "width": 32
              }
            },
            "FLCTL_PRGBRST_DATA2_2": {
              "DATAIN": {
                "bit": 0,
                "description": "Program Burst 128 bit Data Word 2",
                "width": 32
              }
            },
            "FLCTL_PRGBRST_DATA2_3": {
              "DATAIN": {
                "bit": 0,
                "description": "Program Burst 128 bit Data Word 2",
                "width": 32
              }
            },
            "FLCTL_PRGBRST_DATA3_0": {
              "DATAIN": {
                "bit": 0,
                "description": "Program Burst 128 bit Data Word 3",
                "width": 32
              }
            },
            "FLCTL_PRGBRST_DATA3_1": {
              "DATAIN": {
                "bit": 0,
                "description": "Program Burst 128 bit Data Word 3",
                "width": 32
              }
            },
            "FLCTL_PRGBRST_DATA3_2": {
              "DATAIN": {
                "bit": 0,
                "description": "Program Burst 128 bit Data Word 3",
                "width": 32
              }
            },
            "FLCTL_PRGBRST_DATA3_3": {
              "DATAIN": {
                "bit": 0,
                "description": "Program Burst 128 bit Data Word 3",
                "width": 32
              }
            },
            "FLCTL_ERASE_CTLSTAT": {
              "START": {
                "bit": 0,
                "description": "Start of Erase operation"
              },
              "MODE": {
                "bit": 1,
                "description": "Erase mode selected by application"
              },
              "TYPE": {
                "bit": 2,
                "description": "Type of memory that erase operation is carried out on",
                "width": 2
              },
              "STATUS": {
                "bit": 16,
                "description": "Status of erase operations in the Flash memory",
                "width": 2
              },
              "ADDR_ERR": {
                "bit": 18,
                "description": "Erase Operation was terminated due to attempted erase of reserved memory address"
              },
              "CLR_STAT": {
                "bit": 19,
                "description": "Clear status bits 18-16 of this register"
              }
            },
            "FLCTL_ERASE_SECTADDR": {
              "SECT_ADDRESS": {
                "bit": 0,
                "description": "Address of Sector being Erased",
                "width": 22
              }
            },
            "FLCTL_BANK0_INFO_WEPROT": {
              "PROT0": {
                "bit": 0,
                "description": "Protects Sector 0 from program or erase"
              },
              "PROT1": {
                "bit": 1,
                "description": "Protects Sector 1 from program or erase"
              },
              "PROT2": {
                "bit": 2,
                "description": "Protects Sector 2 from program or erase"
              },
              "PROT3": {
                "bit": 3,
                "description": "Protects Sector 3 from program or erase"
              }
            },
            "FLCTL_BANK0_MAIN_WEPROT": {
              "PROT0": {
                "bit": 0,
                "description": "Protects Sector 0 from program or erase"
              },
              "PROT1": {
                "bit": 1,
                "description": "Protects Sector 1 from program or erase"
              },
              "PROT2": {
                "bit": 2,
                "description": "Protects Sector 2 from program or erase"
              },
              "PROT3": {
                "bit": 3,
                "description": "Protects Sector 3 from program or erase"
              },
              "PROT4": {
                "bit": 4,
                "description": "Protects Sector 4 from program or erase"
              },
              "PROT5": {
                "bit": 5,
                "description": "Protects Sector 5 from program or erase"
              },
              "PROT6": {
                "bit": 6,
                "description": "Protects Sector 6 from program or erase"
              },
              "PROT7": {
                "bit": 7,
                "description": "Protects Sector 7 from program or erase"
              },
              "PROT8": {
                "bit": 8,
                "description": "Protects Sector 8 from program or erase"
              },
              "PROT9": {
                "bit": 9,
                "description": "Protects Sector 9 from program or erase"
              },
              "PROT10": {
                "bit": 10,
                "description": "Protects Sector 10 from program or erase"
              },
              "PROT11": {
                "bit": 11,
                "description": "Protects Sector 11 from program or erase"
              },
              "PROT12": {
                "bit": 12,
                "description": "Protects Sector 12 from program or erase"
              },
              "PROT13": {
                "bit": 13,
                "description": "Protects Sector 13 from program or erase"
              },
              "PROT14": {
                "bit": 14,
                "description": "Protects Sector 14 from program or erase"
              },
              "PROT15": {
                "bit": 15,
                "description": "Protects Sector 15 from program or erase"
              },
              "PROT16": {
                "bit": 16,
                "description": "Protects Sector 16 from program or erase"
              },
              "PROT17": {
                "bit": 17,
                "description": "Protects Sector 17 from program or erase"
              },
              "PROT18": {
                "bit": 18,
                "description": "Protects Sector 18 from program or erase"
              },
              "PROT19": {
                "bit": 19,
                "description": "Protects Sector 19 from program or erase"
              },
              "PROT20": {
                "bit": 20,
                "description": "Protects Sector 20 from program or erase"
              },
              "PROT21": {
                "bit": 21,
                "description": "Protects Sector 21 from program or erase"
              },
              "PROT22": {
                "bit": 22,
                "description": "Protects Sector 22 from program or erase"
              },
              "PROT23": {
                "bit": 23,
                "description": "Protects Sector 23 from program or erase"
              },
              "PROT24": {
                "bit": 24,
                "description": "Protects Sector 24 from program or erase"
              },
              "PROT25": {
                "bit": 25,
                "description": "Protects Sector 25 from program or erase"
              },
              "PROT26": {
                "bit": 26,
                "description": "Protects Sector 26 from program or erase"
              },
              "PROT27": {
                "bit": 27,
                "description": "Protects Sector 27 from program or erase"
              },
              "PROT28": {
                "bit": 28,
                "description": "Protects Sector 28 from program or erase"
              },
              "PROT29": {
                "bit": 29,
                "description": "Protects Sector 29 from program or erase"
              },
              "PROT30": {
                "bit": 30,
                "description": "Protects Sector 30 from program or erase"
              },
              "PROT31": {
                "bit": 31,
                "description": "Protects Sector 31 from program or erase"
              }
            },
            "FLCTL_BANK1_INFO_WEPROT": {
              "PROT0": {
                "bit": 0,
                "description": "Protects Sector 0 from program or erase operations"
              },
              "PROT1": {
                "bit": 1,
                "description": "Protects Sector 1 from program or erase operations"
              },
              "PROT2": {
                "bit": 2,
                "description": "Protects Sector 2 from program or erase"
              },
              "PROT3": {
                "bit": 3,
                "description": "Protects Sector 3 from program or erase"
              }
            },
            "FLCTL_BANK1_MAIN_WEPROT": {
              "PROT0": {
                "bit": 0,
                "description": "Protects Sector 0 from program or erase operations"
              },
              "PROT1": {
                "bit": 1,
                "description": "Protects Sector 1 from program or erase operations"
              },
              "PROT2": {
                "bit": 2,
                "description": "Protects Sector 2 from program or erase operations"
              },
              "PROT3": {
                "bit": 3,
                "description": "Protects Sector 3 from program or erase operations"
              },
              "PROT4": {
                "bit": 4,
                "description": "Protects Sector 4 from program or erase operations"
              },
              "PROT5": {
                "bit": 5,
                "description": "Protects Sector 5 from program or erase operations"
              },
              "PROT6": {
                "bit": 6,
                "description": "Protects Sector 6 from program or erase operations"
              },
              "PROT7": {
                "bit": 7,
                "description": "Protects Sector 7 from program or erase operations"
              },
              "PROT8": {
                "bit": 8,
                "description": "Protects Sector 8 from program or erase operations"
              },
              "PROT9": {
                "bit": 9,
                "description": "Protects Sector 9 from program or erase operations"
              },
              "PROT10": {
                "bit": 10,
                "description": "Protects Sector 10 from program or erase operations"
              },
              "PROT11": {
                "bit": 11,
                "description": "Protects Sector 11 from program or erase operations"
              },
              "PROT12": {
                "bit": 12,
                "description": "Protects Sector 12 from program or erase operations"
              },
              "PROT13": {
                "bit": 13,
                "description": "Protects Sector 13 from program or erase operations"
              },
              "PROT14": {
                "bit": 14,
                "description": "Protects Sector 14 from program or erase operations"
              },
              "PROT15": {
                "bit": 15,
                "description": "Protects Sector 15 from program or erase operations"
              },
              "PROT16": {
                "bit": 16,
                "description": "Protects Sector 16 from program or erase operations"
              },
              "PROT17": {
                "bit": 17,
                "description": "Protects Sector 17 from program or erase operations"
              },
              "PROT18": {
                "bit": 18,
                "description": "Protects Sector 18 from program or erase operations"
              },
              "PROT19": {
                "bit": 19,
                "description": "Protects Sector 19 from program or erase operations"
              },
              "PROT20": {
                "bit": 20,
                "description": "Protects Sector 20 from program or erase operations"
              },
              "PROT21": {
                "bit": 21,
                "description": "Protects Sector 21 from program or erase operations"
              },
              "PROT22": {
                "bit": 22,
                "description": "Protects Sector 22 from program or erase operations"
              },
              "PROT23": {
                "bit": 23,
                "description": "Protects Sector 23 from program or erase operations"
              },
              "PROT24": {
                "bit": 24,
                "description": "Protects Sector 24 from program or erase operations"
              },
              "PROT25": {
                "bit": 25,
                "description": "Protects Sector 25 from program or erase operations"
              },
              "PROT26": {
                "bit": 26,
                "description": "Protects Sector 26 from program or erase operations"
              },
              "PROT27": {
                "bit": 27,
                "description": "Protects Sector 27 from program or erase operations"
              },
              "PROT28": {
                "bit": 28,
                "description": "Protects Sector 28 from program or erase operations"
              },
              "PROT29": {
                "bit": 29,
                "description": "Protects Sector 29 from program or erase operations"
              },
              "PROT30": {
                "bit": 30,
                "description": "Protects Sector 30 from program or erase operations"
              },
              "PROT31": {
                "bit": 31,
                "description": "Protects Sector 31 from program or erase operations"
              }
            },
            "FLCTL_BMRK_CTLSTAT": {
              "I_BMRK": {
                "bit": 0,
                "description": "When 1, increments the Instruction Benchmark count register on each instruction fetch to the Flash"
              },
              "D_BMRK": {
                "bit": 1,
                "description": "When 1, increments the Data Benchmark count register on each data read access to the Flash"
              },
              "CMP_EN": {
                "bit": 2,
                "description": "When 1, enables comparison of the Instruction or Data Benchmark Registers against the threshold value"
              },
              "CMP_SEL": {
                "bit": 3,
                "description": "Selects which benchmark register should be compared against the threshold"
              }
            },
            "FLCTL_BMRK_IFETCH": {
              "COUNT": {
                "bit": 0,
                "description": "Reflects the number of Instruction Fetches to the Flash (increments by one on each fetch)",
                "width": 32
              }
            },
            "FLCTL_BMRK_DREAD": {
              "COUNT": {
                "bit": 0,
                "description": "Reflects the number of Data Read operations to the Flash (increments by one on each read)",
                "width": 32
              }
            },
            "FLCTL_BMRK_CMP": {
              "COUNT": {
                "bit": 0,
                "description": "Reflects the threshold value that is compared against either the IFETCH or DREAD Benchmark Counters",
                "width": 32
              }
            },
            "FLCTL_IFG": {
              "RDBRST": {
                "bit": 0,
                "description": "If set to 1, indicates that the Read Burst/Compare operation is complete"
              },
              "AVPRE": {
                "bit": 1,
                "description": "If set to 1, indicates that the pre-program verify operation has detected an error"
              },
              "AVPST": {
                "bit": 2,
                "description": "If set to 1, indicates that the post-program verify operation has failed comparison"
              },
              "PRG": {
                "bit": 3,
                "description": "If set to 1, indicates that a word Program operation is complete"
              },
              "PRGB": {
                "bit": 4,
                "description": "If set to 1, indicates that the configured Burst Program operation is complete"
              },
              "ERASE": {
                "bit": 5,
                "description": "If set to 1, indicates that the Erase operation is complete"
              },
              "BMRK": {
                "bit": 8,
                "description": "If set to 1, indicates that a Benchmark Compare match occurred"
              },
              "PRG_ERR": {
                "bit": 9,
                "description": "If set to 1, indicates a word composition error in full word write mode (possible data loss due to writes crossing over to a new 128bit boundary before full word has been composed)"
              }
            },
            "FLCTL_IE": {
              "RDBRST": {
                "bit": 0,
                "description": "If set to 1, enables the Controller to generate an interrupt based on the corresponding bit in the FLCTL_IFG"
              },
              "AVPRE": {
                "bit": 1,
                "description": "If set to 1, enables the Controller to generate an interrupt based on the corresponding bit in the FLCTL_IFG"
              },
              "AVPST": {
                "bit": 2,
                "description": "If set to 1, enables the Controller to generate an interrupt based on the corresponding bit in the FLCTL_IFG"
              },
              "PRG": {
                "bit": 3,
                "description": "If set to 1, enables the Controller to generate an interrupt based on the corresponding bit in the FLCTL_IFG"
              },
              "PRGB": {
                "bit": 4,
                "description": "If set to 1, enables the Controller to generate an interrupt based on the corresponding bit in the FLCTL_IFG"
              },
              "ERASE": {
                "bit": 5,
                "description": "If set to 1, enables the Controller to generate an interrupt based on the corresponding bit in the FLCTL_IFG"
              },
              "BMRK": {
                "bit": 8,
                "description": "If set to 1, enables the Controller to generate an interrupt based on the corresponding bit in the FLCTL_IFG"
              },
              "PRG_ERR": {
                "bit": 9,
                "description": "If set to 1, enables the Controller to generate an interrupt based on the corresponding bit in the FLCTL_IFG"
              }
            },
            "FLCTL_CLRIFG": {
              "RDBRST": {
                "bit": 0,
                "description": "Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG"
              },
              "AVPRE": {
                "bit": 1,
                "description": "Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG"
              },
              "AVPST": {
                "bit": 2,
                "description": "Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG"
              },
              "PRG": {
                "bit": 3,
                "description": "Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG"
              },
              "PRGB": {
                "bit": 4,
                "description": "Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG"
              },
              "ERASE": {
                "bit": 5,
                "description": "Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG"
              },
              "BMRK": {
                "bit": 8,
                "description": "Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG"
              },
              "PRG_ERR": {
                "bit": 9,
                "description": "Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG"
              }
            },
            "FLCTL_SETIFG": {
              "RDBRST": {
                "bit": 0,
                "description": "Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG"
              },
              "AVPRE": {
                "bit": 1,
                "description": "Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG"
              },
              "AVPST": {
                "bit": 2,
                "description": "Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG"
              },
              "PRG": {
                "bit": 3,
                "description": "Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG"
              },
              "PRGB": {
                "bit": 4,
                "description": "Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG"
              },
              "ERASE": {
                "bit": 5,
                "description": "Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG"
              },
              "BMRK": {
                "bit": 8,
                "description": "Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG"
              },
              "PRG_ERR": {
                "bit": 9,
                "description": "Write 1 clears the corresponding interrupt flag bit in the FLCTL_IFG"
              }
            },
            "FLCTL_READ_TIMCTL": {
              "SETUP": {
                "bit": 0,
                "description": "Configures the length of the Setup phase for this operation",
                "width": 8
              },
              "IREF_BOOST1": {
                "bit": 12,
                "description": "Length of the IREF_BOOST1 signal of the IP",
                "width": 4
              },
              "SETUP_LONG": {
                "bit": 16,
                "description": "Length of the Setup time into read mode when the device is recovering from one of the following conditions: Moving from Power-down or Standby back to Active and device is not trimmed. Moving from standby to active state in low-frequency active mode. Recovering from the LDO Boost operation after a Mass Erase.",
                "width": 8
              }
            },
            "FLCTL_READMARGIN_TIMCTL": {
              "SETUP": {
                "bit": 0,
                "description": "Length of the Setup phase for this operation",
                "width": 8
              }
            },
            "FLCTL_PRGVER_TIMCTL": {
              "SETUP": {
                "bit": 0,
                "description": "Length of the Setup phase for this operation",
                "width": 8
              },
              "ACTIVE": {
                "bit": 8,
                "description": "Length of the Active phase for this operation",
                "width": 4
              },
              "HOLD": {
                "bit": 12,
                "description": "Length of the Hold phase for this operation",
                "width": 4
              }
            },
            "FLCTL_ERSVER_TIMCTL": {
              "SETUP": {
                "bit": 0,
                "description": "Length of the Setup phase for this operation",
                "width": 8
              }
            },
            "FLCTL_LKGVER_TIMCTL": {
              "SETUP": {
                "bit": 0,
                "description": "Length of the Setup phase for this operation",
                "width": 8
              }
            },
            "FLCTL_PROGRAM_TIMCTL": {
              "SETUP": {
                "bit": 0,
                "description": "Length of the Setup phase for this operation",
                "width": 8
              },
              "ACTIVE": {
                "bit": 8,
                "description": "Length of the Active phase for this operation",
                "width": 20
              },
              "HOLD": {
                "bit": 28,
                "description": "Length of the Hold phase for this operation",
                "width": 4
              }
            },
            "FLCTL_ERASE_TIMCTL": {
              "SETUP": {
                "bit": 0,
                "description": "Length of the Setup phase for this operation",
                "width": 8
              },
              "ACTIVE": {
                "bit": 8,
                "description": "Length of the Active phase for this operation",
                "width": 20
              },
              "HOLD": {
                "bit": 28,
                "description": "Length of the Hold phase for this operation",
                "width": 4
              }
            },
            "FLCTL_MASSERASE_TIMCTL": {
              "BOOST_ACTIVE": {
                "bit": 0,
                "description": "Length of the time for which LDO Boost Signal is kept active",
                "width": 8
              },
              "BOOST_HOLD": {
                "bit": 8,
                "description": "Length for which Flash deactivates the LDO Boost signal before processing any new commands",
                "width": 8
              }
            },
            "FLCTL_BURSTPRG_TIMCTL": {
              "ACTIVE": {
                "bit": 8,
                "description": "Length of the Active phase for this operation",
                "width": 20
              }
            },
            "FLCTL_BANK0_MAIN_WEPROT0": {
              "PROT0": {
                "bit": 0,
                "description": "Protects Sector 0 from program or erase"
              },
              "PROT1": {
                "bit": 1,
                "description": "Protects Sector 1 from program or erase"
              },
              "PROT2": {
                "bit": 2,
                "description": "Protects Sector 2 from program or erase"
              },
              "PROT3": {
                "bit": 3,
                "description": "Protects Sector 3 from program or erase"
              },
              "PROT4": {
                "bit": 4,
                "description": "Protects Sector 4 from program or erase"
              },
              "PROT5": {
                "bit": 5,
                "description": "Protects Sector 5 from program or erase"
              },
              "PROT6": {
                "bit": 6,
                "description": "Protects Sector 6 from program or erase"
              },
              "PROT7": {
                "bit": 7,
                "description": "Protects Sector 7 from program or erase"
              },
              "PROT8": {
                "bit": 8,
                "description": "Protects Sector 8 from program or erase"
              },
              "PROT9": {
                "bit": 9,
                "description": "Protects Sector 9 from program or erase"
              },
              "PROT10": {
                "bit": 10,
                "description": "Protects Sector 10 from program or erase"
              },
              "PROT11": {
                "bit": 11,
                "description": "Protects Sector 11 from program or erase"
              },
              "PROT12": {
                "bit": 12,
                "description": "Protects Sector 12 from program or erase"
              },
              "PROT13": {
                "bit": 13,
                "description": "Protects Sector 13 from program or erase"
              },
              "PROT14": {
                "bit": 14,
                "description": "Protects Sector 14 from program or erase"
              },
              "PROT15": {
                "bit": 15,
                "description": "Protects Sector 15 from program or erase"
              },
              "PROT16": {
                "bit": 16,
                "description": "Protects Sector 16 from program or erase"
              },
              "PROT17": {
                "bit": 17,
                "description": "Protects Sector 17 from program or erase"
              },
              "PROT18": {
                "bit": 18,
                "description": "Protects Sector 18 from program or erase"
              },
              "PROT19": {
                "bit": 19,
                "description": "Protects Sector 19 from program or erase"
              },
              "PROT20": {
                "bit": 20,
                "description": "Protects Sector 20 from program or erase"
              },
              "PROT21": {
                "bit": 21,
                "description": "Protects Sector 21 from program or erase"
              },
              "PROT22": {
                "bit": 22,
                "description": "Protects Sector 22 from program or erase"
              },
              "PROT23": {
                "bit": 23,
                "description": "Protects Sector 23 from program or erase"
              },
              "PROT24": {
                "bit": 24,
                "description": "Protects Sector 24 from program or erase"
              },
              "PROT25": {
                "bit": 25,
                "description": "Protects Sector 25 from program or erase"
              },
              "PROT26": {
                "bit": 26,
                "description": "Protects Sector 26 from program or erase"
              },
              "PROT27": {
                "bit": 27,
                "description": "Protects Sector 27 from program or erase"
              },
              "PROT28": {
                "bit": 28,
                "description": "Protects Sector 28 from program or erase"
              },
              "PROT29": {
                "bit": 29,
                "description": "Protects Sector 29 from program or erase"
              },
              "PROT30": {
                "bit": 30,
                "description": "Protects Sector 30 from program or erase"
              },
              "PROT31": {
                "bit": 31,
                "description": "Protects Sector 31 from program or erase"
              }
            },
            "FLCTL_BANK0_MAIN_WEPROT1": {
              "PROT32": {
                "bit": 0,
                "description": "Protects Sector 32 from program or erase"
              },
              "PROT33": {
                "bit": 1,
                "description": "Protects Sector 33 from program or erase"
              },
              "PROT34": {
                "bit": 2,
                "description": "Protects Sector 34 from program or erase"
              },
              "PROT35": {
                "bit": 3,
                "description": "Protects Sector 35 from program or erase"
              },
              "PROT36": {
                "bit": 4,
                "description": "Protects Sector 36 from program or erase"
              },
              "PROT37": {
                "bit": 5,
                "description": "Protects Sector 37 from program or erase"
              },
              "PROT38": {
                "bit": 6,
                "description": "Protects Sector 38 from program or erase"
              },
              "PROT39": {
                "bit": 7,
                "description": "Protects Sector 39 from program or erase"
              },
              "PROT40": {
                "bit": 8,
                "description": "Protects Sector 40 from program or erase"
              },
              "PROT41": {
                "bit": 9,
                "description": "Protects Sector 41 from program or erase"
              },
              "PROT42": {
                "bit": 10,
                "description": "Protects Sector 42 from program or erase"
              },
              "PROT43": {
                "bit": 11,
                "description": "Protects Sector 43 from program or erase"
              },
              "PROT44": {
                "bit": 12,
                "description": "Protects Sector 44 from program or erase"
              },
              "PROT45": {
                "bit": 13,
                "description": "Protects Sector 45 from program or erase"
              },
              "PROT46": {
                "bit": 14,
                "description": "Protects Sector 46 from program or erase"
              },
              "PROT47": {
                "bit": 15,
                "description": "Protects Sector 47 from program or erase"
              },
              "PROT48": {
                "bit": 16,
                "description": "Protects Sector 48 from program or erase"
              },
              "PROT49": {
                "bit": 17,
                "description": "Protects Sector 49 from program or erase"
              },
              "PROT50": {
                "bit": 18,
                "description": "Protects Sector 50 from program or erase"
              },
              "PROT51": {
                "bit": 19,
                "description": "Protects Sector 51 from program or erase"
              },
              "PROT52": {
                "bit": 20,
                "description": "Protects Sector 52 from program or erase"
              },
              "PROT53": {
                "bit": 21,
                "description": "Protects Sector 53 from program or erase"
              },
              "PROT54": {
                "bit": 22,
                "description": "Protects Sector 54 from program or erase"
              },
              "PROT55": {
                "bit": 23,
                "description": "Protects Sector 55 from program or erase"
              },
              "PROT56": {
                "bit": 24,
                "description": "Protects Sector 56 from program or erase"
              },
              "PROT57": {
                "bit": 25,
                "description": "Protects Sector 57 from program or erase"
              },
              "PROT58": {
                "bit": 26,
                "description": "Protects Sector 58 from program or erase"
              },
              "PROT59": {
                "bit": 27,
                "description": "Protects Sector 59 from program or erase"
              },
              "PROT60": {
                "bit": 28,
                "description": "Protects Sector 60 from program or erase"
              },
              "PROT61": {
                "bit": 29,
                "description": "Protects Sector 61 from program or erase"
              },
              "PROT62": {
                "bit": 30,
                "description": "Protects Sector 62 from program or erase"
              },
              "PROT63": {
                "bit": 31,
                "description": "Protects Sector 63 from program or erase"
              }
            },
            "FLCTL_BANK0_MAIN_WEPROT2": {
              "PROT64": {
                "bit": 0,
                "description": "Protects Sector 64 from program or erase"
              },
              "PROT65": {
                "bit": 1,
                "description": "Protects Sector 65 from program or erase"
              },
              "PROT66": {
                "bit": 2,
                "description": "Protects Sector 66 from program or erase"
              },
              "PROT67": {
                "bit": 3,
                "description": "Protects Sector 67 from program or erase"
              },
              "PROT68": {
                "bit": 4,
                "description": "Protects Sector 68 from program or erase"
              },
              "PROT69": {
                "bit": 5,
                "description": "Protects Sector 69 from program or erase"
              },
              "PROT70": {
                "bit": 6,
                "description": "Protects Sector 70 from program or erase"
              },
              "PROT71": {
                "bit": 7,
                "description": "Protects Sector 71 from program or erase"
              },
              "PROT72": {
                "bit": 8,
                "description": "Protects Sector 72 from program or erase"
              },
              "PROT73": {
                "bit": 9,
                "description": "Protects Sector 73 from program or erase"
              },
              "PROT74": {
                "bit": 10,
                "description": "Protects Sector 74 from program or erase"
              },
              "PROT75": {
                "bit": 11,
                "description": "Protects Sector 75 from program or erase"
              },
              "PROT76": {
                "bit": 12,
                "description": "Protects Sector 76 from program or erase"
              },
              "PROT77": {
                "bit": 13,
                "description": "Protects Sector 77 from program or erase"
              },
              "PROT78": {
                "bit": 14,
                "description": "Protects Sector 78 from program or erase"
              },
              "PROT79": {
                "bit": 15,
                "description": "Protects Sector 79 from program or erase"
              },
              "PROT80": {
                "bit": 16,
                "description": "Protects Sector 80 from program or erase"
              },
              "PROT81": {
                "bit": 17,
                "description": "Protects Sector 81 from program or erase"
              },
              "PROT82": {
                "bit": 18,
                "description": "Protects Sector 82 from program or erase"
              },
              "PROT83": {
                "bit": 19,
                "description": "Protects Sector 83 from program or erase"
              },
              "PROT84": {
                "bit": 20,
                "description": "Protects Sector 84 from program or erase"
              },
              "PROT85": {
                "bit": 21,
                "description": "Protects Sector 85 from program or erase"
              },
              "PROT86": {
                "bit": 22,
                "description": "Protects Sector 86 from program or erase"
              },
              "PROT87": {
                "bit": 23,
                "description": "Protects Sector 87 from program or erase"
              },
              "PROT88": {
                "bit": 24,
                "description": "Protects Sector 88 from program or erase"
              },
              "PROT89": {
                "bit": 25,
                "description": "Protects Sector 89 from program or erase"
              },
              "PROT90": {
                "bit": 26,
                "description": "Protects Sector 90 from program or erase"
              },
              "PROT91": {
                "bit": 27,
                "description": "Protects Sector 91 from program or erase"
              },
              "PROT92": {
                "bit": 28,
                "description": "Protects Sector 92 from program or erase"
              },
              "PROT93": {
                "bit": 29,
                "description": "Protects Sector 93 from program or erase"
              },
              "PROT94": {
                "bit": 30,
                "description": "Protects Sector 94 from program or erase"
              },
              "PROT95": {
                "bit": 31,
                "description": "Protects Sector 95 from program or erase"
              }
            },
            "FLCTL_BANK0_MAIN_WEPROT3": {
              "PROT96": {
                "bit": 0,
                "description": "Protects Sector 96 from program or erase"
              },
              "PROT97": {
                "bit": 1,
                "description": "Protects Sector 97 from program or erase"
              },
              "PROT98": {
                "bit": 2,
                "description": "Protects Sector 98 from program or erase"
              },
              "PROT99": {
                "bit": 3,
                "description": "Protects Sector 99 from program or erase"
              },
              "PROT100": {
                "bit": 4,
                "description": "Protects Sector 100 from program or erase"
              },
              "PROT101": {
                "bit": 5,
                "description": "Protects Sector 101 from program or erase"
              },
              "PROT102": {
                "bit": 6,
                "description": "Protects Sector 102 from program or erase"
              },
              "PROT103": {
                "bit": 7,
                "description": "Protects Sector 103 from program or erase"
              },
              "PROT104": {
                "bit": 8,
                "description": "Protects Sector 104 from program or erase"
              },
              "PROT105": {
                "bit": 9,
                "description": "Protects Sector 105 from program or erase"
              },
              "PROT106": {
                "bit": 10,
                "description": "Protects Sector 106 from program or erase"
              },
              "PROT107": {
                "bit": 11,
                "description": "Protects Sector 107 from program or erase"
              },
              "PROT108": {
                "bit": 12,
                "description": "Protects Sector 108 from program or erase"
              },
              "PROT109": {
                "bit": 13,
                "description": "Protects Sector 109 from program or erase"
              },
              "PROT110": {
                "bit": 14,
                "description": "Protects Sector 110 from program or erase"
              },
              "PROT111": {
                "bit": 15,
                "description": "Protects Sector 111 from program or erase"
              },
              "PROT112": {
                "bit": 16,
                "description": "Protects Sector 112 from program or erase"
              },
              "PROT113": {
                "bit": 17,
                "description": "Protects Sector 113 from program or erase"
              },
              "PROT114": {
                "bit": 18,
                "description": "Protects Sector 114 from program or erase"
              },
              "PROT115": {
                "bit": 19,
                "description": "Protects Sector 115 from program or erase"
              },
              "PROT116": {
                "bit": 20,
                "description": "Protects Sector 116 from program or erase"
              },
              "PROT117": {
                "bit": 21,
                "description": "Protects Sector 117 from program or erase"
              },
              "PROT118": {
                "bit": 22,
                "description": "Protects Sector 118 from program or erase"
              },
              "PROT119": {
                "bit": 23,
                "description": "Protects Sector 119 from program or erase"
              },
              "PROT120": {
                "bit": 24,
                "description": "Protects Sector 120 from program or erase"
              },
              "PROT121": {
                "bit": 25,
                "description": "Protects Sector 121 from program or erase"
              },
              "PROT122": {
                "bit": 26,
                "description": "Protects Sector 122 from program or erase"
              },
              "PROT123": {
                "bit": 27,
                "description": "Protects Sector 123 from program or erase"
              },
              "PROT124": {
                "bit": 28,
                "description": "Protects Sector 124 from program or erase"
              },
              "PROT125": {
                "bit": 29,
                "description": "Protects Sector 125 from program or erase"
              },
              "PROT126": {
                "bit": 30,
                "description": "Protects Sector 126 from program or erase"
              },
              "PROT127": {
                "bit": 31,
                "description": "Protects Sector 127 from program or erase"
              }
            },
            "FLCTL_BANK0_MAIN_WEPROT4": {
              "PROT128": {
                "bit": 0,
                "description": "Protects Sector 128 from program or erase"
              },
              "PROT129": {
                "bit": 1,
                "description": "Protects Sector 129 from program or erase"
              },
              "PROT130": {
                "bit": 2,
                "description": "Protects Sector 130 from program or erase"
              },
              "PROT131": {
                "bit": 3,
                "description": "Protects Sector 131 from program or erase"
              },
              "PROT132": {
                "bit": 4,
                "description": "Protects Sector 132 from program or erase"
              },
              "PROT133": {
                "bit": 5,
                "description": "Protects Sector 133 from program or erase"
              },
              "PROT134": {
                "bit": 6,
                "description": "Protects Sector 134 from program or erase"
              },
              "PROT135": {
                "bit": 7,
                "description": "Protects Sector 135 from program or erase"
              },
              "PROT136": {
                "bit": 8,
                "description": "Protects Sector 136 from program or erase"
              },
              "PROT137": {
                "bit": 9,
                "description": "Protects Sector 137 from program or erase"
              },
              "PROT138": {
                "bit": 10,
                "description": "Protects Sector 138 from program or erase"
              },
              "PROT139": {
                "bit": 11,
                "description": "Protects Sector 139 from program or erase"
              },
              "PROT140": {
                "bit": 12,
                "description": "Protects Sector 140 from program or erase"
              },
              "PROT141": {
                "bit": 13,
                "description": "Protects Sector 141 from program or erase"
              },
              "PROT142": {
                "bit": 14,
                "description": "Protects Sector 142 from program or erase"
              },
              "PROT143": {
                "bit": 15,
                "description": "Protects Sector 143 from program or erase"
              },
              "PROT144": {
                "bit": 16,
                "description": "Protects Sector 144 from program or erase"
              },
              "PROT145": {
                "bit": 17,
                "description": "Protects Sector 145 from program or erase"
              },
              "PROT146": {
                "bit": 18,
                "description": "Protects Sector 146 from program or erase"
              },
              "PROT147": {
                "bit": 19,
                "description": "Protects Sector 147 from program or erase"
              },
              "PROT148": {
                "bit": 20,
                "description": "Protects Sector 148 from program or erase"
              },
              "PROT149": {
                "bit": 21,
                "description": "Protects Sector 149 from program or erase"
              },
              "PROT150": {
                "bit": 22,
                "description": "Protects Sector 150 from program or erase"
              },
              "PROT151": {
                "bit": 23,
                "description": "Protects Sector 151 from program or erase"
              },
              "PROT152": {
                "bit": 24,
                "description": "Protects Sector 152 from program or erase"
              },
              "PROT153": {
                "bit": 25,
                "description": "Protects Sector 153 from program or erase"
              },
              "PROT154": {
                "bit": 26,
                "description": "Protects Sector 154 from program or erase"
              },
              "PROT155": {
                "bit": 27,
                "description": "Protects Sector 155 from program or erase"
              },
              "PROT156": {
                "bit": 28,
                "description": "Protects Sector 156 from program or erase"
              },
              "PROT157": {
                "bit": 29,
                "description": "Protects Sector 157 from program or erase"
              },
              "PROT158": {
                "bit": 30,
                "description": "Protects Sector 158 from program or erase"
              },
              "PROT159": {
                "bit": 31,
                "description": "Protects Sector 159 from program or erase"
              }
            },
            "FLCTL_BANK0_MAIN_WEPROT5": {
              "PROT160": {
                "bit": 0,
                "description": "Protects Sector 160 from program or erase"
              },
              "PROT161": {
                "bit": 1,
                "description": "Protects Sector 161 from program or erase"
              },
              "PROT162": {
                "bit": 2,
                "description": "Protects Sector 162 from program or erase"
              },
              "PROT163": {
                "bit": 3,
                "description": "Protects Sector 163 from program or erase"
              },
              "PROT164": {
                "bit": 4,
                "description": "Protects Sector 164 from program or erase"
              },
              "PROT165": {
                "bit": 5,
                "description": "Protects Sector 165 from program or erase"
              },
              "PROT166": {
                "bit": 6,
                "description": "Protects Sector 166 from program or erase"
              },
              "PROT167": {
                "bit": 7,
                "description": "Protects Sector 167 from program or erase"
              },
              "PROT168": {
                "bit": 8,
                "description": "Protects Sector 168 from program or erase"
              },
              "PROT169": {
                "bit": 9,
                "description": "Protects Sector 169 from program or erase"
              },
              "PROT170": {
                "bit": 10,
                "description": "Protects Sector 170 from program or erase"
              },
              "PROT171": {
                "bit": 11,
                "description": "Protects Sector 171 from program or erase"
              },
              "PROT172": {
                "bit": 12,
                "description": "Protects Sector 172 from program or erase"
              },
              "PROT173": {
                "bit": 13,
                "description": "Protects Sector 173 from program or erase"
              },
              "PROT174": {
                "bit": 14,
                "description": "Protects Sector 174 from program or erase"
              },
              "PROT175": {
                "bit": 15,
                "description": "Protects Sector 175 from program or erase"
              },
              "PROT176": {
                "bit": 16,
                "description": "Protects Sector 176 from program or erase"
              },
              "PROT177": {
                "bit": 17,
                "description": "Protects Sector 177 from program or erase"
              },
              "PROT178": {
                "bit": 18,
                "description": "Protects Sector 178 from program or erase"
              },
              "PROT179": {
                "bit": 19,
                "description": "Protects Sector 179 from program or erase"
              },
              "PROT180": {
                "bit": 20,
                "description": "Protects Sector 180 from program or erase"
              },
              "PROT181": {
                "bit": 21,
                "description": "Protects Sector 181 from program or erase"
              },
              "PROT182": {
                "bit": 22,
                "description": "Protects Sector 182 from program or erase"
              },
              "PROT183": {
                "bit": 23,
                "description": "Protects Sector 183 from program or erase"
              },
              "PROT184": {
                "bit": 24,
                "description": "Protects Sector 184 from program or erase"
              },
              "PROT185": {
                "bit": 25,
                "description": "Protects Sector 185 from program or erase"
              },
              "PROT186": {
                "bit": 26,
                "description": "Protects Sector 186 from program or erase"
              },
              "PROT187": {
                "bit": 27,
                "description": "Protects Sector 187 from program or erase"
              },
              "PROT188": {
                "bit": 28,
                "description": "Protects Sector 188 from program or erase"
              },
              "PROT189": {
                "bit": 29,
                "description": "Protects Sector 189 from program or erase"
              },
              "PROT190": {
                "bit": 30,
                "description": "Protects Sector 190 from program or erase"
              },
              "PROT191": {
                "bit": 31,
                "description": "Protects Sector 191 from program or erase"
              }
            },
            "FLCTL_BANK0_MAIN_WEPROT6": {
              "PROT192": {
                "bit": 0,
                "description": "Protects Sector 192 from program or erase"
              },
              "PROT193": {
                "bit": 1,
                "description": "Protects Sector 193 from program or erase"
              },
              "PROT194": {
                "bit": 2,
                "description": "Protects Sector 194 from program or erase"
              },
              "PROT195": {
                "bit": 3,
                "description": "Protects Sector 195 from program or erase"
              },
              "PROT196": {
                "bit": 4,
                "description": "Protects Sector 196 from program or erase"
              },
              "PROT197": {
                "bit": 5,
                "description": "Protects Sector 197 from program or erase"
              },
              "PROT198": {
                "bit": 6,
                "description": "Protects Sector 198 from program or erase"
              },
              "PROT199": {
                "bit": 7,
                "description": "Protects Sector 199 from program or erase"
              },
              "PROT200": {
                "bit": 8,
                "description": "Protects Sector 200 from program or erase"
              },
              "PROT201": {
                "bit": 9,
                "description": "Protects Sector 201 from program or erase"
              },
              "PROT202": {
                "bit": 10,
                "description": "Protects Sector 202 from program or erase"
              },
              "PROT203": {
                "bit": 11,
                "description": "Protects Sector 203 from program or erase"
              },
              "PROT204": {
                "bit": 12,
                "description": "Protects Sector 204 from program or erase"
              },
              "PROT205": {
                "bit": 13,
                "description": "Protects Sector 205 from program or erase"
              },
              "PROT206": {
                "bit": 14,
                "description": "Protects Sector 206 from program or erase"
              },
              "PROT207": {
                "bit": 15,
                "description": "Protects Sector 207 from program or erase"
              },
              "PROT208": {
                "bit": 16,
                "description": "Protects Sector 208 from program or erase"
              },
              "PROT209": {
                "bit": 17,
                "description": "Protects Sector 209 from program or erase"
              },
              "PROT210": {
                "bit": 18,
                "description": "Protects Sector 210 from program or erase"
              },
              "PROT211": {
                "bit": 19,
                "description": "Protects Sector 211 from program or erase"
              },
              "PROT212": {
                "bit": 20,
                "description": "Protects Sector 212 from program or erase"
              },
              "PROT213": {
                "bit": 21,
                "description": "Protects Sector 213 from program or erase"
              },
              "PROT214": {
                "bit": 22,
                "description": "Protects Sector 214 from program or erase"
              },
              "PROT215": {
                "bit": 23,
                "description": "Protects Sector 215 from program or erase"
              },
              "PROT216": {
                "bit": 24,
                "description": "Protects Sector 216 from program or erase"
              },
              "PROT217": {
                "bit": 25,
                "description": "Protects Sector 217 from program or erase"
              },
              "PROT218": {
                "bit": 26,
                "description": "Protects Sector 218 from program or erase"
              },
              "PROT219": {
                "bit": 27,
                "description": "Protects Sector 219 from program or erase"
              },
              "PROT220": {
                "bit": 28,
                "description": "Protects Sector 220 from program or erase"
              },
              "PROT221": {
                "bit": 29,
                "description": "Protects Sector 221 from program or erase"
              },
              "PROT222": {
                "bit": 30,
                "description": "Protects Sector 222 from program or erase"
              },
              "PROT223": {
                "bit": 31,
                "description": "Protects Sector 223 from program or erase"
              }
            },
            "FLCTL_BANK0_MAIN_WEPROT7": {
              "PROT224": {
                "bit": 0,
                "description": "Protects Sector 224 from program or erase"
              },
              "PROT225": {
                "bit": 1,
                "description": "Protects Sector 225 from program or erase"
              },
              "PROT226": {
                "bit": 2,
                "description": "Protects Sector 226 from program or erase"
              },
              "PROT227": {
                "bit": 3,
                "description": "Protects Sector 227 from program or erase"
              },
              "PROT228": {
                "bit": 4,
                "description": "Protects Sector 228 from program or erase"
              },
              "PROT229": {
                "bit": 5,
                "description": "Protects Sector 229 from program or erase"
              },
              "PROT230": {
                "bit": 6,
                "description": "Protects Sector 230 from program or erase"
              },
              "PROT231": {
                "bit": 7,
                "description": "Protects Sector 231 from program or erase"
              },
              "PROT232": {
                "bit": 8,
                "description": "Protects Sector 232 from program or erase"
              },
              "PROT233": {
                "bit": 9,
                "description": "Protects Sector 233 from program or erase"
              },
              "PROT234": {
                "bit": 10,
                "description": "Protects Sector 234 from program or erase"
              },
              "PROT235": {
                "bit": 11,
                "description": "Protects Sector 235 from program or erase"
              },
              "PROT236": {
                "bit": 12,
                "description": "Protects Sector 236 from program or erase"
              },
              "PROT237": {
                "bit": 13,
                "description": "Protects Sector 237 from program or erase"
              },
              "PROT238": {
                "bit": 14,
                "description": "Protects Sector 238 from program or erase"
              },
              "PROT239": {
                "bit": 15,
                "description": "Protects Sector 239 from program or erase"
              },
              "PROT240": {
                "bit": 16,
                "description": "Protects Sector 240 from program or erase"
              },
              "PROT241": {
                "bit": 17,
                "description": "Protects Sector 241 from program or erase"
              },
              "PROT242": {
                "bit": 18,
                "description": "Protects Sector 242 from program or erase"
              },
              "PROT243": {
                "bit": 19,
                "description": "Protects Sector 243 from program or erase"
              },
              "PROT244": {
                "bit": 20,
                "description": "Protects Sector 244 from program or erase"
              },
              "PROT245": {
                "bit": 21,
                "description": "Protects Sector 245 from program or erase"
              },
              "PROT246": {
                "bit": 22,
                "description": "Protects Sector 246 from program or erase"
              },
              "PROT247": {
                "bit": 23,
                "description": "Protects Sector 247 from program or erase"
              },
              "PROT248": {
                "bit": 24,
                "description": "Protects Sector 248 from program or erase"
              },
              "PROT249": {
                "bit": 25,
                "description": "Protects Sector 249 from program or erase"
              },
              "PROT250": {
                "bit": 26,
                "description": "Protects Sector 250 from program or erase"
              },
              "PROT251": {
                "bit": 27,
                "description": "Protects Sector 251 from program or erase"
              },
              "PROT252": {
                "bit": 28,
                "description": "Protects Sector 252 from program or erase"
              },
              "PROT253": {
                "bit": 29,
                "description": "Protects Sector 253 from program or erase"
              },
              "PROT254": {
                "bit": 30,
                "description": "Protects Sector 254 from program or erase"
              },
              "PROT255": {
                "bit": 31,
                "description": "Protects Sector 255 from program or erase"
              }
            },
            "FLCTL_BANK1_MAIN_WEPROT0": {
              "PROT0": {
                "bit": 0,
                "description": "Protects Sector 0 from program or erase"
              },
              "PROT1": {
                "bit": 1,
                "description": "Protects Sector 1 from program or erase"
              },
              "PROT2": {
                "bit": 2,
                "description": "Protects Sector 2 from program or erase"
              },
              "PROT3": {
                "bit": 3,
                "description": "Protects Sector 3 from program or erase"
              },
              "PROT4": {
                "bit": 4,
                "description": "Protects Sector 4 from program or erase"
              },
              "PROT5": {
                "bit": 5,
                "description": "Protects Sector 5 from program or erase"
              },
              "PROT6": {
                "bit": 6,
                "description": "Protects Sector 6 from program or erase"
              },
              "PROT7": {
                "bit": 7,
                "description": "Protects Sector 7 from program or erase"
              },
              "PROT8": {
                "bit": 8,
                "description": "Protects Sector 8 from program or erase"
              },
              "PROT9": {
                "bit": 9,
                "description": "Protects Sector 9 from program or erase"
              },
              "PROT10": {
                "bit": 10,
                "description": "Protects Sector 10 from program or erase"
              },
              "PROT11": {
                "bit": 11,
                "description": "Protects Sector 11 from program or erase"
              },
              "PROT12": {
                "bit": 12,
                "description": "Protects Sector 12 from program or erase"
              },
              "PROT13": {
                "bit": 13,
                "description": "Protects Sector 13 from program or erase"
              },
              "PROT14": {
                "bit": 14,
                "description": "Protects Sector 14 from program or erase"
              },
              "PROT15": {
                "bit": 15,
                "description": "Protects Sector 15 from program or erase"
              },
              "PROT16": {
                "bit": 16,
                "description": "Protects Sector 16 from program or erase"
              },
              "PROT17": {
                "bit": 17,
                "description": "Protects Sector 17 from program or erase"
              },
              "PROT18": {
                "bit": 18,
                "description": "Protects Sector 18 from program or erase"
              },
              "PROT19": {
                "bit": 19,
                "description": "Protects Sector 19 from program or erase"
              },
              "PROT20": {
                "bit": 20,
                "description": "Protects Sector 20 from program or erase"
              },
              "PROT21": {
                "bit": 21,
                "description": "Protects Sector 21 from program or erase"
              },
              "PROT22": {
                "bit": 22,
                "description": "Protects Sector 22 from program or erase"
              },
              "PROT23": {
                "bit": 23,
                "description": "Protects Sector 23 from program or erase"
              },
              "PROT24": {
                "bit": 24,
                "description": "Protects Sector 24 from program or erase"
              },
              "PROT25": {
                "bit": 25,
                "description": "Protects Sector 25 from program or erase"
              },
              "PROT26": {
                "bit": 26,
                "description": "Protects Sector 26 from program or erase"
              },
              "PROT27": {
                "bit": 27,
                "description": "Protects Sector 27 from program or erase"
              },
              "PROT28": {
                "bit": 28,
                "description": "Protects Sector 28 from program or erase"
              },
              "PROT29": {
                "bit": 29,
                "description": "Protects Sector 29 from program or erase"
              },
              "PROT30": {
                "bit": 30,
                "description": "Protects Sector 30 from program or erase"
              },
              "PROT31": {
                "bit": 31,
                "description": "Protects Sector 31 from program or erase"
              }
            },
            "FLCTL_BANK1_MAIN_WEPROT1": {
              "PROT32": {
                "bit": 0,
                "description": "Protects Sector 32 from program or erase"
              },
              "PROT33": {
                "bit": 1,
                "description": "Protects Sector 33 from program or erase"
              },
              "PROT34": {
                "bit": 2,
                "description": "Protects Sector 34 from program or erase"
              },
              "PROT35": {
                "bit": 3,
                "description": "Protects Sector 35 from program or erase"
              },
              "PROT36": {
                "bit": 4,
                "description": "Protects Sector 36 from program or erase"
              },
              "PROT37": {
                "bit": 5,
                "description": "Protects Sector 37 from program or erase"
              },
              "PROT38": {
                "bit": 6,
                "description": "Protects Sector 38 from program or erase"
              },
              "PROT39": {
                "bit": 7,
                "description": "Protects Sector 39 from program or erase"
              },
              "PROT40": {
                "bit": 8,
                "description": "Protects Sector 40 from program or erase"
              },
              "PROT41": {
                "bit": 9,
                "description": "Protects Sector 41 from program or erase"
              },
              "PROT42": {
                "bit": 10,
                "description": "Protects Sector 42 from program or erase"
              },
              "PROT43": {
                "bit": 11,
                "description": "Protects Sector 43 from program or erase"
              },
              "PROT44": {
                "bit": 12,
                "description": "Protects Sector 44 from program or erase"
              },
              "PROT45": {
                "bit": 13,
                "description": "Protects Sector 45 from program or erase"
              },
              "PROT46": {
                "bit": 14,
                "description": "Protects Sector 46 from program or erase"
              },
              "PROT47": {
                "bit": 15,
                "description": "Protects Sector 47 from program or erase"
              },
              "PROT48": {
                "bit": 16,
                "description": "Protects Sector 48 from program or erase"
              },
              "PROT49": {
                "bit": 17,
                "description": "Protects Sector 49 from program or erase"
              },
              "PROT50": {
                "bit": 18,
                "description": "Protects Sector 50 from program or erase"
              },
              "PROT51": {
                "bit": 19,
                "description": "Protects Sector 51 from program or erase"
              },
              "PROT52": {
                "bit": 20,
                "description": "Protects Sector 52 from program or erase"
              },
              "PROT53": {
                "bit": 21,
                "description": "Protects Sector 53 from program or erase"
              },
              "PROT54": {
                "bit": 22,
                "description": "Protects Sector 54 from program or erase"
              },
              "PROT55": {
                "bit": 23,
                "description": "Protects Sector 55 from program or erase"
              },
              "PROT56": {
                "bit": 24,
                "description": "Protects Sector 56 from program or erase"
              },
              "PROT57": {
                "bit": 25,
                "description": "Protects Sector 57 from program or erase"
              },
              "PROT58": {
                "bit": 26,
                "description": "Protects Sector 58 from program or erase"
              },
              "PROT59": {
                "bit": 27,
                "description": "Protects Sector 59 from program or erase"
              },
              "PROT60": {
                "bit": 28,
                "description": "Protects Sector 60 from program or erase"
              },
              "PROT61": {
                "bit": 29,
                "description": "Protects Sector 61 from program or erase"
              },
              "PROT62": {
                "bit": 30,
                "description": "Protects Sector 62 from program or erase"
              },
              "PROT63": {
                "bit": 31,
                "description": "Protects Sector 63 from program or erase"
              }
            },
            "FLCTL_BANK1_MAIN_WEPROT2": {
              "PROT64": {
                "bit": 0,
                "description": "Protects Sector 64 from program or erase"
              },
              "PROT65": {
                "bit": 1,
                "description": "Protects Sector 65 from program or erase"
              },
              "PROT66": {
                "bit": 2,
                "description": "Protects Sector 66 from program or erase"
              },
              "PROT67": {
                "bit": 3,
                "description": "Protects Sector 67 from program or erase"
              },
              "PROT68": {
                "bit": 4,
                "description": "Protects Sector 68 from program or erase"
              },
              "PROT69": {
                "bit": 5,
                "description": "Protects Sector 69 from program or erase"
              },
              "PROT70": {
                "bit": 6,
                "description": "Protects Sector 70 from program or erase"
              },
              "PROT71": {
                "bit": 7,
                "description": "Protects Sector 71 from program or erase"
              },
              "PROT72": {
                "bit": 8,
                "description": "Protects Sector 72 from program or erase"
              },
              "PROT73": {
                "bit": 9,
                "description": "Protects Sector 73 from program or erase"
              },
              "PROT74": {
                "bit": 10,
                "description": "Protects Sector 74 from program or erase"
              },
              "PROT75": {
                "bit": 11,
                "description": "Protects Sector 75 from program or erase"
              },
              "PROT76": {
                "bit": 12,
                "description": "Protects Sector 76 from program or erase"
              },
              "PROT77": {
                "bit": 13,
                "description": "Protects Sector 77 from program or erase"
              },
              "PROT78": {
                "bit": 14,
                "description": "Protects Sector 78 from program or erase"
              },
              "PROT79": {
                "bit": 15,
                "description": "Protects Sector 79 from program or erase"
              },
              "PROT80": {
                "bit": 16,
                "description": "Protects Sector 80 from program or erase"
              },
              "PROT81": {
                "bit": 17,
                "description": "Protects Sector 81 from program or erase"
              },
              "PROT82": {
                "bit": 18,
                "description": "Protects Sector 82 from program or erase"
              },
              "PROT83": {
                "bit": 19,
                "description": "Protects Sector 83 from program or erase"
              },
              "PROT84": {
                "bit": 20,
                "description": "Protects Sector 84 from program or erase"
              },
              "PROT85": {
                "bit": 21,
                "description": "Protects Sector 85 from program or erase"
              },
              "PROT86": {
                "bit": 22,
                "description": "Protects Sector 86 from program or erase"
              },
              "PROT87": {
                "bit": 23,
                "description": "Protects Sector 87 from program or erase"
              },
              "PROT88": {
                "bit": 24,
                "description": "Protects Sector 88 from program or erase"
              },
              "PROT89": {
                "bit": 25,
                "description": "Protects Sector 89 from program or erase"
              },
              "PROT90": {
                "bit": 26,
                "description": "Protects Sector 90 from program or erase"
              },
              "PROT91": {
                "bit": 27,
                "description": "Protects Sector 91 from program or erase"
              },
              "PROT92": {
                "bit": 28,
                "description": "Protects Sector 92 from program or erase"
              },
              "PROT93": {
                "bit": 29,
                "description": "Protects Sector 93 from program or erase"
              },
              "PROT94": {
                "bit": 30,
                "description": "Protects Sector 94 from program or erase"
              },
              "PROT95": {
                "bit": 31,
                "description": "Protects Sector 95 from program or erase"
              }
            },
            "FLCTL_BANK1_MAIN_WEPROT3": {
              "PROT96": {
                "bit": 0,
                "description": "Protects Sector 96 from program or erase"
              },
              "PROT97": {
                "bit": 1,
                "description": "Protects Sector 97 from program or erase"
              },
              "PROT98": {
                "bit": 2,
                "description": "Protects Sector 98 from program or erase"
              },
              "PROT99": {
                "bit": 3,
                "description": "Protects Sector 99 from program or erase"
              },
              "PROT100": {
                "bit": 4,
                "description": "Protects Sector 100 from program or erase"
              },
              "PROT101": {
                "bit": 5,
                "description": "Protects Sector 101 from program or erase"
              },
              "PROT102": {
                "bit": 6,
                "description": "Protects Sector 102 from program or erase"
              },
              "PROT103": {
                "bit": 7,
                "description": "Protects Sector 103 from program or erase"
              },
              "PROT104": {
                "bit": 8,
                "description": "Protects Sector 104 from program or erase"
              },
              "PROT105": {
                "bit": 9,
                "description": "Protects Sector 105 from program or erase"
              },
              "PROT106": {
                "bit": 10,
                "description": "Protects Sector 106 from program or erase"
              },
              "PROT107": {
                "bit": 11,
                "description": "Protects Sector 107 from program or erase"
              },
              "PROT108": {
                "bit": 12,
                "description": "Protects Sector 108 from program or erase"
              },
              "PROT109": {
                "bit": 13,
                "description": "Protects Sector 109 from program or erase"
              },
              "PROT110": {
                "bit": 14,
                "description": "Protects Sector 110 from program or erase"
              },
              "PROT111": {
                "bit": 15,
                "description": "Protects Sector 111 from program or erase"
              },
              "PROT112": {
                "bit": 16,
                "description": "Protects Sector 112 from program or erase"
              },
              "PROT113": {
                "bit": 17,
                "description": "Protects Sector 113 from program or erase"
              },
              "PROT114": {
                "bit": 18,
                "description": "Protects Sector 114 from program or erase"
              },
              "PROT115": {
                "bit": 19,
                "description": "Protects Sector 115 from program or erase"
              },
              "PROT116": {
                "bit": 20,
                "description": "Protects Sector 116 from program or erase"
              },
              "PROT117": {
                "bit": 21,
                "description": "Protects Sector 117 from program or erase"
              },
              "PROT118": {
                "bit": 22,
                "description": "Protects Sector 118 from program or erase"
              },
              "PROT119": {
                "bit": 23,
                "description": "Protects Sector 119 from program or erase"
              },
              "PROT120": {
                "bit": 24,
                "description": "Protects Sector 120 from program or erase"
              },
              "PROT121": {
                "bit": 25,
                "description": "Protects Sector 121 from program or erase"
              },
              "PROT122": {
                "bit": 26,
                "description": "Protects Sector 122 from program or erase"
              },
              "PROT123": {
                "bit": 27,
                "description": "Protects Sector 123 from program or erase"
              },
              "PROT124": {
                "bit": 28,
                "description": "Protects Sector 124 from program or erase"
              },
              "PROT125": {
                "bit": 29,
                "description": "Protects Sector 125 from program or erase"
              },
              "PROT126": {
                "bit": 30,
                "description": "Protects Sector 126 from program or erase"
              },
              "PROT127": {
                "bit": 31,
                "description": "Protects Sector 127 from program or erase"
              }
            },
            "FLCTL_BANK1_MAIN_WEPROT4": {
              "PROT128": {
                "bit": 0,
                "description": "Protects Sector 128 from program or erase"
              },
              "PROT129": {
                "bit": 1,
                "description": "Protects Sector 129 from program or erase"
              },
              "PROT130": {
                "bit": 2,
                "description": "Protects Sector 130 from program or erase"
              },
              "PROT131": {
                "bit": 3,
                "description": "Protects Sector 131 from program or erase"
              },
              "PROT132": {
                "bit": 4,
                "description": "Protects Sector 132 from program or erase"
              },
              "PROT133": {
                "bit": 5,
                "description": "Protects Sector 133 from program or erase"
              },
              "PROT134": {
                "bit": 6,
                "description": "Protects Sector 134 from program or erase"
              },
              "PROT135": {
                "bit": 7,
                "description": "Protects Sector 135 from program or erase"
              },
              "PROT136": {
                "bit": 8,
                "description": "Protects Sector 136 from program or erase"
              },
              "PROT137": {
                "bit": 9,
                "description": "Protects Sector 137 from program or erase"
              },
              "PROT138": {
                "bit": 10,
                "description": "Protects Sector 138 from program or erase"
              },
              "PROT139": {
                "bit": 11,
                "description": "Protects Sector 139 from program or erase"
              },
              "PROT140": {
                "bit": 12,
                "description": "Protects Sector 140 from program or erase"
              },
              "PROT141": {
                "bit": 13,
                "description": "Protects Sector 141 from program or erase"
              },
              "PROT142": {
                "bit": 14,
                "description": "Protects Sector 142 from program or erase"
              },
              "PROT143": {
                "bit": 15,
                "description": "Protects Sector 143 from program or erase"
              },
              "PROT144": {
                "bit": 16,
                "description": "Protects Sector 144 from program or erase"
              },
              "PROT145": {
                "bit": 17,
                "description": "Protects Sector 145 from program or erase"
              },
              "PROT146": {
                "bit": 18,
                "description": "Protects Sector 146 from program or erase"
              },
              "PROT147": {
                "bit": 19,
                "description": "Protects Sector 147 from program or erase"
              },
              "PROT148": {
                "bit": 20,
                "description": "Protects Sector 148 from program or erase"
              },
              "PROT149": {
                "bit": 21,
                "description": "Protects Sector 149 from program or erase"
              },
              "PROT150": {
                "bit": 22,
                "description": "Protects Sector 150 from program or erase"
              },
              "PROT151": {
                "bit": 23,
                "description": "Protects Sector 151 from program or erase"
              },
              "PROT152": {
                "bit": 24,
                "description": "Protects Sector 152 from program or erase"
              },
              "PROT153": {
                "bit": 25,
                "description": "Protects Sector 153 from program or erase"
              },
              "PROT154": {
                "bit": 26,
                "description": "Protects Sector 154 from program or erase"
              },
              "PROT155": {
                "bit": 27,
                "description": "Protects Sector 155 from program or erase"
              },
              "PROT156": {
                "bit": 28,
                "description": "Protects Sector 156 from program or erase"
              },
              "PROT157": {
                "bit": 29,
                "description": "Protects Sector 157 from program or erase"
              },
              "PROT158": {
                "bit": 30,
                "description": "Protects Sector 158 from program or erase"
              },
              "PROT159": {
                "bit": 31,
                "description": "Protects Sector 159 from program or erase"
              }
            },
            "FLCTL_BANK1_MAIN_WEPROT5": {
              "PROT160": {
                "bit": 0,
                "description": "Protects Sector 160 from program or erase"
              },
              "PROT161": {
                "bit": 1,
                "description": "Protects Sector 161 from program or erase"
              },
              "PROT162": {
                "bit": 2,
                "description": "Protects Sector 162 from program or erase"
              },
              "PROT163": {
                "bit": 3,
                "description": "Protects Sector 163 from program or erase"
              },
              "PROT164": {
                "bit": 4,
                "description": "Protects Sector 164 from program or erase"
              },
              "PROT165": {
                "bit": 5,
                "description": "Protects Sector 165 from program or erase"
              },
              "PROT166": {
                "bit": 6,
                "description": "Protects Sector 166 from program or erase"
              },
              "PROT167": {
                "bit": 7,
                "description": "Protects Sector 167 from program or erase"
              },
              "PROT168": {
                "bit": 8,
                "description": "Protects Sector 168 from program or erase"
              },
              "PROT169": {
                "bit": 9,
                "description": "Protects Sector 169 from program or erase"
              },
              "PROT170": {
                "bit": 10,
                "description": "Protects Sector 170 from program or erase"
              },
              "PROT171": {
                "bit": 11,
                "description": "Protects Sector 171 from program or erase"
              },
              "PROT172": {
                "bit": 12,
                "description": "Protects Sector 172 from program or erase"
              },
              "PROT173": {
                "bit": 13,
                "description": "Protects Sector 173 from program or erase"
              },
              "PROT174": {
                "bit": 14,
                "description": "Protects Sector 174 from program or erase"
              },
              "PROT175": {
                "bit": 15,
                "description": "Protects Sector 175 from program or erase"
              },
              "PROT176": {
                "bit": 16,
                "description": "Protects Sector 176 from program or erase"
              },
              "PROT177": {
                "bit": 17,
                "description": "Protects Sector 177 from program or erase"
              },
              "PROT178": {
                "bit": 18,
                "description": "Protects Sector 178 from program or erase"
              },
              "PROT179": {
                "bit": 19,
                "description": "Protects Sector 179 from program or erase"
              },
              "PROT180": {
                "bit": 20,
                "description": "Protects Sector 180 from program or erase"
              },
              "PROT181": {
                "bit": 21,
                "description": "Protects Sector 181 from program or erase"
              },
              "PROT182": {
                "bit": 22,
                "description": "Protects Sector 182 from program or erase"
              },
              "PROT183": {
                "bit": 23,
                "description": "Protects Sector 183 from program or erase"
              },
              "PROT184": {
                "bit": 24,
                "description": "Protects Sector 184 from program or erase"
              },
              "PROT185": {
                "bit": 25,
                "description": "Protects Sector 185 from program or erase"
              },
              "PROT186": {
                "bit": 26,
                "description": "Protects Sector 186 from program or erase"
              },
              "PROT187": {
                "bit": 27,
                "description": "Protects Sector 187 from program or erase"
              },
              "PROT188": {
                "bit": 28,
                "description": "Protects Sector 188 from program or erase"
              },
              "PROT189": {
                "bit": 29,
                "description": "Protects Sector 189 from program or erase"
              },
              "PROT190": {
                "bit": 30,
                "description": "Protects Sector 190 from program or erase"
              },
              "PROT191": {
                "bit": 31,
                "description": "Protects Sector 191 from program or erase"
              }
            },
            "FLCTL_BANK1_MAIN_WEPROT6": {
              "PROT192": {
                "bit": 0,
                "description": "Protects Sector 192 from program or erase"
              },
              "PROT193": {
                "bit": 1,
                "description": "Protects Sector 193 from program or erase"
              },
              "PROT194": {
                "bit": 2,
                "description": "Protects Sector 194 from program or erase"
              },
              "PROT195": {
                "bit": 3,
                "description": "Protects Sector 195 from program or erase"
              },
              "PROT196": {
                "bit": 4,
                "description": "Protects Sector 196 from program or erase"
              },
              "PROT197": {
                "bit": 5,
                "description": "Protects Sector 197 from program or erase"
              },
              "PROT198": {
                "bit": 6,
                "description": "Protects Sector 198 from program or erase"
              },
              "PROT199": {
                "bit": 7,
                "description": "Protects Sector 199 from program or erase"
              },
              "PROT200": {
                "bit": 8,
                "description": "Protects Sector 200 from program or erase"
              },
              "PROT201": {
                "bit": 9,
                "description": "Protects Sector 201 from program or erase"
              },
              "PROT202": {
                "bit": 10,
                "description": "Protects Sector 202 from program or erase"
              },
              "PROT203": {
                "bit": 11,
                "description": "Protects Sector 203 from program or erase"
              },
              "PROT204": {
                "bit": 12,
                "description": "Protects Sector 204 from program or erase"
              },
              "PROT205": {
                "bit": 13,
                "description": "Protects Sector 205 from program or erase"
              },
              "PROT206": {
                "bit": 14,
                "description": "Protects Sector 206 from program or erase"
              },
              "PROT207": {
                "bit": 15,
                "description": "Protects Sector 207 from program or erase"
              },
              "PROT208": {
                "bit": 16,
                "description": "Protects Sector 208 from program or erase"
              },
              "PROT209": {
                "bit": 17,
                "description": "Protects Sector 209 from program or erase"
              },
              "PROT210": {
                "bit": 18,
                "description": "Protects Sector 210 from program or erase"
              },
              "PROT211": {
                "bit": 19,
                "description": "Protects Sector 211 from program or erase"
              },
              "PROT212": {
                "bit": 20,
                "description": "Protects Sector 212 from program or erase"
              },
              "PROT213": {
                "bit": 21,
                "description": "Protects Sector 213 from program or erase"
              },
              "PROT214": {
                "bit": 22,
                "description": "Protects Sector 214 from program or erase"
              },
              "PROT215": {
                "bit": 23,
                "description": "Protects Sector 215 from program or erase"
              },
              "PROT216": {
                "bit": 24,
                "description": "Protects Sector 216 from program or erase"
              },
              "PROT217": {
                "bit": 25,
                "description": "Protects Sector 217 from program or erase"
              },
              "PROT218": {
                "bit": 26,
                "description": "Protects Sector 218 from program or erase"
              },
              "PROT219": {
                "bit": 27,
                "description": "Protects Sector 219 from program or erase"
              },
              "PROT220": {
                "bit": 28,
                "description": "Protects Sector 220 from program or erase"
              },
              "PROT221": {
                "bit": 29,
                "description": "Protects Sector 221 from program or erase"
              },
              "PROT222": {
                "bit": 30,
                "description": "Protects Sector 222 from program or erase"
              },
              "PROT223": {
                "bit": 31,
                "description": "Protects Sector 223 from program or erase"
              }
            },
            "FLCTL_BANK1_MAIN_WEPROT7": {
              "PROT224": {
                "bit": 0,
                "description": "Protects Sector 224 from program or erase"
              },
              "PROT225": {
                "bit": 1,
                "description": "Protects Sector 225 from program or erase"
              },
              "PROT226": {
                "bit": 2,
                "description": "Protects Sector 226 from program or erase"
              },
              "PROT227": {
                "bit": 3,
                "description": "Protects Sector 227 from program or erase"
              },
              "PROT228": {
                "bit": 4,
                "description": "Protects Sector 228 from program or erase"
              },
              "PROT229": {
                "bit": 5,
                "description": "Protects Sector 229 from program or erase"
              },
              "PROT230": {
                "bit": 6,
                "description": "Protects Sector 230 from program or erase"
              },
              "PROT231": {
                "bit": 7,
                "description": "Protects Sector 231 from program or erase"
              },
              "PROT232": {
                "bit": 8,
                "description": "Protects Sector 232 from program or erase"
              },
              "PROT233": {
                "bit": 9,
                "description": "Protects Sector 233 from program or erase"
              },
              "PROT234": {
                "bit": 10,
                "description": "Protects Sector 234 from program or erase"
              },
              "PROT235": {
                "bit": 11,
                "description": "Protects Sector 235 from program or erase"
              },
              "PROT236": {
                "bit": 12,
                "description": "Protects Sector 236 from program or erase"
              },
              "PROT237": {
                "bit": 13,
                "description": "Protects Sector 237 from program or erase"
              },
              "PROT238": {
                "bit": 14,
                "description": "Protects Sector 238 from program or erase"
              },
              "PROT239": {
                "bit": 15,
                "description": "Protects Sector 239 from program or erase"
              },
              "PROT240": {
                "bit": 16,
                "description": "Protects Sector 240 from program or erase"
              },
              "PROT241": {
                "bit": 17,
                "description": "Protects Sector 241 from program or erase"
              },
              "PROT242": {
                "bit": 18,
                "description": "Protects Sector 242 from program or erase"
              },
              "PROT243": {
                "bit": 19,
                "description": "Protects Sector 243 from program or erase"
              },
              "PROT244": {
                "bit": 20,
                "description": "Protects Sector 244 from program or erase"
              },
              "PROT245": {
                "bit": 21,
                "description": "Protects Sector 245 from program or erase"
              },
              "PROT246": {
                "bit": 22,
                "description": "Protects Sector 246 from program or erase"
              },
              "PROT247": {
                "bit": 23,
                "description": "Protects Sector 247 from program or erase"
              },
              "PROT248": {
                "bit": 24,
                "description": "Protects Sector 248 from program or erase"
              },
              "PROT249": {
                "bit": 25,
                "description": "Protects Sector 249 from program or erase"
              },
              "PROT250": {
                "bit": 26,
                "description": "Protects Sector 250 from program or erase"
              },
              "PROT251": {
                "bit": 27,
                "description": "Protects Sector 251 from program or erase"
              },
              "PROT252": {
                "bit": 28,
                "description": "Protects Sector 252 from program or erase"
              },
              "PROT253": {
                "bit": 29,
                "description": "Protects Sector 253 from program or erase"
              },
              "PROT254": {
                "bit": 30,
                "description": "Protects Sector 254 from program or erase"
              },
              "PROT255": {
                "bit": 31,
                "description": "Protects Sector 255 from program or erase"
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC14",
              "base": "0x40012000",
              "irq": 24
            }
          ],
          "registers": {
            "ADC14CTL0": {
              "offset": "0x00",
              "size": 32,
              "description": "Control 0 Register"
            },
            "ADC14CTL1": {
              "offset": "0x04",
              "size": 32,
              "description": "Control 1 Register"
            },
            "ADC14LO0": {
              "offset": "0x08",
              "size": 32,
              "description": "Window Comparator Low Threshold 0 Register"
            },
            "ADC14HI0": {
              "offset": "0x0C",
              "size": 32,
              "description": "Window Comparator High Threshold 0 Register"
            },
            "ADC14LO1": {
              "offset": "0x10",
              "size": 32,
              "description": "Window Comparator Low Threshold 1 Register"
            },
            "ADC14HI1": {
              "offset": "0x14",
              "size": 32,
              "description": "Window Comparator High Threshold 1 Register"
            },
            "ADC14MCTL[%s]": {
              "offset": "0x18",
              "size": 32,
              "description": "Conversion Memory Control Register"
            },
            "ADC14MEM[%s]": {
              "offset": "0x98",
              "size": 32,
              "description": "Conversion Memory Register"
            },
            "ADC14IER0": {
              "offset": "0x13C",
              "size": 32,
              "description": "Interrupt Enable 0 Register"
            },
            "ADC14IER1": {
              "offset": "0x140",
              "size": 32,
              "description": "Interrupt Enable 1 Register"
            },
            "ADC14IFGR0": {
              "offset": "0x144",
              "size": 32,
              "description": "Interrupt Flag 0 Register"
            },
            "ADC14IFGR1": {
              "offset": "0x148",
              "size": 32,
              "description": "Interrupt Flag 1 Register"
            },
            "ADC14CLRIFGR0": {
              "offset": "0x14C",
              "size": 32,
              "description": "Clear Interrupt Flag 0 Register"
            },
            "ADC14CLRIFGR1": {
              "offset": "0x150",
              "size": 32,
              "description": "Clear Interrupt Flag 1 Register"
            },
            "ADC14IV": {
              "offset": "0x154",
              "size": 32,
              "description": "Interrupt Vector Register"
            }
          },
          "bits": {
            "ADC14CTL0": {
              "ADC14SC": {
                "bit": 0,
                "description": "ADC14 start conversion"
              },
              "ADC14ENC": {
                "bit": 1,
                "description": "ADC14 enable conversion"
              },
              "ADC14ON": {
                "bit": 4,
                "description": "ADC14 on"
              },
              "ADC14MSC": {
                "bit": 7,
                "description": "ADC14 multiple sample and conversion"
              },
              "ADC14SHT0": {
                "bit": 8,
                "description": "ADC14 sample-and-hold time",
                "width": 4
              },
              "ADC14SHT1": {
                "bit": 12,
                "description": "ADC14 sample-and-hold time",
                "width": 4
              },
              "ADC14BUSY": {
                "bit": 16,
                "description": "ADC14 busy"
              },
              "ADC14CONSEQ": {
                "bit": 17,
                "description": "ADC14 conversion sequence mode select",
                "width": 2
              },
              "ADC14SSEL": {
                "bit": 19,
                "description": "ADC14 clock source select",
                "width": 3
              },
              "ADC14DIV": {
                "bit": 22,
                "description": "ADC14 clock divider",
                "width": 3
              },
              "ADC14ISSH": {
                "bit": 25,
                "description": "ADC14 invert signal sample-and-hold"
              },
              "ADC14SHP": {
                "bit": 26,
                "description": "ADC14 sample-and-hold pulse-mode select"
              },
              "ADC14SHS": {
                "bit": 27,
                "description": "ADC14 sample-and-hold source select",
                "width": 3
              },
              "ADC14PDIV": {
                "bit": 30,
                "description": "ADC14 predivider",
                "width": 2
              }
            },
            "ADC14CTL1": {
              "ADC14PWRMD": {
                "bit": 0,
                "description": "ADC14 power modes",
                "width": 2
              },
              "ADC14REFBURST": {
                "bit": 2,
                "description": "ADC14 reference buffer burst"
              },
              "ADC14DF": {
                "bit": 3,
                "description": "ADC14 data read-back format"
              },
              "ADC14RES": {
                "bit": 4,
                "description": "ADC14 resolution",
                "width": 2
              },
              "ADC14CSTARTADD": {
                "bit": 16,
                "description": "ADC14 conversion start address",
                "width": 5
              },
              "ADC14BATMAP": {
                "bit": 22,
                "description": "Controls 1/2 AVCC ADC input channel selection"
              },
              "ADC14TCMAP": {
                "bit": 23,
                "description": "Controls temperature sensor ADC input channel selection"
              },
              "ADC14CH0MAP": {
                "bit": 24,
                "description": "Controls internal channel 0 selection to ADC input channel MAX-2"
              },
              "ADC14CH1MAP": {
                "bit": 25,
                "description": "Controls internal channel 1 selection to ADC input channel MAX-3"
              },
              "ADC14CH2MAP": {
                "bit": 26,
                "description": "Controls internal channel 2 selection to ADC input channel MAX-4"
              },
              "ADC14CH3MAP": {
                "bit": 27,
                "description": "Controls internal channel 3 selection to ADC input channel MAX-5"
              }
            },
            "ADC14LO0": {
              "ADC14LO0": {
                "bit": 0,
                "description": "Low threshold 0",
                "width": 16
              }
            },
            "ADC14HI0": {
              "ADC14HI0": {
                "bit": 0,
                "description": "High threshold 0",
                "width": 16
              }
            },
            "ADC14LO1": {
              "ADC14LO1": {
                "bit": 0,
                "description": "Low threshold 1",
                "width": 16
              }
            },
            "ADC14HI1": {
              "ADC14HI1": {
                "bit": 0,
                "description": "High threshold 1",
                "width": 16
              }
            },
            "ADC14MCTL[%s]": {
              "ADC14INCH": {
                "bit": 0,
                "description": "Input channel select",
                "width": 5
              },
              "ADC14EOS": {
                "bit": 7,
                "description": "End of sequence"
              },
              "ADC14VRSEL": {
                "bit": 8,
                "description": "Selects combinations of V(R+) and V(R-) sources",
                "width": 4
              },
              "ADC14DIF": {
                "bit": 13,
                "description": "Differential mode"
              },
              "ADC14WINC": {
                "bit": 14,
                "description": "Comparator window enable"
              },
              "ADC14WINCTH": {
                "bit": 15,
                "description": "Window comparator threshold register selection"
              }
            },
            "ADC14MEM[%s]": {
              "Conversion_Results": {
                "bit": 0,
                "description": "Conversion Result",
                "width": 16
              }
            },
            "ADC14IER0": {
              "ADC14IE0": {
                "bit": 0,
                "description": "Interrupt enable"
              },
              "ADC14IE1": {
                "bit": 1,
                "description": "Interrupt enable"
              },
              "ADC14IE2": {
                "bit": 2,
                "description": "Interrupt enable"
              },
              "ADC14IE3": {
                "bit": 3,
                "description": "Interrupt enable"
              },
              "ADC14IE4": {
                "bit": 4,
                "description": "Interrupt enable"
              },
              "ADC14IE5": {
                "bit": 5,
                "description": "Interrupt enable"
              },
              "ADC14IE6": {
                "bit": 6,
                "description": "Interrupt enable"
              },
              "ADC14IE7": {
                "bit": 7,
                "description": "Interrupt enable"
              },
              "ADC14IE8": {
                "bit": 8,
                "description": "Interrupt enable"
              },
              "ADC14IE9": {
                "bit": 9,
                "description": "Interrupt enable"
              },
              "ADC14IE10": {
                "bit": 10,
                "description": "Interrupt enable"
              },
              "ADC14IE11": {
                "bit": 11,
                "description": "Interrupt enable"
              },
              "ADC14IE12": {
                "bit": 12,
                "description": "Interrupt enable"
              },
              "ADC14IE13": {
                "bit": 13,
                "description": "Interrupt enable"
              },
              "ADC14IE14": {
                "bit": 14,
                "description": "Interrupt enable"
              },
              "ADC14IE15": {
                "bit": 15,
                "description": "Interrupt enable"
              },
              "ADC14IE16": {
                "bit": 16,
                "description": "Interrupt enable"
              },
              "ADC14IE17": {
                "bit": 17,
                "description": "Interrupt enable"
              },
              "ADC14IE19": {
                "bit": 19,
                "description": "Interrupt enable"
              },
              "ADC14IE18": {
                "bit": 18,
                "description": "Interrupt enable"
              },
              "ADC14IE20": {
                "bit": 20,
                "description": "Interrupt enable"
              },
              "ADC14IE21": {
                "bit": 21,
                "description": "Interrupt enable"
              },
              "ADC14IE22": {
                "bit": 22,
                "description": "Interrupt enable"
              },
              "ADC14IE23": {
                "bit": 23,
                "description": "Interrupt enable"
              },
              "ADC14IE24": {
                "bit": 24,
                "description": "Interrupt enable"
              },
              "ADC14IE25": {
                "bit": 25,
                "description": "Interrupt enable"
              },
              "ADC14IE26": {
                "bit": 26,
                "description": "Interrupt enable"
              },
              "ADC14IE27": {
                "bit": 27,
                "description": "Interrupt enable"
              },
              "ADC14IE28": {
                "bit": 28,
                "description": "Interrupt enable"
              },
              "ADC14IE29": {
                "bit": 29,
                "description": "Interrupt enable"
              },
              "ADC14IE30": {
                "bit": 30,
                "description": "Interrupt enable"
              },
              "ADC14IE31": {
                "bit": 31,
                "description": "Interrupt enable"
              }
            },
            "ADC14IER1": {
              "ADC14INIE": {
                "bit": 1,
                "description": "Interrupt enable for ADC14MEMx within comparator window"
              },
              "ADC14LOIE": {
                "bit": 2,
                "description": "Interrupt enable for ADC14MEMx below comparator window"
              },
              "ADC14HIIE": {
                "bit": 3,
                "description": "Interrupt enable for ADC14MEMx above comparator window"
              },
              "ADC14OVIE": {
                "bit": 4,
                "description": "ADC14MEMx overflow-interrupt enable"
              },
              "ADC14TOVIE": {
                "bit": 5,
                "description": "ADC14 conversion-time-overflow interrupt enable"
              },
              "ADC14RDYIE": {
                "bit": 6,
                "description": "ADC14 local buffered reference ready interrupt enable"
              }
            },
            "ADC14IFGR0": {
              "ADC14IFG0": {
                "bit": 0,
                "description": "ADC14MEM0 interrupt flag"
              },
              "ADC14IFG1": {
                "bit": 1,
                "description": "ADC14MEM1 interrupt flag"
              },
              "ADC14IFG2": {
                "bit": 2,
                "description": "ADC14MEM2 interrupt flag"
              },
              "ADC14IFG3": {
                "bit": 3,
                "description": "ADC14MEM3 interrupt flag"
              },
              "ADC14IFG4": {
                "bit": 4,
                "description": "ADC14MEM4 interrupt flag"
              },
              "ADC14IFG5": {
                "bit": 5,
                "description": "ADC14MEM5 interrupt flag"
              },
              "ADC14IFG6": {
                "bit": 6,
                "description": "ADC14MEM6 interrupt flag"
              },
              "ADC14IFG7": {
                "bit": 7,
                "description": "ADC14MEM7 interrupt flag"
              },
              "ADC14IFG8": {
                "bit": 8,
                "description": "ADC14MEM8 interrupt flag"
              },
              "ADC14IFG9": {
                "bit": 9,
                "description": "ADC14MEM9 interrupt flag"
              },
              "ADC14IFG10": {
                "bit": 10,
                "description": "ADC14MEM10 interrupt flag"
              },
              "ADC14IFG11": {
                "bit": 11,
                "description": "ADC14MEM11 interrupt flag"
              },
              "ADC14IFG12": {
                "bit": 12,
                "description": "ADC14MEM12 interrupt flag"
              },
              "ADC14IFG13": {
                "bit": 13,
                "description": "ADC14MEM13 interrupt flag"
              },
              "ADC14IFG14": {
                "bit": 14,
                "description": "ADC14MEM14 interrupt flag"
              },
              "ADC14IFG15": {
                "bit": 15,
                "description": "ADC14MEM15 interrupt flag"
              },
              "ADC14IFG16": {
                "bit": 16,
                "description": "ADC14MEM16 interrupt flag"
              },
              "ADC14IFG17": {
                "bit": 17,
                "description": "ADC14MEM17 interrupt flag"
              },
              "ADC14IFG18": {
                "bit": 18,
                "description": "ADC14MEM18 interrupt flag"
              },
              "ADC14IFG19": {
                "bit": 19,
                "description": "ADC14MEM19 interrupt flag"
              },
              "ADC14IFG20": {
                "bit": 20,
                "description": "ADC14MEM20 interrupt flag"
              },
              "ADC14IFG21": {
                "bit": 21,
                "description": "ADC14MEM21 interrupt flag"
              },
              "ADC14IFG22": {
                "bit": 22,
                "description": "ADC14MEM22 interrupt flag"
              },
              "ADC14IFG23": {
                "bit": 23,
                "description": "ADC14MEM23 interrupt flag"
              },
              "ADC14IFG24": {
                "bit": 24,
                "description": "ADC14MEM24 interrupt flag"
              },
              "ADC14IFG25": {
                "bit": 25,
                "description": "ADC14MEM25 interrupt flag"
              },
              "ADC14IFG26": {
                "bit": 26,
                "description": "ADC14MEM26 interrupt flag"
              },
              "ADC14IFG27": {
                "bit": 27,
                "description": "ADC14MEM27 interrupt flag"
              },
              "ADC14IFG28": {
                "bit": 28,
                "description": "ADC14MEM28 interrupt flag"
              },
              "ADC14IFG29": {
                "bit": 29,
                "description": "ADC14MEM29 interrupt flag"
              },
              "ADC14IFG30": {
                "bit": 30,
                "description": "ADC14MEM30 interrupt flag"
              },
              "ADC14IFG31": {
                "bit": 31,
                "description": "ADC14MEM31 interrupt flag"
              }
            },
            "ADC14IFGR1": {
              "ADC14INIFG": {
                "bit": 1,
                "description": "Interrupt flag for ADC14MEMx within comparator window"
              },
              "ADC14LOIFG": {
                "bit": 2,
                "description": "Interrupt flag for ADC14MEMx below comparator window"
              },
              "ADC14HIIFG": {
                "bit": 3,
                "description": "Interrupt flag for ADC14MEMx above comparator window"
              },
              "ADC14OVIFG": {
                "bit": 4,
                "description": "ADC14MEMx overflow interrupt flag"
              },
              "ADC14TOVIFG": {
                "bit": 5,
                "description": "ADC14 conversion time overflow interrupt flag"
              },
              "ADC14RDYIFG": {
                "bit": 6,
                "description": "ADC14 local buffered reference ready interrupt flag"
              }
            },
            "ADC14CLRIFGR0": {
              "CLRADC14IFG0": {
                "bit": 0,
                "description": "clear ADC14IFG0"
              },
              "CLRADC14IFG1": {
                "bit": 1,
                "description": "clear ADC14IFG1"
              },
              "CLRADC14IFG2": {
                "bit": 2,
                "description": "clear ADC14IFG2"
              },
              "CLRADC14IFG3": {
                "bit": 3,
                "description": "clear ADC14IFG3"
              },
              "CLRADC14IFG4": {
                "bit": 4,
                "description": "clear ADC14IFG4"
              },
              "CLRADC14IFG5": {
                "bit": 5,
                "description": "clear ADC14IFG5"
              },
              "CLRADC14IFG6": {
                "bit": 6,
                "description": "clear ADC14IFG6"
              },
              "CLRADC14IFG7": {
                "bit": 7,
                "description": "clear ADC14IFG7"
              },
              "CLRADC14IFG8": {
                "bit": 8,
                "description": "clear ADC14IFG8"
              },
              "CLRADC14IFG9": {
                "bit": 9,
                "description": "clear ADC14IFG9"
              },
              "CLRADC14IFG10": {
                "bit": 10,
                "description": "clear ADC14IFG10"
              },
              "CLRADC14IFG11": {
                "bit": 11,
                "description": "clear ADC14IFG11"
              },
              "CLRADC14IFG12": {
                "bit": 12,
                "description": "clear ADC14IFG12"
              },
              "CLRADC14IFG13": {
                "bit": 13,
                "description": "clear ADC14IFG13"
              },
              "CLRADC14IFG14": {
                "bit": 14,
                "description": "clear ADC14IFG14"
              },
              "CLRADC14IFG15": {
                "bit": 15,
                "description": "clear ADC14IFG15"
              },
              "CLRADC14IFG16": {
                "bit": 16,
                "description": "clear ADC14IFG16"
              },
              "CLRADC14IFG17": {
                "bit": 17,
                "description": "clear ADC14IFG17"
              },
              "CLRADC14IFG18": {
                "bit": 18,
                "description": "clear ADC14IFG18"
              },
              "CLRADC14IFG19": {
                "bit": 19,
                "description": "clear ADC14IFG19"
              },
              "CLRADC14IFG20": {
                "bit": 20,
                "description": "clear ADC14IFG20"
              },
              "CLRADC14IFG21": {
                "bit": 21,
                "description": "clear ADC14IFG21"
              },
              "CLRADC14IFG22": {
                "bit": 22,
                "description": "clear ADC14IFG22"
              },
              "CLRADC14IFG23": {
                "bit": 23,
                "description": "clear ADC14IFG23"
              },
              "CLRADC14IFG24": {
                "bit": 24,
                "description": "clear ADC14IFG24"
              },
              "CLRADC14IFG25": {
                "bit": 25,
                "description": "clear ADC14IFG25"
              },
              "CLRADC14IFG26": {
                "bit": 26,
                "description": "clear ADC14IFG26"
              },
              "CLRADC14IFG27": {
                "bit": 27,
                "description": "clear ADC14IFG27"
              },
              "CLRADC14IFG28": {
                "bit": 28,
                "description": "clear ADC14IFG28"
              },
              "CLRADC14IFG29": {
                "bit": 29,
                "description": "clear ADC14IFG29"
              },
              "CLRADC14IFG30": {
                "bit": 30,
                "description": "clear ADC14IFG30"
              },
              "CLRADC14IFG31": {
                "bit": 31,
                "description": "clear ADC14IFG31"
              }
            },
            "ADC14CLRIFGR1": {
              "CLRADC14INIFG": {
                "bit": 1,
                "description": "clear ADC14INIFG"
              },
              "CLRADC14LOIFG": {
                "bit": 2,
                "description": "clear ADC14LOIFG"
              },
              "CLRADC14HIIFG": {
                "bit": 3,
                "description": "clear ADC14HIIFG"
              },
              "CLRADC14OVIFG": {
                "bit": 4,
                "description": "clear ADC14OVIFG"
              },
              "CLRADC14TOVIFG": {
                "bit": 5,
                "description": "clear ADC14TOVIFG"
              },
              "CLRADC14RDYIFG": {
                "bit": 6,
                "description": "clear ADC14RDYIFG"
              }
            },
            "ADC14IV": {
              "ADC14IV": {
                "bit": 0,
                "description": "ADC14 interrupt vector value",
                "width": 32
              }
            }
          }
        },
        "LCD": {
          "instances": [
            {
              "name": "LCD_F",
              "base": "0x40012400",
              "irq": 41
            }
          ],
          "registers": {
            "LCDCTL": {
              "offset": "0x00",
              "size": 32,
              "description": "LCD_F control"
            },
            "LCDBMCTL": {
              "offset": "0x04",
              "size": 32,
              "description": "LCD_F blinking and memory control"
            },
            "LCDVCTL": {
              "offset": "0x08",
              "size": 32,
              "description": "LCD_F voltage control"
            },
            "LCDPCTL0": {
              "offset": "0x0C",
              "size": 32,
              "description": "LCD_F port control 0"
            },
            "LCDPCTL1": {
              "offset": "0x10",
              "size": 32,
              "description": "LCD_F port control 1"
            },
            "LCDCSSEL0": {
              "offset": "0x14",
              "size": 32,
              "description": "LCD_F COM/SEG select register 0"
            },
            "LCDCSSEL1": {
              "offset": "0x18",
              "size": 32,
              "description": "LCD_F COM/SEG select register 1"
            },
            "LCDANMCTL": {
              "offset": "0x1C",
              "size": 32,
              "description": "LCD_F Animation Control Register"
            },
            "LCDIE": {
              "offset": "0x110",
              "size": 32,
              "description": "LCD_F interrupt enable register"
            },
            "LCDIFG": {
              "offset": "0x114",
              "size": 32,
              "description": "LCD_F interrupt flag register"
            },
            "LCDSETIFG": {
              "offset": "0x118",
              "size": 32,
              "description": "LCD_F set interrupt flag register"
            },
            "LCDCLRIFG": {
              "offset": "0x11C",
              "size": 32,
              "description": "LCD_F clear interrupt flag register"
            },
            "LCDM[%s]": {
              "offset": "0x120",
              "size": 8,
              "description": "LCD memory registers"
            },
            "LCDBM[%s]": {
              "offset": "0x160",
              "size": 8,
              "description": "LCD Blinking memory registers"
            },
            "LCDANM[%s]": {
              "offset": "0x1A0",
              "size": 8,
              "description": "LCD Animation memory registers"
            }
          },
          "bits": {
            "LCDCTL": {
              "LCDON": {
                "bit": 0,
                "description": "LCD on"
              },
              "LCDLP": {
                "bit": 1,
                "description": "LCD Low-power Waveform"
              },
              "LCDSON": {
                "bit": 2,
                "description": "LCD segments on"
              },
              "LCDMXx": {
                "bit": 3,
                "description": "LCD mux rate",
                "width": 3
              },
              "LCDPREx": {
                "bit": 8,
                "description": "LCD frequency pre-scaler",
                "width": 3
              },
              "LCDDIVx": {
                "bit": 11,
                "description": "LCD frequency divider",
                "width": 5
              },
              "LCDSSEL": {
                "bit": 16,
                "description": "Clock source select",
                "width": 2
              }
            },
            "LCDBMCTL": {
              "LCDBLKMODx": {
                "bit": 0,
                "description": "Blinking mode",
                "width": 2
              },
              "LCDBLKPREx": {
                "bit": 2,
                "description": "Clock pre-scaler for blinking frequency",
                "width": 3
              },
              "LCDBLKDIVx": {
                "bit": 5,
                "description": "Clock divider for blinking frequency",
                "width": 3
              },
              "LCDDISP": {
                "bit": 16,
                "description": "Select LCD memory registers for display"
              },
              "LCDCLRM": {
                "bit": 17,
                "description": "Clear LCD memory"
              },
              "LCDCLRBM": {
                "bit": 18,
                "description": "Clear LCD blinking memory"
              }
            },
            "LCDVCTL": {
              "LCD2B": {
                "bit": 0,
                "description": "Bias select."
              },
              "LCDEXTBIAS": {
                "bit": 5,
                "description": "V2 to V4 voltage select"
              },
              "R03EXT": {
                "bit": 6,
                "description": "V5 voltage select"
              },
              "LCDREXT": {
                "bit": 7,
                "description": "V2 to V4 voltage on external Rx3 pins"
              }
            },
            "LCDPCTL0": {
              "LCDS0": {
                "bit": 0,
                "description": "LCD pin 0 enable"
              },
              "LCDS1": {
                "bit": 1,
                "description": "LCD pin 1 enable"
              },
              "LCDS2": {
                "bit": 2,
                "description": "LCD pin 2 enable"
              },
              "LCDS3": {
                "bit": 3,
                "description": "LCD pin 3 enable"
              },
              "LCDS4": {
                "bit": 4,
                "description": "LCD pin 4 enable"
              },
              "LCDS5": {
                "bit": 5,
                "description": "LCD pin 5 enable"
              },
              "LCDS6": {
                "bit": 6,
                "description": "LCD pin 6 enable"
              },
              "LCDS7": {
                "bit": 7,
                "description": "LCD pin 7 enable"
              },
              "LCDS8": {
                "bit": 8,
                "description": "LCD pin 8 enable"
              },
              "LCDS9": {
                "bit": 9,
                "description": "LCD pin 9 enable"
              },
              "LCDS10": {
                "bit": 10,
                "description": "LCD pin 10 enable"
              },
              "LCDS11": {
                "bit": 11,
                "description": "LCD pin 11 enable"
              },
              "LCDS12": {
                "bit": 12,
                "description": "LCD pin 12 enable"
              },
              "LCDS13": {
                "bit": 13,
                "description": "LCD pin 13 enable"
              },
              "LCDS14": {
                "bit": 14,
                "description": "LCD pin 14 enable"
              },
              "LCDS15": {
                "bit": 15,
                "description": "LCD pin 15 enable"
              },
              "LCDS16": {
                "bit": 16,
                "description": "LCD pin 16 enable"
              },
              "LCDS17": {
                "bit": 17,
                "description": "LCD pin 17 enable"
              },
              "LCDS18": {
                "bit": 18,
                "description": "LCD pin 18 enable"
              },
              "LCDS19": {
                "bit": 19,
                "description": "LCD pin 19 enable"
              },
              "LCDS20": {
                "bit": 20,
                "description": "LCD pin 20 enable"
              },
              "LCDS21": {
                "bit": 21,
                "description": "LCD pin 21 enable"
              },
              "LCDS22": {
                "bit": 22,
                "description": "LCD pin 22 enable"
              },
              "LCDS23": {
                "bit": 23,
                "description": "LCD pin 23 enable"
              },
              "LCDS24": {
                "bit": 24,
                "description": "LCD pin 24 enable"
              },
              "LCDS25": {
                "bit": 25,
                "description": "LCD pin 25 enable"
              },
              "LCDS26": {
                "bit": 26,
                "description": "LCD pin 26 enable"
              },
              "LCDS27": {
                "bit": 27,
                "description": "LCD pin 27 enable"
              },
              "LCDS28": {
                "bit": 28,
                "description": "LCD pin 28 enable"
              },
              "LCDS29": {
                "bit": 29,
                "description": "LCD pin 29 enable"
              },
              "LCDS30": {
                "bit": 30,
                "description": "LCD pin 30 enable"
              },
              "LCDS31": {
                "bit": 31,
                "description": "LCD pin 31 enable"
              }
            },
            "LCDPCTL1": {
              "LCDS32": {
                "bit": 0,
                "description": "LCD pin 32 enable"
              },
              "LCDS33": {
                "bit": 1,
                "description": "LCD pin 33 enable"
              },
              "LCDS34": {
                "bit": 2,
                "description": "LCD pin 34 enable"
              },
              "LCDS35": {
                "bit": 3,
                "description": "LCD pin 35 enable"
              },
              "LCDS36": {
                "bit": 4,
                "description": "LCD pin 36 enable"
              },
              "LCDS37": {
                "bit": 5,
                "description": "LCD pin 37 enable"
              },
              "LCDS38": {
                "bit": 6,
                "description": "LCD pin 38 enable"
              },
              "LCDS39": {
                "bit": 7,
                "description": "LCD pin 39 enable"
              },
              "LCDS40": {
                "bit": 8,
                "description": "LCD pin 40 enable"
              },
              "LCDS41": {
                "bit": 9,
                "description": "LCD pin 41 enable"
              },
              "LCDS42": {
                "bit": 10,
                "description": "LCD pin 42 enable"
              },
              "LCDS43": {
                "bit": 11,
                "description": "LCD pin 43 enable"
              },
              "LCDS44": {
                "bit": 12,
                "description": "LCD pin 44 enable"
              },
              "LCDS45": {
                "bit": 13,
                "description": "LCD pin 45 enable"
              },
              "LCDS46": {
                "bit": 14,
                "description": "LCD pin 46 enable"
              },
              "LCDS47": {
                "bit": 15,
                "description": "LCD pin 47 enable"
              },
              "LCDS48": {
                "bit": 16,
                "description": "LCD pin 48 enable"
              },
              "LCDS49": {
                "bit": 17,
                "description": "LCD pin 49 enable"
              },
              "LCDS50": {
                "bit": 18,
                "description": "LCD pin 50 enable"
              },
              "LCDS51": {
                "bit": 19,
                "description": "LCD pin 51 enable"
              },
              "LCDS52": {
                "bit": 20,
                "description": "LCD pin 52 enable"
              },
              "LCDS53": {
                "bit": 21,
                "description": "LCD pin 53 enable"
              },
              "LCDS54": {
                "bit": 22,
                "description": "LCD pin 54 enable"
              },
              "LCDS55": {
                "bit": 23,
                "description": "LCD pin 55 enable"
              },
              "LCDS56": {
                "bit": 24,
                "description": "LCD pin 56 enable"
              },
              "LCDS57": {
                "bit": 25,
                "description": "LCD pin 57 enable"
              },
              "LCDS58": {
                "bit": 26,
                "description": "LCD pin 58 enable"
              },
              "LCDS59": {
                "bit": 27,
                "description": "LCD pin 59 enable"
              },
              "LCDS60": {
                "bit": 28,
                "description": "LCD pin 60 enable"
              },
              "LCDS61": {
                "bit": 29,
                "description": "LCD pin 61 enable"
              },
              "LCDS62": {
                "bit": 30,
                "description": "LCD pin 62 enable"
              },
              "LCDS63": {
                "bit": 31,
                "description": "LCD pin 63 enable"
              }
            },
            "LCDCSSEL0": {
              "LCDCSS0": {
                "bit": 0,
                "description": "L0 Com Seg select"
              },
              "LCDCSS1": {
                "bit": 1,
                "description": "L1 Com Seg select"
              },
              "LCDCSS2": {
                "bit": 2,
                "description": "L2 Com Seg select"
              },
              "LCDCSS3": {
                "bit": 3,
                "description": "L3 Com Seg select"
              },
              "LCDCSS4": {
                "bit": 4,
                "description": "L4 Com Seg select"
              },
              "LCDCSS5": {
                "bit": 5,
                "description": "L5 Com Seg select"
              },
              "LCDCSS6": {
                "bit": 6,
                "description": "L6 Com Seg select"
              },
              "LCDCSS7": {
                "bit": 7,
                "description": "L7 Com Seg select"
              },
              "LCDCSS8": {
                "bit": 8,
                "description": "L8 Com Seg select"
              },
              "LCDCSS9": {
                "bit": 9,
                "description": "L9 Com Seg select"
              },
              "LCDCSS10": {
                "bit": 10,
                "description": "L10 Com Seg select"
              },
              "LCDCSS11": {
                "bit": 11,
                "description": "L11 Com Seg select"
              },
              "LCDCSS12": {
                "bit": 12,
                "description": "L12 Com Seg select"
              },
              "LCDCSS13": {
                "bit": 13,
                "description": "L13 Com Seg select"
              },
              "LCDCSS14": {
                "bit": 14,
                "description": "L14 Com Seg select"
              },
              "LCDCSS15": {
                "bit": 15,
                "description": "L15 Com Seg select"
              },
              "LCDCSS16": {
                "bit": 16,
                "description": "L16 Com Seg select"
              },
              "LCDCSS17": {
                "bit": 17,
                "description": "L17 Com Seg select"
              },
              "LCDCSS18": {
                "bit": 18,
                "description": "L18 Com Seg select"
              },
              "LCDCSS19": {
                "bit": 19,
                "description": "L19 Com Seg select"
              },
              "LCDCSS20": {
                "bit": 20,
                "description": "L20 Com Seg select"
              },
              "LCDCSS21": {
                "bit": 21,
                "description": "L21 Com Seg select"
              },
              "LCDCSS22": {
                "bit": 22,
                "description": "L22 Com Seg select"
              },
              "LCDCSS23": {
                "bit": 23,
                "description": "L23 Com Seg select"
              },
              "LCDCSS24": {
                "bit": 24,
                "description": "L24 Com Seg select"
              },
              "LCDCSS25": {
                "bit": 25,
                "description": "L25 Com Seg select"
              },
              "LCDCSS26": {
                "bit": 26,
                "description": "L26 Com Seg select"
              },
              "LCDCSS27": {
                "bit": 27,
                "description": "L27 Com Seg select"
              },
              "LCDCSS28": {
                "bit": 28,
                "description": "L28 Com Seg select"
              },
              "LCDCSS29": {
                "bit": 29,
                "description": "L29 Com Seg select"
              },
              "LCDCSS30": {
                "bit": 30,
                "description": "L30 Com Seg select"
              },
              "LCDCSS31": {
                "bit": 31,
                "description": "L31 Com Seg select"
              }
            },
            "LCDCSSEL1": {
              "LCDCSS32": {
                "bit": 0,
                "description": "L32 Com Seg select"
              },
              "LCDCSS33": {
                "bit": 1,
                "description": "L33 Com Seg select"
              },
              "LCDCSS34": {
                "bit": 2,
                "description": "L34 Com Seg select"
              },
              "LCDCSS35": {
                "bit": 3,
                "description": "L35 Com Seg select"
              },
              "LCDCSS36": {
                "bit": 4,
                "description": "L36 Com Seg select"
              },
              "LCDCSS37": {
                "bit": 5,
                "description": "L37 Com Seg select"
              },
              "LCDCSS38": {
                "bit": 6,
                "description": "L38 Com Seg select"
              },
              "LCDCSS39": {
                "bit": 7,
                "description": "L39 Com Seg select"
              },
              "LCDCSS40": {
                "bit": 8,
                "description": "L40 Com Seg select"
              },
              "LCDCSS41": {
                "bit": 9,
                "description": "L41 Com Seg select"
              },
              "LCDCSS42": {
                "bit": 10,
                "description": "L42 Com Seg select"
              },
              "LCDCSS43": {
                "bit": 11,
                "description": "L43 Com Seg select"
              },
              "LCDCSS44": {
                "bit": 12,
                "description": "L44 Com Seg select"
              },
              "LCDCSS45": {
                "bit": 13,
                "description": "L45 Com Seg select"
              },
              "LCDCSS46": {
                "bit": 14,
                "description": "L46 Com Seg select"
              },
              "LCDCSS47": {
                "bit": 15,
                "description": "L47 Com Seg select"
              },
              "LCDCSS48": {
                "bit": 16,
                "description": "L48 Com Seg select"
              },
              "LCDCSS49": {
                "bit": 17,
                "description": "L49 Com Seg select"
              },
              "LCDCSS50": {
                "bit": 18,
                "description": "L50 Com Seg select"
              },
              "LCDCSS51": {
                "bit": 19,
                "description": "L51 Com Seg select"
              },
              "LCDCSS52": {
                "bit": 20,
                "description": "L52 Com Seg select"
              },
              "LCDCSS53": {
                "bit": 21,
                "description": "L53 Com Seg select"
              },
              "LCDCSS54": {
                "bit": 22,
                "description": "L54 Com Seg select"
              },
              "LCDCSS55": {
                "bit": 23,
                "description": "L55 Com Seg select"
              },
              "LCDCSS56": {
                "bit": 24,
                "description": "L56 Com Seg select"
              },
              "LCDCSS57": {
                "bit": 25,
                "description": "L57 Com Seg select"
              },
              "LCDCSS58": {
                "bit": 26,
                "description": "L58 Com Seg select"
              },
              "LCDCSS59": {
                "bit": 27,
                "description": "L59 Com Seg select"
              },
              "LCDCSS60": {
                "bit": 28,
                "description": "L60 Com Seg select"
              },
              "LCDCSS61": {
                "bit": 29,
                "description": "L61 Com Seg select"
              },
              "LCDCSS62": {
                "bit": 30,
                "description": "L62 Com Seg select"
              },
              "LCDCSS63": {
                "bit": 31,
                "description": "L63 Com Seg select"
              }
            },
            "LCDANMCTL": {
              "LCDANMEN": {
                "bit": 0,
                "description": "Enable Animation"
              },
              "LCDANMSTP": {
                "bit": 1,
                "description": "Number of Amimation frames",
                "width": 3
              },
              "LCDANMCLR": {
                "bit": 7,
                "description": "Clear Animation Memory"
              },
              "LCDANMPREx": {
                "bit": 16,
                "description": "Clock pre-scaler for animation frequency",
                "width": 3
              },
              "LCDANMDIVx": {
                "bit": 19,
                "description": "Clock divider for animation frequency",
                "width": 3
              }
            },
            "LCDIE": {
              "LCDBLKOFFIE": {
                "bit": 1,
                "description": "LCD Blink, segments off interrupt enable"
              },
              "LCDBLKONIE": {
                "bit": 2,
                "description": "LCD Blink, segments on interrupt enable"
              },
              "LCDFRMIE": {
                "bit": 3,
                "description": "LCD Frame interrupt enable"
              },
              "LCDANMSTPIE": {
                "bit": 8,
                "description": "LCD Animation step interrupt enable"
              },
              "LCDANMLOOPIE": {
                "bit": 9,
                "description": "LCD Animation loop interrupt enable"
              }
            },
            "LCDIFG": {
              "LCDBLKOFFIFG": {
                "bit": 1,
                "description": "LCD Blink, segments off interrupt flag"
              },
              "LCDBLKONIFG": {
                "bit": 2,
                "description": "LCD Blink, segments on interrupt flag"
              },
              "LCDFRMIFG": {
                "bit": 3,
                "description": "LCD Frame interrupt flag"
              },
              "LCDANMSTPIFG": {
                "bit": 8,
                "description": "LCD Animation step interrupt flag"
              },
              "LCDANMLOOPIFG": {
                "bit": 9,
                "description": "LCD Animation loop interrupt flag"
              }
            },
            "LCDSETIFG": {
              "SETLCDBLKOFFIFG": {
                "bit": 1,
                "description": "Sets LCDBLKOFFIFG"
              },
              "SETLCDBLKONIFG": {
                "bit": 2,
                "description": "Sets LCDBLKONIFG"
              },
              "SETLCDFRMIFG": {
                "bit": 3,
                "description": "Sets LCDFRMIFG"
              },
              "SETLCDANMSTPIFG": {
                "bit": 8,
                "description": "Sets LCDANMSTPIFG"
              },
              "SETLCDANMLOOPIFG": {
                "bit": 9,
                "description": "Sets LCDANMLOOPIFG"
              }
            },
            "LCDCLRIFG": {
              "CLRLCDBLKOFFIFG": {
                "bit": 1,
                "description": "Clears LCDBLKOFFIFG"
              },
              "CLRLCDBLKONIFG": {
                "bit": 2,
                "description": "Clears LCDBLKONIFG"
              },
              "CLRLCDFRMIFG": {
                "bit": 3,
                "description": "Clears LCDFRMIFG"
              },
              "CLRLCDANMSTPIFG": {
                "bit": 8,
                "description": "Clears LCDANMSTPIFG"
              },
              "CLRLCDANMLOOPIFG": {
                "bit": 9,
                "description": "Clears LCDANMLOOPIFG"
              }
            },
            "LCDM[%s]": {
              "LCDMEMORY": {
                "bit": 0,
                "description": "LCD Memory Contains LCD Segment on/off data for Line Lx if LCDSSx = 0 Contains COM assignment for Line Lx if LCDSSx = 1",
                "width": 8
              }
            },
            "LCDBM[%s]": {
              "LCDMEMORY": {
                "bit": 0,
                "description": "LCD Memory Contains LCD Segment on/off data for Line Lx if LCDSSx = 0 Contains COM assignment for Line Lx if LCDSSx = 1",
                "width": 8
              }
            },
            "LCDANM[%s]": {
              "LCDANIMMEMORY": {
                "bit": 0,
                "description": "LCD Animation memory Contains Animation data for animation step Tx",
                "width": 8
              }
            }
          }
        },
        "ITM": {
          "instances": [
            {
              "name": "ITM",
              "base": "0xE0000000"
            }
          ],
          "registers": {
            "ITM_STIM0": {
              "offset": "0x00",
              "size": 32,
              "description": "ITM Stimulus Port 0"
            },
            "ITM_STIM1": {
              "offset": "0x04",
              "size": 32,
              "description": "ITM Stimulus Port 1"
            },
            "ITM_STIM2": {
              "offset": "0x08",
              "size": 32,
              "description": "ITM Stimulus Port 2"
            },
            "ITM_STIM3": {
              "offset": "0x0C",
              "size": 32,
              "description": "ITM Stimulus Port 3"
            },
            "ITM_STIM4": {
              "offset": "0x10",
              "size": 32,
              "description": "ITM Stimulus Port 4"
            },
            "ITM_STIM5": {
              "offset": "0x14",
              "size": 32,
              "description": "ITM Stimulus Port 5"
            },
            "ITM_STIM6": {
              "offset": "0x18",
              "size": 32,
              "description": "ITM Stimulus Port 6"
            },
            "ITM_STIM7": {
              "offset": "0x1C",
              "size": 32,
              "description": "ITM Stimulus Port 7"
            },
            "ITM_STIM8": {
              "offset": "0x20",
              "size": 32,
              "description": "ITM Stimulus Port 8"
            },
            "ITM_STIM9": {
              "offset": "0x24",
              "size": 32,
              "description": "ITM Stimulus Port 9"
            },
            "ITM_STIM10": {
              "offset": "0x28",
              "size": 32,
              "description": "ITM Stimulus Port 10"
            },
            "ITM_STIM11": {
              "offset": "0x2C",
              "size": 32,
              "description": "ITM Stimulus Port 11"
            },
            "ITM_STIM12": {
              "offset": "0x30",
              "size": 32,
              "description": "ITM Stimulus Port 12"
            },
            "ITM_STIM13": {
              "offset": "0x34",
              "size": 32,
              "description": "ITM Stimulus Port 13"
            },
            "ITM_STIM14": {
              "offset": "0x38",
              "size": 32,
              "description": "ITM Stimulus Port 14"
            },
            "ITM_STIM15": {
              "offset": "0x3C",
              "size": 32,
              "description": "ITM Stimulus Port 15"
            },
            "ITM_STIM16": {
              "offset": "0x40",
              "size": 32,
              "description": "ITM Stimulus Port 16"
            },
            "ITM_STIM17": {
              "offset": "0x44",
              "size": 32,
              "description": "ITM Stimulus Port 17"
            },
            "ITM_STIM18": {
              "offset": "0x48",
              "size": 32,
              "description": "ITM Stimulus Port 18"
            },
            "ITM_STIM19": {
              "offset": "0x4C",
              "size": 32,
              "description": "ITM Stimulus Port 19"
            },
            "ITM_STIM20": {
              "offset": "0x50",
              "size": 32,
              "description": "ITM Stimulus Port 20"
            },
            "ITM_STIM21": {
              "offset": "0x54",
              "size": 32,
              "description": "ITM Stimulus Port 21"
            },
            "ITM_STIM22": {
              "offset": "0x58",
              "size": 32,
              "description": "ITM Stimulus Port 22"
            },
            "ITM_STIM23": {
              "offset": "0x5C",
              "size": 32,
              "description": "ITM Stimulus Port 23"
            },
            "ITM_STIM24": {
              "offset": "0x60",
              "size": 32,
              "description": "ITM Stimulus Port 24"
            },
            "ITM_STIM25": {
              "offset": "0x64",
              "size": 32,
              "description": "ITM Stimulus Port 25"
            },
            "ITM_STIM26": {
              "offset": "0x68",
              "size": 32,
              "description": "ITM Stimulus Port 26"
            },
            "ITM_STIM27": {
              "offset": "0x6C",
              "size": 32,
              "description": "ITM Stimulus Port 27"
            },
            "ITM_STIM28": {
              "offset": "0x70",
              "size": 32,
              "description": "ITM Stimulus Port 28"
            },
            "ITM_STIM29": {
              "offset": "0x74",
              "size": 32,
              "description": "ITM Stimulus Port 29"
            },
            "ITM_STIM30": {
              "offset": "0x78",
              "size": 32,
              "description": "ITM Stimulus Port 30"
            },
            "ITM_STIM31": {
              "offset": "0x7C",
              "size": 32,
              "description": "ITM Stimulus Port 31"
            },
            "ITM_TER": {
              "offset": "0xE00",
              "size": 32,
              "description": "ITM Trace Enable Register"
            },
            "ITM_TPR": {
              "offset": "0xE40",
              "size": 32,
              "description": "ITM Trace Privilege Register"
            },
            "ITM_TCR": {
              "offset": "0xE80",
              "size": 32,
              "description": "ITM Trace Control Register"
            },
            "ITM_IWR": {
              "offset": "0xEF8",
              "size": 32,
              "description": "ITM Integration Write Register"
            },
            "ITM_IMCR": {
              "offset": "0xF00",
              "size": 32,
              "description": "ITM Integration Mode Control Register"
            },
            "ITM_LAR": {
              "offset": "0xFB0",
              "size": 32,
              "description": "ITM Lock Access Register"
            },
            "ITM_LSR": {
              "offset": "0xFB4",
              "size": 32,
              "description": "ITM Lock Status Register"
            }
          },
          "bits": {
            "ITM_TER": {
              "STIMENA": {
                "bit": 0,
                "description": "Bit mask to enable tracing on ITM stimulus ports. One bit per stimulus port.",
                "width": 32
              }
            },
            "ITM_TPR": {
              "PRIVMASK": {
                "bit": 0,
                "description": "Bit mask to enable tracing on ITM stimulus ports: bit [0] = stimulus ports [7:0], bit [1] = stimulus ports [15:8], bit [2] = stimulus ports [23:16], bit [3] = stimulus ports [31:24].",
                "width": 4
              }
            },
            "ITM_TCR": {
              "ITMENA": {
                "bit": 0,
                "description": "Enable ITM. This is the master enable, and must be set before ITM Stimulus and Trace Enable registers can be written."
              },
              "TSENA": {
                "bit": 1,
                "description": "Enables differential timestamps. Differential timestamps are emitted when a packet is written to the FIFO with a non-zero timestamp counter, and when the timestamp counter overflows. Timestamps are emitted during idle times after a fixed number of two million cycles. This provides a time reference for packets and inter-packet gaps. If SWOENA (bit [4]) is set, timestamps are triggered by activity on the internal trace bus only. In this case there is no regular timestamp output when the ITM is idle."
              },
              "SYNCENA": {
                "bit": 2,
                "description": "Enables sync packets for TPIU."
              },
              "DWTENA": {
                "bit": 3,
                "description": "Enables the DWT stimulus."
              },
              "SWOENA": {
                "bit": 4,
                "description": "Enables asynchronous clocking of the timestamp counter."
              },
              "TSPRESCALE": {
                "bit": 8,
                "description": "TSPrescale Timestamp prescaler.",
                "width": 2
              },
              "ATBID": {
                "bit": 16,
                "description": "ATB ID for CoreSight system.",
                "width": 7
              },
              "BUSY": {
                "bit": 23,
                "description": "Set when ITM events present and being drained."
              }
            },
            "ITM_IWR": {
              "ATVALIDM": {
                "bit": 0,
                "description": "When the integration mode is set: 0 = ATVALIDM clear. 1 = ATVALIDM set."
              }
            },
            "ITM_IMCR": {
              "INTEGRATION": {
                "bit": 0,
                "description": "ATVALIDM normal"
              }
            },
            "ITM_LAR": {
              "LOCK_ACCESS": {
                "bit": 0,
                "description": "A privileged write of 0xC5ACCE55 enables more write access to Control Register 0xE00::0xFFC. An invalid write removes write access.",
                "width": 32
              }
            },
            "ITM_LSR": {
              "PRESENT": {
                "bit": 0,
                "description": "Indicates that a lock mechanism exists for this component."
              },
              "ACCESS": {
                "bit": 1,
                "description": "Write access to component is blocked. All writes are ignored, reads are permitted."
              },
              "BYTEACC": {
                "bit": 2,
                "description": "You cannot implement 8-bit lock accesses."
              }
            }
          }
        },
        "DWT": {
          "instances": [
            {
              "name": "DWT",
              "base": "0xE0001000"
            }
          ],
          "registers": {
            "DWT_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "DWT Control Register"
            },
            "DWT_CYCCNT": {
              "offset": "0x04",
              "size": 32,
              "description": "DWT Current PC Sampler Cycle Count Register"
            },
            "DWT_CPICNT": {
              "offset": "0x08",
              "size": 32,
              "description": "DWT CPI Count Register"
            },
            "DWT_EXCCNT": {
              "offset": "0x0C",
              "size": 32,
              "description": "DWT Exception Overhead Count Register"
            },
            "DWT_SLEEPCNT": {
              "offset": "0x10",
              "size": 32,
              "description": "DWT Sleep Count Register"
            },
            "DWT_LSUCNT": {
              "offset": "0x14",
              "size": 32,
              "description": "DWT LSU Count Register"
            },
            "DWT_FOLDCNT": {
              "offset": "0x18",
              "size": 32,
              "description": "DWT Fold Count Register"
            },
            "DWT_PCSR": {
              "offset": "0x1C",
              "size": 32,
              "description": "DWT Program Counter Sample Register"
            },
            "DWT_COMP0": {
              "offset": "0x20",
              "size": 32,
              "description": "DWT Comparator Register 0"
            },
            "DWT_MASK0": {
              "offset": "0x24",
              "size": 32,
              "description": "DWT Mask Register 0"
            },
            "DWT_FUNCTION0": {
              "offset": "0x28",
              "size": 32,
              "description": "DWT Function Register 0"
            },
            "DWT_COMP1": {
              "offset": "0x30",
              "size": 32,
              "description": "DWT Comparator Register 1"
            },
            "DWT_MASK1": {
              "offset": "0x34",
              "size": 32,
              "description": "DWT Mask Register 1"
            },
            "DWT_FUNCTION1": {
              "offset": "0x38",
              "size": 32,
              "description": "DWT Function Register 1"
            },
            "DWT_COMP2": {
              "offset": "0x40",
              "size": 32,
              "description": "DWT Comparator Register 2"
            },
            "DWT_MASK2": {
              "offset": "0x44",
              "size": 32,
              "description": "DWT Mask Register 2"
            },
            "DWT_FUNCTION2": {
              "offset": "0x48",
              "size": 32,
              "description": "DWT Function Register 2"
            },
            "DWT_COMP3": {
              "offset": "0x50",
              "size": 32,
              "description": "DWT Comparator Register 3"
            },
            "DWT_MASK3": {
              "offset": "0x54",
              "size": 32,
              "description": "DWT Mask Register 3"
            },
            "DWT_FUNCTION3": {
              "offset": "0x58",
              "size": 32,
              "description": "DWT Function Register 3"
            }
          },
          "bits": {
            "DWT_CTRL": {
              "CYCCNTENA": {
                "bit": 0,
                "description": "Enable the CYCCNT counter. If not enabled, the counter does not count and no event is generated for PS sampling or CYCCNTENA. In normal use, the debugger must initialize the CYCCNT counter to 0."
              },
              "POSTPRESET": {
                "bit": 1,
                "description": "Reload value for POSTCNT, bits [8:5], post-scalar counter. If this value is 0, events are triggered on each tap change (a power of 2). If this field has a non-0 value, this forms a count-down value, to be reloaded into POSTCNT each time it reaches 0. For example, a value 1 in this register means an event is formed every other tap change.",
                "width": 4
              },
              "POSTCNT": {
                "bit": 5,
                "description": "Post-scalar counter for CYCTAP. When the selected tapped bit changes from 0 to 1 or 1 to 0, the post scalar counter is down-counted when not 0. If 0, it triggers an event for PCSAMPLENA or CYCEVTENA use. It also reloads with the value from POSTPRESET (bits [4:1]).",
                "width": 4
              },
              "CYCTAP": {
                "bit": 9,
                "description": "Selects a tap on the DWT_CYCCNT register. These are spaced at bits [6] and [10]. When the selected bit in the CYCCNT register changes from 0 to 1 or 1 to 0, it emits into the POSTCNT, bits [8:5], post-scalar counter. That counter then counts down. On a bit change when post-scalar is 0, it triggers an event for PC sampling or CYCEVTCNT."
              },
              "SYNCTAP": {
                "bit": 10,
                "description": "Feeds a synchronization pulse to the ITM SYNCENA control. The value selected here picks the rate (approximately 1/second or less) by selecting a tap on the DWT_CYCCNT register. To use synchronization (heartbeat and hot-connect synchronization), CYCCNTENA must be set to 1, SYNCTAP must be set to one of its values, and SYNCENA must be set to 1.",
                "width": 2
              },
              "PCSAMPLEENA": {
                "bit": 12,
                "description": "Enables PC Sampling event. A PC sample event is emitted when the POSTCNT counter triggers it. See CYCTAP, bit [9], and POSTPRESET, bits [4:1], for details. Enabling this bit overrides CYCEVTENA (bit [20]). Reset clears the PCSAMPLENA bit."
              },
              "EXCTRCENA": {
                "bit": 16,
                "description": "Enables Interrupt event tracing. Reset clears the EXCEVTENA bit."
              },
              "CPIEVTENA": {
                "bit": 17,
                "description": "Enables CPI count event. Emits an event when DWT_CPICNT overflows (every 256 cycles of multi-cycle instructions). Reset clears the CPIEVTENA bit."
              },
              "EXCEVTENA": {
                "bit": 18,
                "description": "Enables Interrupt overhead event. Emits an event when DWT_EXCCNT overflows (every 256 cycles of interrupt overhead). Reset clears the EXCEVTENA bit."
              },
              "SLEEPEVTENA": {
                "bit": 19,
                "description": "Enables Sleep count event. Emits an event when DWT_SLEEPCNT overflows (every 256 cycles that the processor is sleeping). Reset clears the SLEEPEVTENA bit."
              },
              "LSUEVTENA": {
                "bit": 20,
                "description": "Enables LSU count event. Emits an event when DWT_LSUCNT overflows (every 256 cycles of LSU operation). LSU counts include all LSU costs after the initial cycle for the instruction. Reset clears the LSUEVTENA bit."
              },
              "FOLDEVTENA": {
                "bit": 21,
                "description": "Enables Folded instruction count event. Emits an event when DWT_FOLDCNT overflows (every 256 cycles of folded instructions). A folded instruction is one that does not incur even one cycle to execute. For example, an IT instruction is folded away and so does not use up one cycle. Reset clears the FOLDEVTENA bit."
              },
              "CYCEVTENA": {
                "bit": 22,
                "description": "Enables Cycle count event. Emits an event when the POSTCNT counter triggers it. See CYCTAP (bit [9]) and POSTPRESET, bits [4:1], for details. This event is only emitted if PCSAMPLENA, bit [12], is disabled. PCSAMPLENA overrides the setting of this bit. Reset clears the CYCEVTENA bit."
              },
              "NOPRFCNT": {
                "bit": 24,
                "description": "When set, DWT_FOLDCNT, DWT_LSUCNT, DWT_SLEEPCNT, DWT_EXCCNT, and DWT_CPICNT are not supported."
              },
              "NOCYCCNT": {
                "bit": 25,
                "description": "When set, DWT_CYCCNT is not supported."
              }
            },
            "DWT_CYCCNT": {
              "CYCCNT": {
                "bit": 0,
                "description": "Current PC Sampler Cycle Counter count value. When enabled, this counter counts the number of core cycles, except when the core is halted. CYCCNT is a free running counter, counting upwards. It wraps around to 0 on overflow. The debugger must initialize this to 0 when first enabling.",
                "width": 32
              }
            },
            "DWT_CPICNT": {
              "CPICNT": {
                "bit": 0,
                "description": "Current CPI counter value. Increments on the additional cycles (the first cycle is not counted) required to execute all instructions except those recorded by DWT_LSUCNT. This counter also increments on all instruction fetch stalls. If CPIEVTENA is set, an event is emitted when the counter overflows. Clears to 0 on enabling.",
                "width": 8
              }
            },
            "DWT_EXCCNT": {
              "EXCCNT": {
                "bit": 0,
                "description": "Current interrupt overhead counter value. Counts the total cycles spent in interrupt processing (for example entry stacking, return unstacking, pre-emption). An event is emitted on counter overflow (every 256 cycles). This counter initializes to 0 when enabled. Clears to 0 on enabling.",
                "width": 8
              }
            },
            "DWT_SLEEPCNT": {
              "SLEEPCNT": {
                "bit": 0,
                "description": "Sleep counter. Counts the number of cycles during which the processor is sleeping. An event is emitted on counter overflow (every 256 cycles). This counter initializes to 0 when enabled. Note that SLEEPCNT is clocked using FCLK. It is possible that the frequency of FCLK might be reduced while the processor is sleeping to minimize power consumption. This means that sleep duration must be calculated with the frequency of FCLK during sleep.",
                "width": 8
              }
            },
            "DWT_LSUCNT": {
              "LSUCNT": {
                "bit": 0,
                "description": "LSU counter. This counts the total number of cycles that the processor is processing an LSU operation. The initial execution cost of the instruction is not counted. For example, an LDR that takes two cycles to complete increments this counter one cycle. Equivalently, an LDR that stalls for two cycles (and so takes four cycles), increments this counter three times. An event is emitted on counter overflow (every 256 cycles). Clears to 0 on enabling.",
                "width": 8
              }
            },
            "DWT_FOLDCNT": {
              "FOLDCNT": {
                "bit": 0,
                "description": "This counts the total number folded instructions. This counter initializes to 0 when enabled.",
                "width": 8
              }
            },
            "DWT_PCSR": {
              "EIASAMPLE": {
                "bit": 0,
                "description": "Execution instruction address sample, or 0xFFFFFFFF if the core is halted.",
                "width": 32
              }
            },
            "DWT_COMP0": {
              "COMP": {
                "bit": 0,
                "description": "Data value to compare against PC and the data address as given by DWT_FUNCTION0. DWT_COMP0 can also compare against the value of the PC Sampler Counter (DWT_CYCCNT).",
                "width": 32
              }
            },
            "DWT_MASK0": {
              "MASK": {
                "bit": 0,
                "description": "Mask on data address when matching against COMP. This is the size of the ignore mask. hat is, DWT matching is performed as:(ADDR ANDed with (~0 left bit-shifted by MASK)) == COMP. However, the actual comparison is slightly more complex to enable matching an address wherever it appears on a bus. So, if COMP is 3, this matches a word access of 0, because 3 would be within the word.",
                "width": 4
              }
            },
            "DWT_FUNCTION0": {
              "FUNCTION": {
                "bit": 0,
                "description": "Function settings. Note 1: If the ETM is not fitted, then ETM trigger is not possible. Note 2: Data value is only sampled for accesses that do not fault (MPU or bus fault). The PC is sampled irrespective of any faults. The PC is only sampled for the first address of a burst. Note 3: PC match is not recommended for watchpoints because it stops after the instruction. It mainly guards and triggers the ETM.",
                "width": 4
              },
              "EMITRANGE": {
                "bit": 5,
                "description": "Emit range field. Reserved to permit emitting offset when range match occurs. Reset clears the EMITRANGE bit. PC sampling is not supported when EMITRANGE is enabled. EMITRANGE only applies for: FUNCTION = b0001, b0010, b0011, b1100, b1101, b1110, and b1111."
              },
              "DATAVMATCH": {
                "bit": 8,
                "description": "This bit is only available in comparator 1. When DATAVMATCH is set, this comparator performs data value compares. The comparators given by DATAVADDR0 and DATAVADDR1provide the address for the data comparison. If DATAVMATCH is set in DWT_FUNCTION1, the FUNCTION setting for the comparators given by DATAVADDR0 and DATAVADDR1 are overridden and those comparators only provide the address match for the data comparison."
              },
              "LNK1ENA": {
                "bit": 9,
                "description": "DATAVADDR1 not supported"
              },
              "DATAVSIZE": {
                "bit": 10,
                "description": "Defines the size of the data in the COMP register that is to be matched:",
                "width": 2
              },
              "DATAVADDR0": {
                "bit": 12,
                "description": "Identity of a linked address comparator for data value matching when DATAVMATCH == 1.",
                "width": 4
              },
              "DATAVADDR1": {
                "bit": 16,
                "description": "Identity of a second linked address comparator for data value matching when DATAVMATCH == 1 and LNK1ENA == 1.",
                "width": 4
              },
              "MATCHED": {
                "bit": 24,
                "description": "This bit is set when the comparator matches, and indicates that the operation defined by FUNCTION has occurred since this bit was last read. This bit is cleared on read."
              }
            },
            "DWT_COMP1": {
              "COMP": {
                "bit": 0,
                "description": "Data value to compare against PC and the data address as given by DWT_FUNCTION1.",
                "width": 32
              }
            },
            "DWT_MASK1": {
              "MASK": {
                "bit": 0,
                "description": "Mask on data address when matching against COMP. This is the size of the ignore mask. hat is, DWT matching is performed as:(ADDR ANDed with (~0 left bit-shifted by MASK)) == COMP. However, the actual comparison is slightly more complex to enable matching an address wherever it appears on a bus. So, if COMP is 3, this matches a word access of 0, because 3 would be within the word.",
                "width": 4
              }
            },
            "DWT_FUNCTION1": {
              "FUNCTION": {
                "bit": 0,
                "description": "Function settings. Note 1: If the ETM is not fitted, then ETM trigger is not possible. Note 2: Data value is only sampled for accesses that do not fault (MPU or bus fault). The PC is sampled irrespective of any faults. The PC is only sampled for the first address of a burst. Note 3: FUNCTION is overridden for comparators given by DATAVADDR0 and DATAVADDR1 in DWT_FUNCTION1if DATAVMATCH is also set in DWT_FUNCTION1. The comparators given by DATAVADDR0 and DATAVADDR1 can then only perform address comparator matches for comparator 1 data matches. Note 4: If the data matching functionality is not included during implementation it is not possible to set DATAVADDR0, DATAVADDR1, or DATAVMATCH in DWT_FUNCTION1. This means that the data matching functionality is not available in the implementation. Test the availability of data matching by writing and reading the DATAVMATCH bit in DWT_FUNCTION1. If it is not settable then data matching is unavailable. Note 5: PC match is not recommended for watchpoints because it stops after the instruction. It mainly guards and triggers the ETM.",
                "width": 4
              },
              "EMITRANGE": {
                "bit": 5,
                "description": "Emit range field. Reserved to permit emitting offset when range match occurs. Reset clears the EMITRANGE bit. PC sampling is not supported when EMITRANGE is enabled. EMITRANGE only applies for: FUNCTION = b0001, b0010, b0011, b1100, b1101, b1110, and b1111."
              },
              "CYCMATCH": {
                "bit": 7,
                "description": "Only available in comparator 0. When set, this comparator compares against the clock cycle counter."
              },
              "DATAVMATCH": {
                "bit": 8,
                "description": "This bit is only available in comparator 1. When DATAVMATCH is set, this comparator performs data value compares. The comparators given by DATAVADDR0 and DATAVADDR1provide the address for the data comparison. If DATAVMATCH is set in DWT_FUNCTION1, the FUNCTION setting for the comparators given by DATAVADDR0 and DATAVADDR1 are overridden and those comparators only provide the address match for the data comparison."
              },
              "LNK1ENA": {
                "bit": 9,
                "description": "DATAVADDR1 not supported"
              },
              "DATAVSIZE": {
                "bit": 10,
                "description": "Defines the size of the data in the COMP register that is to be matched:",
                "width": 2
              },
              "DATAVADDR0": {
                "bit": 12,
                "description": "Identity of a linked address comparator for data value matching when DATAVMATCH == 1.",
                "width": 4
              },
              "DATAVADDR1": {
                "bit": 16,
                "description": "Identity of a second linked address comparator for data value matching when DATAVMATCH == 1 and LNK1ENA == 1.",
                "width": 4
              },
              "MATCHED": {
                "bit": 24,
                "description": "This bit is set when the comparator matches, and indicates that the operation defined by FUNCTION has occurred since this bit was last read. This bit is cleared on read."
              }
            },
            "DWT_COMP2": {
              "COMP": {
                "bit": 0,
                "description": "Data value to compare against PC and the data address as given by DWT_FUNCTION2.",
                "width": 32
              }
            },
            "DWT_MASK2": {
              "MASK": {
                "bit": 0,
                "description": "Mask on data address when matching against COMP. This is the size of the ignore mask. hat is, DWT matching is performed as:(ADDR ANDed with (~0 left bit-shifted by MASK)) == COMP. However, the actual comparison is slightly more complex to enable matching an address wherever it appears on a bus. So, if COMP is 3, this matches a word access of 0, because 3 would be within the word.",
                "width": 4
              }
            },
            "DWT_FUNCTION2": {
              "FUNCTION": {
                "bit": 0,
                "description": "Function settings. Note 1: If the ETM is not fitted, then ETM trigger is not possible. Note 2: Data value is only sampled for accesses that do not fault (MPU or bus fault). The PC is sampled irrespective of any faults. The PC is only sampled for the first address of a burst. Note 3: PC match is not recommended for watchpoints because it stops after the instruction. It mainly guards and triggers the ETM.",
                "width": 4
              },
              "EMITRANGE": {
                "bit": 5,
                "description": "Emit range field. Reserved to permit emitting offset when range match occurs. Reset clears the EMITRANGE bit. PC sampling is not supported when EMITRANGE is enabled. EMITRANGE only applies for: FUNCTION = b0001, b0010, b0011, b1100, b1101, b1110, and b1111."
              },
              "DATAVMATCH": {
                "bit": 8,
                "description": "This bit is only available in comparator 1. When DATAVMATCH is set, this comparator performs data value compares. The comparators given by DATAVADDR0 and DATAVADDR1provide the address for the data comparison. If DATAVMATCH is set in DWT_FUNCTION1, the FUNCTION setting for the comparators given by DATAVADDR0 and DATAVADDR1 are overridden and those comparators only provide the address match for the data comparison."
              },
              "LNK1ENA": {
                "bit": 9,
                "description": "DATAVADDR1 not supported"
              },
              "DATAVSIZE": {
                "bit": 10,
                "description": "Defines the size of the data in the COMP register that is to be matched:",
                "width": 2
              },
              "DATAVADDR0": {
                "bit": 12,
                "description": "Identity of a linked address comparator for data value matching when DATAVMATCH == 1.",
                "width": 4
              },
              "DATAVADDR1": {
                "bit": 16,
                "description": "Identity of a second linked address comparator for data value matching when DATAVMATCH == 1 and LNK1ENA == 1.",
                "width": 4
              },
              "MATCHED": {
                "bit": 24,
                "description": "This bit is set when the comparator matches, and indicates that the operation defined by FUNCTION has occurred since this bit was last read. This bit is cleared on read."
              }
            },
            "DWT_COMP3": {
              "COMP": {
                "bit": 0,
                "description": "Data value to compare against PC and the data address as given by DWT_FUNCTION3.",
                "width": 32
              }
            },
            "DWT_MASK3": {
              "MASK": {
                "bit": 0,
                "description": "Mask on data address when matching against COMP. This is the size of the ignore mask. hat is, DWT matching is performed as:(ADDR ANDed with (~0 left bit-shifted by MASK)) == COMP. However, the actual comparison is slightly more complex to enable matching an address wherever it appears on a bus. So, if COMP is 3, this matches a word access of 0, because 3 would be within the word.",
                "width": 4
              }
            },
            "DWT_FUNCTION3": {
              "FUNCTION": {
                "bit": 0,
                "description": "Function settings. Note 1: If the ETM is not fitted, then ETM trigger is not possible. Note 2: Data value is only sampled for accesses that do not fault (MPU or bus fault). The PC is sampled irrespective of any faults. The PC is only sampled for the first address of a burst. Note 3: PC match is not recommended for watchpoints because it stops after the instruction. It mainly guards and triggers the ETM.",
                "width": 4
              },
              "EMITRANGE": {
                "bit": 5,
                "description": "Emit range field. Reserved to permit emitting offset when range match occurs. Reset clears the EMITRANGE bit. PC sampling is not supported when EMITRANGE is enabled. EMITRANGE only applies for: FUNCTION = b0001, b0010, b0011, b1100, b1101, b1110, and b1111."
              },
              "DATAVMATCH": {
                "bit": 8,
                "description": "This bit is only available in comparator 1. When DATAVMATCH is set, this comparator performs data value compares. The comparators given by DATAVADDR0 and DATAVADDR1provide the address for the data comparison. If DATAVMATCH is set in DWT_FUNCTION1, the FUNCTION setting for the comparators given by DATAVADDR0 and DATAVADDR1 are overridden and those comparators only provide the address match for the data comparison."
              },
              "LNK1ENA": {
                "bit": 9,
                "description": "DATAVADDR1 not supported"
              },
              "DATAVSIZE": {
                "bit": 10,
                "description": "Defines the size of the data in the COMP register that is to be matched:",
                "width": 2
              },
              "DATAVADDR0": {
                "bit": 12,
                "description": "Identity of a linked address comparator for data value matching when DATAVMATCH == 1.",
                "width": 4
              },
              "DATAVADDR1": {
                "bit": 16,
                "description": "Identity of a second linked address comparator for data value matching when DATAVMATCH == 1 and LNK1ENA == 1.",
                "width": 4
              },
              "MATCHED": {
                "bit": 24,
                "description": "This bit is set when the comparator matches, and indicates that the operation defined by FUNCTION has occurred since this bit was last read. This bit is cleared on read."
              }
            }
          }
        },
        "FPB": {
          "instances": [
            {
              "name": "FPB",
              "base": "0xE0002000"
            }
          ],
          "registers": {
            "FP_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Flash Patch Control Register"
            },
            "FP_REMAP": {
              "offset": "0x04",
              "size": 32,
              "description": "Flash Patch Remap Register"
            },
            "FP_COMP0": {
              "offset": "0x08",
              "size": 32,
              "description": "Flash Patch Comparator Registers"
            },
            "FP_COMP1": {
              "offset": "0x0C",
              "size": 32,
              "description": "Flash Patch Comparator Registers"
            },
            "FP_COMP2": {
              "offset": "0x10",
              "size": 32,
              "description": "Flash Patch Comparator Registers"
            },
            "FP_COMP3": {
              "offset": "0x14",
              "size": 32,
              "description": "Flash Patch Comparator Registers"
            },
            "FP_COMP4": {
              "offset": "0x18",
              "size": 32,
              "description": "Flash Patch Comparator Registers"
            },
            "FP_COMP5": {
              "offset": "0x1C",
              "size": 32,
              "description": "Flash Patch Comparator Registers"
            },
            "FP_COMP6": {
              "offset": "0x20",
              "size": 32,
              "description": "Flash Patch Comparator Registers"
            },
            "FP_COMP7": {
              "offset": "0x24",
              "size": 32,
              "description": "Flash Patch Comparator Registers"
            }
          },
          "bits": {
            "FP_CTRL": {
              "ENABLE": {
                "bit": 0,
                "description": "Flash patch unit enable bit"
              },
              "KEY": {
                "bit": 1,
                "description": "Key field. To write to the Flash Patch Control Register, you must write a 1 to this write-only bit."
              },
              "NUM_CODE1": {
                "bit": 4,
                "description": "Number of code slots field.",
                "width": 4
              },
              "NUM_LIT": {
                "bit": 8,
                "description": "Number of literal slots field.",
                "width": 4
              },
              "NUM_CODE2": {
                "bit": 12,
                "description": "Number of full banks of code comparators, sixteen comparators per bank. Where less than sixteen code comparators are provided, the bank count is zero, and the number present indicated by NUM_CODE. This read only field contains 3'b000 to indicate 0 banks for Cortex-M4 processor.",
                "width": 2
              }
            },
            "FP_REMAP": {
              "REMAP": {
                "bit": 5,
                "description": "Remap base address field.",
                "width": 24
              }
            },
            "FP_COMP0": {
              "ENABLE": {
                "bit": 0,
                "description": "Compare and remap enable for Flash Patch Comparator Register 0. The ENABLE bit of FP_CTRL must also be set to enable comparisons. Reset clears the ENABLE bit."
              },
              "COMP": {
                "bit": 2,
                "description": "Comparison address.",
                "width": 27
              },
              "REPLACE": {
                "bit": 30,
                "description": "This selects what happens when the COMP address is matched. Settings other than b00 are only valid for instruction comparators. Literal comparators ignore non-b00 settings. Address remapping only takes place for the b00 setting.",
                "width": 2
              }
            },
            "FP_COMP1": {
              "ENABLE": {
                "bit": 0,
                "description": "Compare and remap enable for Flash Patch Comparator Register 1. The ENABLE bit of FP_CTRL must also be set to enable comparisons. Reset clears the ENABLE bit."
              },
              "COMP": {
                "bit": 2,
                "description": "Comparison address.",
                "width": 27
              },
              "REPLACE": {
                "bit": 30,
                "description": "This selects what happens when the COMP address is matched. Settings other than b00 are only valid for instruction comparators. Literal comparators ignore non-b00 settings. Address remapping only takes place for the b00 setting.",
                "width": 2
              }
            },
            "FP_COMP2": {
              "ENABLE": {
                "bit": 0,
                "description": "Compare and remap enable for Flash Patch Comparator Register 2. The ENABLE bit of FP_CTRL must also be set to enable comparisons. Reset clears the ENABLE bit."
              },
              "COMP": {
                "bit": 2,
                "description": "Comparison address.",
                "width": 27
              },
              "REPLACE": {
                "bit": 30,
                "description": "This selects what happens when the COMP address is matched. Settings other than b00 are only valid for instruction comparators. Literal comparators ignore non-b00 settings. Address remapping only takes place for the b00 setting.",
                "width": 2
              }
            },
            "FP_COMP3": {
              "ENABLE": {
                "bit": 0,
                "description": "Compare and remap enable for Flash Patch Comparator Register 3. The ENABLE bit of FP_CTRL must also be set to enable comparisons. Reset clears the ENABLE bit."
              },
              "COMP": {
                "bit": 2,
                "description": "Comparison address.",
                "width": 27
              },
              "REPLACE": {
                "bit": 30,
                "description": "This selects what happens when the COMP address is matched. Settings other than b00 are only valid for instruction comparators. Literal comparators ignore non-b00 settings. Address remapping only takes place for the b00 setting.",
                "width": 2
              }
            },
            "FP_COMP4": {
              "ENABLE": {
                "bit": 0,
                "description": "Compare and remap enable for Flash Patch Comparator Register 4. The ENABLE bit of FP_CTRL must also be set to enable comparisons. Reset clears the ENABLE bit."
              },
              "COMP": {
                "bit": 2,
                "description": "Comparison address.",
                "width": 27
              },
              "REPLACE": {
                "bit": 30,
                "description": "This selects what happens when the COMP address is matched. Settings other than b00 are only valid for instruction comparators. Literal comparators ignore non-b00 settings. Address remapping only takes place for the b00 setting.",
                "width": 2
              }
            },
            "FP_COMP5": {
              "ENABLE": {
                "bit": 0,
                "description": "Compare and remap enable for Flash Patch Comparator Register 5. The ENABLE bit of FP_CTRL must also be set to enable comparisons. Reset clears the ENABLE bit."
              },
              "COMP": {
                "bit": 2,
                "description": "Comparison address.",
                "width": 27
              },
              "REPLACE": {
                "bit": 30,
                "description": "This selects what happens when the COMP address is matched. Settings other than b00 are only valid for instruction comparators. Literal comparators ignore non-b00 settings. Address remapping only takes place for the b00 setting.",
                "width": 2
              }
            },
            "FP_COMP6": {
              "ENABLE": {
                "bit": 0,
                "description": "Compare and remap enable for Flash Patch Comparator Register 6. The ENABLE bit of FP_CTRL must also be set to enable comparisons. Reset clears the ENABLE bit."
              },
              "COMP": {
                "bit": 2,
                "description": "Comparison address.",
                "width": 27
              },
              "REPLACE": {
                "bit": 30,
                "description": "This selects what happens when the COMP address is matched. Settings other than b00 are only valid for instruction comparators. Literal comparators ignore non-b00 settings. Address remapping only takes place for the b00 setting.",
                "width": 2
              }
            },
            "FP_COMP7": {
              "ENABLE": {
                "bit": 0,
                "description": "Compare and remap enable for Flash Patch Comparator Register 7. The ENABLE bit of FP_CTRL must also be set to enable comparisons. Reset clears the ENABLE bit."
              },
              "COMP": {
                "bit": 2,
                "description": "Comparison address.",
                "width": 27
              },
              "REPLACE": {
                "bit": 30,
                "description": "This selects what happens when the COMP address is matched. Settings other than b00 are only valid for instruction comparators. Literal comparators ignore non-b00 settings. Address remapping only takes place for the b00 setting.",
                "width": 2
              }
            }
          }
        },
        "SystemControlSpace": {
          "instances": [
            {
              "name": "SystemControlSpace",
              "base": "0xE000E000",
              "irq": 4
            }
          ],
          "registers": {
            "FPCCR": {
              "offset": "0xF34",
              "size": 32,
              "description": "Floating Point Context Control Register"
            },
            "FPCAR": {
              "offset": "0xF38",
              "size": 32,
              "description": "Floating-Point Context Address Register"
            },
            "FPDSCR": {
              "offset": "0xF3C",
              "size": 32,
              "description": "Floating Point Default Status Control Register"
            },
            "MVFR0": {
              "offset": "0xF40",
              "size": 32,
              "description": "Media and FP Feature Register 0 (MVFR0)"
            },
            "MVFR1": {
              "offset": "0xF44",
              "size": 32,
              "description": "Media and FP Feature Register 1 (MVFR1)"
            },
            "MPU_TYPE": {
              "offset": "0xD90",
              "size": 32,
              "description": "MPU Type Register"
            },
            "MPU_CTRL": {
              "offset": "0xD94",
              "size": 32,
              "description": "MPU Control Register"
            },
            "MPU_RNR": {
              "offset": "0xD98",
              "size": 32,
              "description": "MPU Region Number Register"
            },
            "MPU_RBAR": {
              "offset": "0xD9C",
              "size": 32,
              "description": "MPU Region Base Address Register"
            },
            "MPU_RASR": {
              "offset": "0xDA0",
              "size": 32,
              "description": "MPU Region Attribute and Size Register"
            },
            "MPU_RBAR_A1": {
              "offset": "0xDA4",
              "size": 32,
              "description": "MPU Alias 1 Region Base Address register"
            },
            "MPU_RASR_A1": {
              "offset": "0xDA8",
              "size": 32,
              "description": "MPU Alias 1 Region Attribute and Size register"
            },
            "MPU_RBAR_A2": {
              "offset": "0xDAC",
              "size": 32,
              "description": "MPU Alias 2 Region Base Address register"
            },
            "MPU_RASR_A2": {
              "offset": "0xDB0",
              "size": 32,
              "description": "MPU Alias 2 Region Attribute and Size register"
            },
            "MPU_RBAR_A3": {
              "offset": "0xDB4",
              "size": 32,
              "description": "MPU Alias 3 Region Base Address register"
            },
            "MPU_RASR_A3": {
              "offset": "0xDB8",
              "size": 32,
              "description": "MPU Alias 3 Region Attribute and Size register"
            },
            "DHCSR": {
              "offset": "0xDF0",
              "size": 32,
              "description": "Debug Halting Control and Status Register"
            },
            "DCRSR": {
              "offset": "0xDF4",
              "size": 32,
              "description": "Deubg Core Register Selector Register"
            },
            "DCRDR": {
              "offset": "0xDF8",
              "size": 32,
              "description": "Debug Core Register Data Register"
            },
            "DEMCR": {
              "offset": "0xDFC",
              "size": 32,
              "description": "Debug Exception and Monitor Control Register"
            },
            "ICTR": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Control Type Register"
            },
            "ACTLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Auxiliary Control Register"
            },
            "ISER0": {
              "offset": "0x100",
              "size": 32,
              "description": "Irq 0 to 31 Set Enable Register"
            },
            "ISER1": {
              "offset": "0x104",
              "size": 32,
              "description": "Irq 32 to 63 Set Enable Register"
            },
            "ICER0": {
              "offset": "0x180",
              "size": 32,
              "description": "Irq 0 to 31 Clear Enable Register"
            },
            "ICER1": {
              "offset": "0x184",
              "size": 32,
              "description": "Irq 32 to 63 Clear Enable Register"
            },
            "ISPR0": {
              "offset": "0x200",
              "size": 32,
              "description": "Irq 0 to 31 Set Pending Register"
            },
            "ISPR1": {
              "offset": "0x204",
              "size": 32,
              "description": "Irq 32 to 63 Set Pending Register"
            },
            "ICPR0": {
              "offset": "0x280",
              "size": 32,
              "description": "Irq 0 to 31 Clear Pending Register"
            },
            "ICPR1": {
              "offset": "0x284",
              "size": 32,
              "description": "Irq 32 to 63 Clear Pending Register"
            },
            "IABR0": {
              "offset": "0x300",
              "size": 32,
              "description": "Irq 0 to 31 Active Bit Register"
            },
            "IABR1": {
              "offset": "0x304",
              "size": 32,
              "description": "Irq 32 to 63 Active Bit Register"
            },
            "IPR0": {
              "offset": "0x400",
              "size": 32,
              "description": "Irq 0 to 3 Priority Register"
            },
            "IPR1": {
              "offset": "0x404",
              "size": 32,
              "description": "Irq 4 to 7 Priority Register"
            },
            "IPR2": {
              "offset": "0x408",
              "size": 32,
              "description": "Irq 8 to 11 Priority Register"
            },
            "IPR3": {
              "offset": "0x40C",
              "size": 32,
              "description": "Irq 12 to 15 Priority Register"
            },
            "IPR4": {
              "offset": "0x410",
              "size": 32,
              "description": "Irq 16 to 19 Priority Register"
            },
            "IPR5": {
              "offset": "0x414",
              "size": 32,
              "description": "Irq 20 to 23 Priority Register"
            },
            "IPR6": {
              "offset": "0x418",
              "size": 32,
              "description": "Irq 24 to 27 Priority Register"
            },
            "IPR7": {
              "offset": "0x41C",
              "size": 32,
              "description": "Irq 28 to 31 Priority Register"
            },
            "IPR8": {
              "offset": "0x420",
              "size": 32,
              "description": "Irq 32 to 35 Priority Register"
            },
            "IPR9": {
              "offset": "0x424",
              "size": 32,
              "description": "Irq 36 to 39 Priority Register"
            },
            "IPR10": {
              "offset": "0x428",
              "size": 32,
              "description": "Irq 40 to 43 Priority Register"
            },
            "IPR11": {
              "offset": "0x42C",
              "size": 32,
              "description": "Irq 44 to 47 Priority Register"
            },
            "IPR12": {
              "offset": "0x430",
              "size": 32,
              "description": "Irq 48 to 51 Priority Register"
            },
            "IPR13": {
              "offset": "0x434",
              "size": 32,
              "description": "Irq 52 to 55 Priority Register"
            },
            "IPR14": {
              "offset": "0x438",
              "size": 32,
              "description": "Irq 56 to 59 Priority Register"
            },
            "IPR15": {
              "offset": "0x43C",
              "size": 32,
              "description": "Irq 60 to 63 Priority Register"
            },
            "STIR": {
              "offset": "0xF00",
              "size": 32,
              "description": "Software Trigger Interrupt Register"
            },
            "STCSR": {
              "offset": "0x10",
              "size": 32,
              "description": "SysTick Control and Status Register"
            },
            "STRVR": {
              "offset": "0x14",
              "size": 32,
              "description": "SysTick Reload Value Register"
            },
            "STCVR": {
              "offset": "0x18",
              "size": 32,
              "description": "SysTick Current Value Register"
            },
            "STCR": {
              "offset": "0x1C",
              "size": 32,
              "description": "SysTick Calibration Value Register"
            },
            "CPUID": {
              "offset": "0xD00",
              "size": 32,
              "description": "CPUID Base Register"
            },
            "ICSR": {
              "offset": "0xD04",
              "size": 32,
              "description": "Interrupt Control State Register"
            },
            "VTOR": {
              "offset": "0xD08",
              "size": 32,
              "description": "Vector Table Offset Register"
            },
            "AIRCR": {
              "offset": "0xD0C",
              "size": 32,
              "description": "Application Interrupt/Reset Control Register"
            },
            "SCR": {
              "offset": "0xD10",
              "size": 32,
              "description": "System Control Register"
            },
            "CCR": {
              "offset": "0xD14",
              "size": 32,
              "description": "Configuration Control Register"
            },
            "SHPR1": {
              "offset": "0xD18",
              "size": 32,
              "description": "System Handlers 4-7 Priority Register"
            },
            "SHPR2": {
              "offset": "0xD1C",
              "size": 32,
              "description": "System Handlers 8-11 Priority Register"
            },
            "SHPR3": {
              "offset": "0xD20",
              "size": 32,
              "description": "System Handlers 12-15 Priority Register"
            },
            "SHCSR": {
              "offset": "0xD24",
              "size": 32,
              "description": "System Handler Control and State Register"
            },
            "CFSR": {
              "offset": "0xD28",
              "size": 32,
              "description": "Configurable Fault Status Registers"
            },
            "HFSR": {
              "offset": "0xD2C",
              "size": 32,
              "description": "Hard Fault Status Register"
            },
            "DFSR": {
              "offset": "0xD30",
              "size": 32,
              "description": "Debug Fault Status Register"
            },
            "MMFAR": {
              "offset": "0xD34",
              "size": 32,
              "description": "Mem Manage Fault Address Register"
            },
            "BFAR": {
              "offset": "0xD38",
              "size": 32,
              "description": "Bus Fault Address Register"
            },
            "AFSR": {
              "offset": "0xD3C",
              "size": 32,
              "description": "Auxiliary Fault Status Register"
            },
            "PFR0": {
              "offset": "0xD40",
              "size": 32,
              "description": "Processor Feature register0"
            },
            "PFR1": {
              "offset": "0xD44",
              "size": 32,
              "description": "Processor Feature register1"
            },
            "DFR0": {
              "offset": "0xD48",
              "size": 32,
              "description": "Debug Feature register0"
            },
            "AFR0": {
              "offset": "0xD4C",
              "size": 32,
              "description": "Auxiliary Feature register0"
            },
            "MMFR0": {
              "offset": "0xD50",
              "size": 32,
              "description": "Memory Model Feature register0"
            },
            "MMFR1": {
              "offset": "0xD54",
              "size": 32,
              "description": "Memory Model Feature register1"
            },
            "MMFR2": {
              "offset": "0xD58",
              "size": 32,
              "description": "Memory Model Feature register2"
            },
            "MMFR3": {
              "offset": "0xD5C",
              "size": 32,
              "description": "Memory Model Feature register3"
            },
            "ISAR0": {
              "offset": "0xD60",
              "size": 32,
              "description": "ISA Feature register0"
            },
            "ISAR1": {
              "offset": "0xD64",
              "size": 32,
              "description": "ISA Feature register1"
            },
            "ISAR2": {
              "offset": "0xD68",
              "size": 32,
              "description": "ISA Feature register2"
            },
            "ISAR3": {
              "offset": "0xD6C",
              "size": 32,
              "description": "ISA Feature register3"
            },
            "ISAR4": {
              "offset": "0xD70",
              "size": 32,
              "description": "ISA Feature register4"
            },
            "CPACR": {
              "offset": "0xD88",
              "size": 32,
              "description": "Coprocessor Access Control Register"
            }
          },
          "bits": {
            "FPCCR": {
              "ASPEN": {
                "bit": 31,
                "description": "Automatic State Preservation ENable. When this bit is set is will cause bit [2] of the Special CONTROL register to be set (FPCA) on execution of a floating point instruction which results in the floating point state automatically being preserved on exception entry."
              },
              "LSPEN": {
                "bit": 30,
                "description": "Lazy State Preservation ENable. When the processor performs a context save, space on the stack is reserved for the floating point state but it is not stacked until the new context performs a floating point operation."
              },
              "MONRDY": {
                "bit": 8,
                "description": "Indicates whether the the software executing when the processor allocated the FP stack frame was able to set the DebugMonitor exception to pending."
              },
              "BFRDY": {
                "bit": 6,
                "description": "Indicates whether the software executing when the processor allocated the FP stack frame was able to set the BusFault exception to pending."
              },
              "MMRDY": {
                "bit": 5,
                "description": "Indicates whether the software executing when the processor allocated the FP stack frame was able to set the MemManage exception to pending."
              },
              "HFRDY": {
                "bit": 4,
                "description": "Indicates whether the software executing when the processor allocated the FP stack frame was able to set the HardFault exception to pending."
              },
              "THREAD": {
                "bit": 3,
                "description": "Indicates the processor mode was Thread when it allocated the FP stack frame."
              },
              "USER": {
                "bit": 1,
                "description": "Indicates the privilege level of the software executing was User (Unpriviledged) when the processor allocated the FP stack frame."
              },
              "LSPACT": {
                "bit": 0,
                "description": "Indicates whether Lazy preservation of the FP state is active."
              }
            },
            "FPCAR": {
              "ADDRESS": {
                "bit": 2,
                "description": "Holds the (double-word-aligned) location of the unpopulated floating-point register space allocated on an exception stack frame.",
                "width": 29
              }
            },
            "FPDSCR": {
              "AHP": {
                "bit": 26,
                "description": "Default value for Alternative Half Precision bit. (If this bit is set to 1 then Alternative half-precision format is selected)."
              },
              "DN": {
                "bit": 25,
                "description": "Default value for Default NaN mode bit. (If this bit is set to 1 then any operation involving one or more NaNs returns the Default NaN)."
              },
              "FZ": {
                "bit": 24,
                "description": "Default value for Flush-to-Zero mode bit. (If this bit is set to 1 then Flush-to-zero mode is enabled)."
              },
              "RMODE": {
                "bit": 22,
                "description": "Default value for Rounding Mode control field. (The encoding for this field is: 0b00 Round to Nearest (RN) mode, 0b01 Round towards Plus Infinity (RP) mode, 0b10 Round towards Minus Infinity (RM) mode, 0b11 Round towards Zero (RZ) mode. The specified rounding mode is used by almost all floating-point instructions).",
                "width": 2
              }
            },
            "MVFR0": {
              "FP_ROUNDING_MODES": {
                "bit": 28,
                "description": "Indicates the rounding modes supported by the FP floating-point hardware. The value of this field is: 0b0001 - all rounding modes supported.",
                "width": 4
              },
              "SHORT_VECTORS": {
                "bit": 24,
                "description": "Indicates the hardware support for FP short vectors. The value of this field is: 0b0000 - not supported in ARMv7-M.",
                "width": 4
              },
              "SQUARE_ROOT": {
                "bit": 20,
                "description": "Indicates the hardware support for FP square root operations. The value of this field is: 0b0001 - supported.",
                "width": 4
              },
              "DIVIDE": {
                "bit": 16,
                "description": "Indicates the hardware support for FP divide operations. The value of this field is: 0b0001 - supported.",
                "width": 4
              },
              "FP_EXCEPTION_TRAPPING": {
                "bit": 12,
                "description": "Indicates whether the FP hardware implementation supports exception trapping. The value of this field is: 0b0000 - not supported in ARMv7-M.",
                "width": 4
              },
              "DOUBLE_PRECISION": {
                "bit": 8,
                "description": "Indicates the hardware support for FP double-precision operations. The value of this field is: 0b0000 - not supported in ARMv7-M.",
                "width": 4
              },
              "SINGLE_PRECISION": {
                "bit": 4,
                "description": "Indicates the hardware support for FP single-precision operations. The value of this field is: 0b0010 - supported.",
                "width": 4
              },
              "A_SIMD_REGISTERS": {
                "bit": 0,
                "description": "Indicates the size of the FP register bank. The value of this field is: 0b0001 - supported, 16 x 64-bit registers.",
                "width": 4
              }
            },
            "MVFR1": {
              "FP_FUSED_MAC": {
                "bit": 28,
                "description": "Indicates whether the FP supports fused multiply accumulate operations. The value of this field is: 0b0001 - supported.",
                "width": 4
              },
              "FP_HPFP": {
                "bit": 24,
                "description": "Indicates whether the FP supports half-precision floating-point conversion operations. The value of this field is: 0b0001 - supported.",
                "width": 4
              },
              "D_NAN_MODE": {
                "bit": 4,
                "description": "Indicates whether the FP hardware implementation supports only the Default NaN mode. The value of this field is: 0b0001 - hardware supports propagation of NaN values.",
                "width": 4
              },
              "FTZ_MODE": {
                "bit": 0,
                "description": "Indicates whether the FP hardware implementation supports only the Flush-to-Zero mode of operation. The value of this field is: 0b0001 - hardware supports full denormalized number arithmetic.",
                "width": 4
              }
            },
            "MPU_TYPE": {
              "SEPARATE": {
                "bit": 0,
                "description": "Because the processor core uses only a unified MPU, SEPARATE is always 0."
              },
              "DREGION": {
                "bit": 8,
                "description": "Number of supported MPU regions field. DREGION contains 0x08 if the implementation contains an MPU indicating eight MPU regions, otherwise it contains 0x00.",
                "width": 8
              },
              "IREGION": {
                "bit": 16,
                "description": "Because the processor core uses only a unified MPU, IREGION always contains 0x00.",
                "width": 8
              }
            },
            "MPU_CTRL": {
              "ENABLE": {
                "bit": 0,
                "description": "MPU enable bit. Reset clears the ENABLE bit."
              },
              "HFNMIENA": {
                "bit": 1,
                "description": "This bit enables the MPU when in Hard Fault, NMI, and FAULTMASK escalated handlers. If this bit = 1 and the ENABLE bit = 1, the MPU is enabled when in these handlers. If this bit = 0, the MPU is disabled when in these handlers, regardless of the value of ENABLE. If this bit =1 and ENABLE = 0, behavior is Unpredictable. Reset clears the HFNMIENA bit."
              },
              "PRIVDEFENA": {
                "bit": 2,
                "description": "This bit enables the default memory map for privileged access, as a background region, when the MPU is enabled. The background region acts as if it was region number 1 before any settable regions. Any region that is set up overlays this default map, and overrides it. If this bit = 0, the default memory map is disabled, and memory not covered by a region faults. This applies to memory type, Execute Never (XN), cache and shareable rules. However, this only applies to privileged mode (fetch and data access). User mode code faults unless a region has been set up for its code and data. When the MPU is disabled, the default map acts on both privileged and user mode code. XN and SO rules always apply to the System partition whether this enable is set or not. If the MPU is disabled, this bit is ignored. Reset clears the PRIVDEFENA bit."
              }
            },
            "MPU_RNR": {
              "REGION": {
                "bit": 0,
                "description": "Region select field. Selects the region to operate on when using the Region Attribute and Size Register and the Region Base Address Register. It must be written first except when the address VALID + REGION fields are written, which overwrites this.",
                "width": 8
              }
            },
            "MPU_RBAR": {
              "REGION": {
                "bit": 0,
                "description": "MPU region override field.",
                "width": 4
              },
              "VALID": {
                "bit": 4,
                "description": "MPU Region Number valid bit."
              },
              "ADDR": {
                "bit": 5,
                "description": "Region base address field. The position of the LSB depends on the region size, so that the base address is aligned according to an even multiple of size. The power of 2 size specified by the SZENABLE field of the MPU Region Attribute and Size Register defines how many bits of base address are used.",
                "width": 27
              }
            },
            "MPU_RASR": {
              "ENABLE": {
                "bit": 0,
                "description": "Region enable bit."
              },
              "SIZE": {
                "bit": 1,
                "description": "MPU Protection Region Size Field.",
                "width": 5
              },
              "SRD": {
                "bit": 8,
                "description": "Sub-Region Disable (SRD) field. Setting an SRD bit disables the corresponding sub-region. Regions are split into eight equal-sized sub-regions. Sub-regions are not supported for region sizes of 128 bytes and less.",
                "width": 8
              },
              "B": {
                "bit": 16,
                "description": "Bufferable bit"
              },
              "C": {
                "bit": 17,
                "description": "Cacheable bit"
              },
              "S": {
                "bit": 18,
                "description": "Shareable bit"
              },
              "TEX": {
                "bit": 19,
                "description": "Type extension field",
                "width": 3
              },
              "AP": {
                "bit": 24,
                "description": "Data access permission field",
                "width": 3
              },
              "XN": {
                "bit": 28,
                "description": "Instruction access disable bit"
              }
            },
            "DHCSR": {
              "C_DEBUGEN": {
                "bit": 0,
                "description": "Enables debug. This can only be written by AHB-AP and not by the core. It is ignored when written by the core, which cannot set or clear it. The core must write a 1 to it when writing C_HALT to halt itself."
              },
              "C_HALT": {
                "bit": 1,
                "description": "Halts the core. This bit is set automatically when the core Halts. For example Breakpoint. This bit clears on core reset. This bit can only be written if C_DEBUGEN is 1, otherwise it is ignored. When setting this bit to 1, C_DEBUGEN must also be written to 1 in the same value (value[1:0] is 2'b11). The core can halt itself, but only if C_DEBUGEN is already 1 and only if it writes with b11)."
              },
              "C_STEP": {
                "bit": 2,
                "description": "Steps the core in halted debug. When C_DEBUGEN = 0, this bit has no effect. Must only be modified when the processor is halted (S_HALT == 1)."
              },
              "C_MASKINTS": {
                "bit": 3,
                "description": "Mask interrupts when stepping or running in halted debug. Does not affect NMI, which is not maskable. Must only be modified when the processor is halted (S_HALT == 1). Also does not affect fault exceptions and SVC caused by execution of the instructions. CMASKINTS must be set or cleared before halt is released. This means that the writes to set or clear C_MASKINTS and to set or clear C_HALT must be separate."
              },
              "C_SNAPSTALL": {
                "bit": 5,
                "description": "If the core is stalled on a load/store operation the stall ceases and the instruction is forced to complete. This enables Halting debug to gain control of the core. It can only be set if: C_DEBUGEN = 1 and C_HALT = 1. The core reads S_RETIRE_ST as 0. This indicates that no instruction has advanced. This prevents misuse. The bus state is Unpredictable when this is used. S_RETIRE can detect core stalls on load/store operations."
              },
              "S_REGRDY": {
                "bit": 16,
                "description": "Register Read/Write on the Debug Core Register Selector register is available. Last transfer is complete."
              },
              "S_HALT": {
                "bit": 17,
                "description": "The core is in debug state when S_HALT is set."
              },
              "S_SLEEP": {
                "bit": 18,
                "description": "Indicates that the core is sleeping (WFI, WFE, or SLEEP-ON-EXIT). Must use C_HALT to gain control or wait for interrupt to wake-up."
              },
              "S_LOCKUP": {
                "bit": 19,
                "description": "Reads as one if the core is running (not halted) and a lockup condition is present."
              },
              "S_RETIRE_ST": {
                "bit": 24,
                "description": "Indicates that an instruction has completed since last read. This is a sticky bit that clears on read. This determines if the core is stalled on a load/store or fetch."
              },
              "S_RESET_ST": {
                "bit": 25,
                "description": "Indicates that the core has been reset, or is now being reset, since the last time this bit was read. This a sticky bit that clears on read. So, reading twice and getting 1 then 0 means it was reset in the past. Reading twice and getting 1 both times means that it is being reset now (held in reset still)."
              }
            },
            "DCRSR": {
              "REGSEL": {
                "bit": 0,
                "description": "Register select",
                "width": 5
              },
              "REGWNR": {
                "bit": 16,
                "description": "Write = 1, Read = 0"
              }
            },
            "DEMCR": {
              "VC_CORERESET": {
                "bit": 0,
                "description": "Reset Vector Catch. Halt running system if Core reset occurs."
              },
              "VC_MMERR": {
                "bit": 4,
                "description": "Debug trap on Memory Management faults."
              },
              "VC_NOCPERR": {
                "bit": 5,
                "description": "Debug trap on Usage Fault access to Coprocessor that is not present or marked as not present in CAR register."
              },
              "VC_CHKERR": {
                "bit": 6,
                "description": "Debug trap on Usage Fault enabled checking errors."
              },
              "VC_STATERR": {
                "bit": 7,
                "description": "Debug trap on Usage Fault state errors."
              },
              "VC_BUSERR": {
                "bit": 8,
                "description": "Debug Trap on normal Bus error."
              },
              "VC_INTERR": {
                "bit": 9,
                "description": "Debug Trap on interrupt/exception service errors. These are a subset of other faults and catches before BUSERR or HARDERR."
              },
              "VC_HARDERR": {
                "bit": 10,
                "description": "Debug trap on Hard Fault."
              },
              "MON_EN": {
                "bit": 16,
                "description": "Enable the debug monitor. When enabled, the System handler priority register controls its priority level. If disabled, then all debug events go to Hard fault. C_DEBUGEN in the Debug Halting Control and Statue register overrides this bit. Vector catching is semi-synchronous. When a matching event is seen, a Halt is requested. Because the processor can only halt on an instruction boundary, it must wait until the next instruction boundary. As a result, it stops on the first instruction of the exception handler. However, two special cases exist when a vector catch has triggered: 1. If a fault is taken during vectoring, vector read or stack push error, the halt occurs on the corresponding fault handler, for the vector error or stack push. 2. If a late arriving interrupt comes in during vectoring, it is not taken. That is, an implementation that supports the late arrival optimization must suppress it in this case."
              },
              "MON_PEND": {
                "bit": 17,
                "description": "Pend the monitor to activate when priority permits. This can wake up the monitor through the AHB-AP port. It is the equivalent to C_HALT for Monitor debug. This register does not reset on a system reset. It is only reset by a POR reset. Software in the reset handler or later, or by the DAP must enable the debug monitor."
              },
              "MON_STEP": {
                "bit": 18,
                "description": "When MON_EN = 1, this steps the core. When MON_EN = 0, this bit is ignored. This is the equivalent to C_STEP. Interrupts are only stepped according to the priority of the monitor and settings of PRIMASK, FAULTMASK, or BASEPRI."
              },
              "MON_REQ": {
                "bit": 19,
                "description": "This enables the monitor to identify how it wakes up. This bit clears on a Core Reset."
              },
              "TRCENA": {
                "bit": 24,
                "description": "This bit must be set to 1 to enable use of the trace and debug blocks: Data Watchpoint and Trace (DWT), Instrumentation Trace Macrocell (ITM), Embedded Trace Macrocell (ETM), Trace Port Interface Unit (TPIU). This enables control of power usage unless tracing is required. The application can enable this, for ITM use, or use by a debugger. Note that if no debug or trace components are present in the implementation then it is not possible to set TRCENA."
              }
            },
            "ICTR": {
              "INTLINESNUM": {
                "bit": 0,
                "description": "Total number of interrupt lines in groups of 32.",
                "width": 5
              }
            },
            "ACTLR": {
              "DISMCYCINT": {
                "bit": 0,
                "description": "Disables interruption of multi-cycle instructions. This increases the interrupt latency of the processor becuase LDM/STM completes before interrupt stacking occurs."
              },
              "DISDEFWBUF": {
                "bit": 1,
                "description": "Disables write buffer us during default memorty map accesses. This causes all bus faults to be precise bus faults but decreases the performance of the processor because the stores to memory have to complete before the next instruction can be executed."
              },
              "DISFOLD": {
                "bit": 2,
                "description": "Disables IT folding."
              },
              "DISFPCA": {
                "bit": 8,
                "description": "Disable automatic update of CONTROL.FPCA"
              },
              "DISOOFP": {
                "bit": 9,
                "description": "Disables floating point instructions completing out of order with respect to integer\n\ninstructions."
              }
            },
            "ISER0": {
              "SETENA": {
                "bit": 0,
                "description": "Writing 0 to a SETENA bit has no effect, writing 1 to a bit enables the corresponding interrupt. Reading the bit returns its current enable state. Reset clears the SETENA fields.",
                "width": 32
              }
            },
            "ISER1": {
              "SETENA": {
                "bit": 0,
                "description": "Writing 0 to a SETENA bit has no effect, writing 1 to a bit enables the corresponding interrupt. Reading the bit returns its current enable state. Reset clears the SETENA fields.",
                "width": 32
              }
            },
            "ICER0": {
              "CLRENA": {
                "bit": 0,
                "description": "Writing 0 to a CLRENA bit has no effect, writing 1 to a bit disables the corresponding interrupt. Reading the bit returns its current enable state. Reset clears the CLRENA field.",
                "width": 32
              }
            },
            "ICER1": {
              "CLRENA": {
                "bit": 0,
                "description": "Writing 0 to a CLRENA bit has no effect, writing 1 to a bit disables the corresponding interrupt. Reading the bit returns its current enable state. Reset clears the CLRENA field.",
                "width": 32
              }
            },
            "ISPR0": {
              "SETPEND": {
                "bit": 0,
                "description": "Writing 0 to a SETPEND bit has no effect, writing 1 to a bit pends the corresponding interrupt. Reading the bit returns its current state.",
                "width": 32
              }
            },
            "ISPR1": {
              "SETPEND": {
                "bit": 0,
                "description": "Writing 0 to a SETPEND bit has no effect, writing 1 to a bit pends the corresponding interrupt. Reading the bit returns its current state.",
                "width": 32
              }
            },
            "ICPR0": {
              "CLRPEND": {
                "bit": 0,
                "description": "Writing 0 to a CLRPEND bit has no effect, writing 1 to a bit clears the corresponding pending interrupt. Reading the bit returns its current state.",
                "width": 32
              }
            },
            "ICPR1": {
              "CLRPEND": {
                "bit": 0,
                "description": "Writing 0 to a CLRPEND bit has no effect, writing 1 to a bit clears the corresponding pending interrupt. Reading the bit returns its current state.",
                "width": 32
              }
            },
            "IABR0": {
              "ACTIVE": {
                "bit": 0,
                "description": "Interrupt active flags. Reading 0 implies the interrupt is not active or stacked.  Reading 1 implies the interrupt is active or pre-empted and stacked.",
                "width": 32
              }
            },
            "IABR1": {
              "ACTIVE": {
                "bit": 0,
                "description": "Interrupt active flags. Reading 0 implies the interrupt is not active or stacked.  Reading 1 implies the interrupt is active or pre-empted and stacked.",
                "width": 32
              }
            },
            "IPR0": {
              "PRI_0": {
                "bit": 0,
                "description": "Priority of interrupt 0",
                "width": 8
              },
              "PRI_1": {
                "bit": 8,
                "description": "Priority of interrupt 1",
                "width": 8
              },
              "PRI_2": {
                "bit": 16,
                "description": "Priority of interrupt 2",
                "width": 8
              },
              "PRI_3": {
                "bit": 24,
                "description": "Priority of interrupt 3",
                "width": 8
              }
            },
            "IPR1": {
              "PRI_4": {
                "bit": 0,
                "description": "Priority of interrupt 4",
                "width": 8
              },
              "PRI_5": {
                "bit": 8,
                "description": "Priority of interrupt 5",
                "width": 8
              },
              "PRI_6": {
                "bit": 16,
                "description": "Priority of interrupt 6",
                "width": 8
              },
              "PRI_7": {
                "bit": 24,
                "description": "Priority of interrupt 7",
                "width": 8
              }
            },
            "IPR2": {
              "PRI_8": {
                "bit": 0,
                "description": "Priority of interrupt 8",
                "width": 8
              },
              "PRI_9": {
                "bit": 8,
                "description": "Priority of interrupt 9",
                "width": 8
              },
              "PRI_10": {
                "bit": 16,
                "description": "Priority of interrupt 10",
                "width": 8
              },
              "PRI_11": {
                "bit": 24,
                "description": "Priority of interrupt 11",
                "width": 8
              }
            },
            "IPR3": {
              "PRI_12": {
                "bit": 0,
                "description": "Priority of interrupt 12",
                "width": 8
              },
              "PRI_13": {
                "bit": 8,
                "description": "Priority of interrupt 13",
                "width": 8
              },
              "PRI_14": {
                "bit": 16,
                "description": "Priority of interrupt 14",
                "width": 8
              },
              "PRI_15": {
                "bit": 24,
                "description": "Priority of interrupt 15",
                "width": 8
              }
            },
            "IPR4": {
              "PRI_16": {
                "bit": 0,
                "description": "Priority of interrupt 16",
                "width": 8
              },
              "PRI_17": {
                "bit": 8,
                "description": "Priority of interrupt 17",
                "width": 8
              },
              "PRI_18": {
                "bit": 16,
                "description": "Priority of interrupt 18",
                "width": 8
              },
              "PRI_19": {
                "bit": 24,
                "description": "Priority of interrupt 19",
                "width": 8
              }
            },
            "IPR5": {
              "PRI_20": {
                "bit": 0,
                "description": "Priority of interrupt 20",
                "width": 8
              },
              "PRI_21": {
                "bit": 8,
                "description": "Priority of interrupt 21",
                "width": 8
              },
              "PRI_22": {
                "bit": 16,
                "description": "Priority of interrupt 22",
                "width": 8
              },
              "PRI_23": {
                "bit": 24,
                "description": "Priority of interrupt 23",
                "width": 8
              }
            },
            "IPR6": {
              "PRI_24": {
                "bit": 0,
                "description": "Priority of interrupt 24",
                "width": 8
              },
              "PRI_25": {
                "bit": 8,
                "description": "Priority of interrupt 25",
                "width": 8
              },
              "PRI_26": {
                "bit": 16,
                "description": "Priority of interrupt 26",
                "width": 8
              },
              "PRI_27": {
                "bit": 24,
                "description": "Priority of interrupt 27",
                "width": 8
              }
            },
            "IPR7": {
              "PRI_28": {
                "bit": 0,
                "description": "Priority of interrupt 28",
                "width": 8
              },
              "PRI_29": {
                "bit": 8,
                "description": "Priority of interrupt 29",
                "width": 8
              },
              "PRI_30": {
                "bit": 16,
                "description": "Priority of interrupt 30",
                "width": 8
              },
              "PRI_31": {
                "bit": 24,
                "description": "Priority of interrupt 31",
                "width": 8
              }
            },
            "IPR8": {
              "PRI_32": {
                "bit": 0,
                "description": "Priority of interrupt 32",
                "width": 8
              },
              "PRI_33": {
                "bit": 8,
                "description": "Priority of interrupt 33",
                "width": 8
              },
              "PRI_34": {
                "bit": 16,
                "description": "Priority of interrupt 34",
                "width": 8
              },
              "PRI_35": {
                "bit": 24,
                "description": "Priority of interrupt 35",
                "width": 8
              }
            },
            "IPR9": {
              "PRI_36": {
                "bit": 0,
                "description": "Priority of interrupt 36",
                "width": 8
              },
              "PRI_37": {
                "bit": 8,
                "description": "Priority of interrupt 37",
                "width": 8
              },
              "PRI_38": {
                "bit": 16,
                "description": "Priority of interrupt 38",
                "width": 8
              },
              "PRI_39": {
                "bit": 24,
                "description": "Priority of interrupt 39",
                "width": 8
              }
            },
            "IPR10": {
              "PRI_40": {
                "bit": 0,
                "description": "Priority of interrupt 40",
                "width": 8
              },
              "PRI_41": {
                "bit": 8,
                "description": "Priority of interrupt 41",
                "width": 8
              },
              "PRI_42": {
                "bit": 16,
                "description": "Priority of interrupt 42",
                "width": 8
              },
              "PRI_43": {
                "bit": 24,
                "description": "Priority of interrupt 43",
                "width": 8
              }
            },
            "IPR11": {
              "PRI_44": {
                "bit": 0,
                "description": "Priority of interrupt 44",
                "width": 8
              },
              "PRI_45": {
                "bit": 8,
                "description": "Priority of interrupt 45",
                "width": 8
              },
              "PRI_46": {
                "bit": 16,
                "description": "Priority of interrupt 46",
                "width": 8
              },
              "PRI_47": {
                "bit": 24,
                "description": "Priority of interrupt 47",
                "width": 8
              }
            },
            "IPR12": {
              "PRI_48": {
                "bit": 0,
                "description": "Priority of interrupt 48",
                "width": 8
              },
              "PRI_49": {
                "bit": 8,
                "description": "Priority of interrupt 49",
                "width": 8
              },
              "PRI_50": {
                "bit": 16,
                "description": "Priority of interrupt 50",
                "width": 8
              },
              "PRI_51": {
                "bit": 24,
                "description": "Priority of interrupt 51",
                "width": 8
              }
            },
            "IPR13": {
              "PRI_52": {
                "bit": 0,
                "description": "Priority of interrupt 52",
                "width": 8
              },
              "PRI_53": {
                "bit": 8,
                "description": "Priority of interrupt 53",
                "width": 8
              },
              "PRI_54": {
                "bit": 16,
                "description": "Priority of interrupt 54",
                "width": 8
              },
              "PRI_55": {
                "bit": 24,
                "description": "Priority of interrupt 55",
                "width": 8
              }
            },
            "IPR14": {
              "PRI_56": {
                "bit": 0,
                "description": "Priority of interrupt 56",
                "width": 8
              },
              "PRI_57": {
                "bit": 8,
                "description": "Priority of interrupt 57",
                "width": 8
              },
              "PRI_58": {
                "bit": 16,
                "description": "Priority of interrupt 58",
                "width": 8
              },
              "PRI_59": {
                "bit": 24,
                "description": "Priority of interrupt 59",
                "width": 8
              }
            },
            "IPR15": {
              "PRI_60": {
                "bit": 0,
                "description": "Priority of interrupt 60",
                "width": 8
              },
              "PRI_61": {
                "bit": 8,
                "description": "Priority of interrupt 61",
                "width": 8
              },
              "PRI_62": {
                "bit": 16,
                "description": "Priority of interrupt 62",
                "width": 8
              },
              "PRI_63": {
                "bit": 24,
                "description": "Priority of interrupt 63",
                "width": 8
              }
            },
            "STIR": {
              "INTID": {
                "bit": 0,
                "description": "Interrupt ID field. Writing a value to the INTID field is the same as manually pending an interrupt by setting the corresponding interrupt bit in an Interrupt Set Pending Register.",
                "width": 9
              }
            },
            "STCSR": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable SysTick counter"
              },
              "TICKINT": {
                "bit": 1,
                "description": "Counting down to zero does not pend the SysTick handler. Software can use COUNTFLAG to determine if the SysTick handler has ever counted to zero."
              },
              "CLKSOURCE": {
                "bit": 2,
                "description": "Clock source."
              },
              "COUNTFLAG": {
                "bit": 16,
                "description": "Returns 1 if timer counted to 0 since last time this was read. Clears on read by application of any part of the SysTick Control and Status Register. If read by the debugger using the DAP, this bit is cleared on read-only if the MasterType bit in the AHB-AP Control Register is set to 0. Otherwise, the COUNTFLAG bit is not changed by the debugger read."
              }
            },
            "STRVR": {
              "RELOAD": {
                "bit": 0,
                "description": "Value to load into the SysTick Current Value Register when the counter reaches 0.",
                "width": 24
              }
            },
            "STCVR": {
              "CURRENT": {
                "bit": 0,
                "description": "Current value at the time the register is accessed. No read-modify-write protection is provided, so change with care. Writing to it with any value clears the register to 0. Clearing this register also clears the COUNTFLAG bit of the SysTick Control and Status Register.",
                "width": 24
              }
            },
            "STCR": {
              "TENMS": {
                "bit": 0,
                "description": "Reads as zero. Indicates calibration value is not known.",
                "width": 24
              },
              "SKEW": {
                "bit": 30,
                "description": "Reads as one. The calibration value is not exactly 10ms because of clock frequency. This could affect its suitability as a software real time clock."
              },
              "NOREF": {
                "bit": 31,
                "description": "Reads as one. Indicates that no separate reference clock is provided."
              }
            },
            "CPUID": {
              "REVISION": {
                "bit": 0,
                "description": "Implementation defined revision number.",
                "width": 4
              },
              "PARTNO": {
                "bit": 4,
                "description": "Number of processor within family.",
                "width": 12
              },
              "CONSTANT": {
                "bit": 16,
                "description": "Reads as 0xC",
                "width": 4
              },
              "VARIANT": {
                "bit": 20,
                "description": "Implementation defined variant number.",
                "width": 4
              },
              "IMPLEMENTER": {
                "bit": 24,
                "description": "Implementor code.",
                "width": 8
              }
            },
            "ICSR": {
              "VECTACTIVE": {
                "bit": 0,
                "description": "Active ISR number field. Reset clears the VECTACTIVE field.",
                "width": 9
              },
              "RETTOBASE": {
                "bit": 11,
                "description": "This bit is 1 when the set of all active exceptions minus the IPSR_current_exception yields the empty set."
              },
              "VECTPENDING": {
                "bit": 12,
                "description": "Pending ISR number field. VECTPENDING contains the interrupt number of the highest priority pending ISR.",
                "width": 6
              },
              "ISRPENDING": {
                "bit": 22,
                "description": "Interrupt pending flag. Excludes NMI and faults."
              },
              "ISRPREEMPT": {
                "bit": 23,
                "description": "You must only use this at debug time. It indicates that a pending interrupt is to be taken in the next running cycle. If C_MASKINTS is clear in the Debug Halting Control and Status Register, the interrupt is serviced."
              },
              "PENDSTCLR": {
                "bit": 25,
                "description": "Clear pending SysTick bit"
              },
              "PENDSTSET": {
                "bit": 26,
                "description": "Set a pending SysTick bit."
              },
              "PENDSVCLR": {
                "bit": 27,
                "description": "Clear pending pendSV bit"
              },
              "PENDSVSET": {
                "bit": 28,
                "description": "Set pending pendSV bit."
              },
              "NMIPENDSET": {
                "bit": 31,
                "description": "Set pending NMI bit. NMIPENDSET pends and activates an NMI. Because NMI is the highest-priority interrupt, it takes effect as soon as it registers."
              }
            },
            "VTOR": {
              "TBLOFF": {
                "bit": 7,
                "description": "Vector table base offset field. Contains the offset of the table base from the bottom of the SRAM or CODE space.",
                "width": 22
              },
              "TBLBASE": {
                "bit": 29,
                "description": "Table base is in Code (0) or RAM (1)."
              }
            },
            "AIRCR": {
              "VECTRESET": {
                "bit": 0,
                "description": "System Reset bit. Resets the system, with the exception of debug components. The VECTRESET bit self-clears. Reset clears the VECTRESET bit. For debugging, only write this bit when the core is halted."
              },
              "VECTCLRACTIVE": {
                "bit": 1,
                "description": "Clears all active state information for active NMI, fault, and interrupts.  It is the responsibility of the application to reinitialize the stack. The VECTCLRACTIVE bit is for returning to a known state during debug. The VECTCLRACTIVE bit self-clears. IPSR is not cleared by this operation. So, if used by an application, it must only be used at the base level of activation, or within a system handler whose active bit can be set."
              },
              "SYSRESETREQ": {
                "bit": 2,
                "description": "Causes a signal to be asserted to the outer system that indicates a reset is requested. Intended to force a large system reset of all major components except for debug. Setting this bit does not prevent Halting Debug from running."
              },
              "PRIGROUP": {
                "bit": 8,
                "description": "Interrupt priority grouping field. The PRIGROUP field is a binary point position indicator for creating subpriorities for exceptions that share the same pre-emption level. It divides the PRI_n field in the Interrupt Priority Register into a pre-emption level and a subpriority level. The binary point is a left-of value. This means that the PRIGROUP value represents a point starting at the left of the Least Significant Bit (LSB). This is bit [0] of 7:0. The lowest value might not be 0 depending on the number of bits allocated for priorities, and implementation choices",
                "width": 3
              },
              "ENDIANESS": {
                "bit": 15,
                "description": "Data endianness bit. ENDIANNESS is sampled from the BIGEND input port during reset. You cannot change ENDIANNESS outside of reset."
              },
              "VECTKEY": {
                "bit": 16,
                "description": "Register key. Writing to this register requires 0x5FA in the VECTKEY field. Otherwise the write value is ignored.",
                "width": 16
              }
            },
            "SCR": {
              "SLEEPONEXIT": {
                "bit": 1,
                "description": "Sleep on exit when returning from Handler mode to Thread mode. Enables interrupt driven applications to avoid returning to empty main application."
              },
              "SLEEPDEEP": {
                "bit": 2,
                "description": "Sleep deep bit."
              },
              "SEVONPEND": {
                "bit": 4,
                "description": "When enabled, this causes WFE to wake up when an interrupt moves from inactive to pended. Otherwise, WFE only wakes up from an event signal, external and SEV instruction generated. The event input, RXEV, is registered even when not waiting for an event, and so effects the next WFE."
              }
            },
            "CCR": {
              "NONBASETHREDENA": {
                "bit": 0,
                "description": "When 0, default, It is only possible to enter Thread mode when returning from the last exception. When set to 1, Thread mode can be entered from any level in Handler mode by controlled return value."
              },
              "USERSETMPEND": {
                "bit": 1,
                "description": "If written as 1, enables user code to write the Software Trigger Interrupt register to trigger (pend) a Main exception, which is one associated with the Main stack pointer."
              },
              "UNALIGN_TRP": {
                "bit": 3,
                "description": "Trap for unaligned access. This enables faulting/halting on any unaligned half or full word access. Unaligned load-store multiples always fault. The relevant Usage Fault Status Register bit is UNALIGNED."
              },
              "DIV_0_TRP": {
                "bit": 4,
                "description": "Trap on Divide by 0. This enables faulting/halting when an attempt is made to divide by 0. The relevant Usage Fault Status Register bit is DIVBYZERO."
              },
              "BFHFNMIGN": {
                "bit": 8,
                "description": "When enabled, this causes handlers running at priority -1 and -2 (Hard Fault, NMI, and FAULTMASK escalated handlers) to ignore Data Bus faults caused by load and store instructions. When disabled, these bus faults cause a lock-up. You must only use this enable with extreme caution. All data bus faults are ignored therefore you must only use it when the handler and its data are in absolutely safe memory. Its normal use is to probe system devices and bridges to detect control path problems and fix them."
              },
              "STKALIGN": {
                "bit": 9,
                "description": "Stack alignment bit."
              }
            },
            "SHPR1": {
              "PRI_4": {
                "bit": 0,
                "description": "Priority of system handler 4.",
                "width": 8
              },
              "PRI_5": {
                "bit": 8,
                "description": "Priority of system handler 5.",
                "width": 8
              },
              "PRI_6": {
                "bit": 16,
                "description": "Priority of system handler 6.",
                "width": 8
              },
              "PRI_7": {
                "bit": 24,
                "description": "Priority of system handler 7.",
                "width": 8
              }
            },
            "SHPR2": {
              "PRI_8": {
                "bit": 0,
                "description": "Priority of system handler 8.",
                "width": 8
              },
              "PRI_9": {
                "bit": 8,
                "description": "Priority of system handler 9.",
                "width": 8
              },
              "PRI_10": {
                "bit": 16,
                "description": "Priority of system handler 10.",
                "width": 8
              },
              "PRI_11": {
                "bit": 24,
                "description": "Priority of system handler 11.",
                "width": 8
              }
            },
            "SHPR3": {
              "PRI_12": {
                "bit": 0,
                "description": "Priority of system handler 12.",
                "width": 8
              },
              "PRI_13": {
                "bit": 8,
                "description": "Priority of system handler 13.",
                "width": 8
              },
              "PRI_14": {
                "bit": 16,
                "description": "Priority of system handler 14.",
                "width": 8
              },
              "PRI_15": {
                "bit": 24,
                "description": "Priority of system handler 15.",
                "width": 8
              }
            },
            "SHCSR": {
              "MEMFAULTACT": {
                "bit": 0,
                "description": "MemManage active flag."
              },
              "BUSFAULTACT": {
                "bit": 1,
                "description": "BusFault active flag."
              },
              "USGFAULTACT": {
                "bit": 3,
                "description": "UsageFault active flag."
              },
              "SVCALLACT": {
                "bit": 7,
                "description": "SVCall active flag."
              },
              "MONITORACT": {
                "bit": 8,
                "description": "the Monitor active flag."
              },
              "PENDSVACT": {
                "bit": 10,
                "description": "PendSV active flag."
              },
              "SYSTICKACT": {
                "bit": 11,
                "description": "SysTick active flag."
              },
              "USGFAULTPENDED": {
                "bit": 12,
                "description": "usage fault pended flag."
              },
              "MEMFAULTPENDED": {
                "bit": 13,
                "description": "MemManage pended flag."
              },
              "BUSFAULTPENDED": {
                "bit": 14,
                "description": "BusFault pended flag."
              },
              "SVCALLPENDED": {
                "bit": 15,
                "description": "SVCall pended flag."
              },
              "MEMFAULTENA": {
                "bit": 16,
                "description": "MemManage fault system handler enable"
              },
              "BUSFAULTENA": {
                "bit": 17,
                "description": "Bus fault system handler enable"
              },
              "USGFAULTENA": {
                "bit": 18,
                "description": "Usage fault system handler enable"
              }
            },
            "CFSR": {
              "IACCVIOL": {
                "bit": 0,
                "description": "Instruction access violation flag. Attempting to fetch an instruction from a location that does not permit execution sets the IACCVIOL flag. This occurs on any access to an XN region, even when the MPU is disabled or not present. The return PC points to the faulting instruction. The MMAR is not written."
              },
              "DACCVIOL": {
                "bit": 1,
                "description": "Data access violation flag. Attempting to load or store at a location that does not permit the operation sets the DACCVIOL flag. The return PC points to the faulting instruction. This error loads MMAR with the address of the attempted access."
              },
              "MUNSTKERR": {
                "bit": 3,
                "description": "Unstack from exception return has caused one or more access violations. This is chained to the handler, so that the original return stack is still present. SP is not adjusted from failing return and new save is not performed. The MMAR is not written."
              },
              "MSTKERR": {
                "bit": 4,
                "description": "Stacking from exception has caused one or more access violations. The SP is still adjusted and the values in the context area on the stack might be incorrect. The MMAR is not written."
              },
              "MMARVALID": {
                "bit": 7,
                "description": "Memory Manage Address Register (MMAR) address valid flag. A later-arriving fault, such as a bus fault, can clear a memory manage fault.. If a MemManage fault occurs that is escalated to a Hard Fault because of priority, the Hard Fault handler must clear this bit. This prevents problems on return to a stacked active MemManage handler whose MMAR value has been overwritten."
              },
              "IBUSERR": {
                "bit": 8,
                "description": "Instruction bus error flag. The IBUSERR flag is set by a prefetch error. The fault stops on the instruction, so if the error occurs under a branch shadow, no fault occurs. The BFAR is not written."
              },
              "PRECISERR": {
                "bit": 9,
                "description": "Precise data bus error return."
              },
              "IMPRECISERR": {
                "bit": 10,
                "description": "Imprecise data bus error. It is a BusFault, but the Return PC is not related to the causing instruction. This is not a synchronous fault. So, if detected when the priority of the current activation is higher than the Bus Fault, it only pends. Bus fault activates when returning to a lower priority activation. If a precise fault occurs before returning to a lower priority exception, the handler detects both IMPRECISERR set and one of the precise fault status bits set at the same time. The BFAR is not written."
              },
              "UNSTKERR": {
                "bit": 11,
                "description": "Unstack from exception return has caused one or more bus faults. This is chained to the handler, so that the original return stack is still present. SP is not adjusted from failing return and new save is not performed. The BFAR is not written."
              },
              "STKERR": {
                "bit": 12,
                "description": "Stacking from exception has caused one or more bus faults. The SP is still adjusted and the values in the context area on the stack might be incorrect. The BFAR is not written."
              },
              "BFARVALID": {
                "bit": 15,
                "description": "This bit is set if the Bus Fault Address Register (BFAR) contains a valid address. This is true after a bus fault where the address is known. Other faults can clear this bit, such as a Mem Manage fault occurring later. If a Bus fault occurs that is escalated to a Hard Fault because of priority, the Hard Fault handler must clear this bit. This prevents problems if returning to a stacked active Bus fault handler whose BFAR value has been overwritten."
              },
              "UNDEFINSTR": {
                "bit": 16,
                "description": "The UNDEFINSTR flag is set when the processor attempts to execute an undefined instruction. This is an instruction that the processor cannot decode. The return PC points to the undefined instruction."
              },
              "INVSTATE": {
                "bit": 17,
                "description": "Invalid combination of EPSR and instruction, for reasons other than UNDEFINED instruction. Return PC points to faulting instruction, with the invalid state."
              },
              "INVPC": {
                "bit": 18,
                "description": "Attempt to load EXC_RETURN into PC illegally. Invalid instruction, invalid context, invalid value. The return PC points to the instruction that tried to set the PC."
              },
              "NOCP": {
                "bit": 19,
                "description": "Attempt to use a coprocessor instruction. The processor does not support coprocessor instructions."
              },
              "UNALIGNED": {
                "bit": 24,
                "description": "When UNALIGN_TRP is enabled (see Configuration Control Register on page 8-26), and there is an attempt to make an unaligned memory access, then this fault occurs. Unaligned LDM/STM/LDRD/STRD instructions always fault irrespective of the setting of UNALIGN_TRP."
              },
              "DIVBYZERO": {
                "bit": 25,
                "description": "When DIV_0_TRP (see Configuration Control Register on page 8-26) is enabled and an SDIV or UDIV instruction is used with a divisor of 0, this fault occurs The instruction is executed and the return PC points to it. If DIV_0_TRP is not set, then the divide returns a quotient of 0."
              },
              "MLSPERR": {
                "bit": 5,
                "description": "Indicates if MemManage fault occurred during FP lazy state preservation."
              },
              "LSPERR": {
                "bit": 13,
                "description": "Indicates if bus fault occurred during FP lazy state preservation."
              }
            },
            "HFSR": {
              "VECTTBL": {
                "bit": 1,
                "description": "This bit is set if there is a fault because of vector table read on exception processing (Bus Fault). This case is always a Hard Fault. The return PC points to the pre-empted instruction."
              },
              "FORCED": {
                "bit": 30,
                "description": "Hard Fault activated because a Configurable Fault was received and cannot activate because of priority or because the Configurable Fault is disabled. The Hard Fault handler then has to read the other fault status registers to determine cause."
              },
              "DEBUGEVT": {
                "bit": 31,
                "description": "This bit is set if there is a fault related to debug. This is only possible when halting debug is not enabled. For monitor enabled debug, it only happens for BKPT when the current priority is higher than the monitor. When both halting and monitor debug are disabled, it only happens for debug events that are not ignored (minimally, BKPT). The Debug Fault Status Register is updated."
              }
            },
            "DFSR": {
              "HALTED": {
                "bit": 0,
                "description": "Halt request flag. The processor is halted on the next instruction."
              },
              "BKPT": {
                "bit": 1,
                "description": "BKPT flag. The BKPT flag is set by a BKPT instruction in flash patch code, and also by normal code. Return PC points to breakpoint containing instruction."
              },
              "DWTTRAP": {
                "bit": 2,
                "description": "Data Watchpoint and Trace (DWT) flag. The processor stops at the current instruction or at the next instruction."
              },
              "VCATCH": {
                "bit": 3,
                "description": "Vector catch flag. When the VCATCH flag is set, a flag in one of the local fault status registers is also set to indicate the type of fault."
              },
              "EXTERNAL": {
                "bit": 4,
                "description": "External debug request flag. The processor stops on next instruction boundary."
              }
            },
            "MMFAR": {
              "ADDRESS": {
                "bit": 0,
                "description": "Mem Manage fault address field. ADDRESS is the data address of a faulted load or store attempt. When an unaligned access faults, the address is the actual address that faulted. Because an access can be split into multiple parts, each aligned, this address can be any offset in the range of the requested size. Flags in the Memory Manage Fault Status Register indicate the cause of the fault",
                "width": 32
              }
            },
            "BFAR": {
              "ADDRESS": {
                "bit": 0,
                "description": "Bus fault address field. ADDRESS is the data address of a faulted load or store attempt. When an unaligned access faults, the address is the address requested by the instruction, even if that is not the address that faulted. Flags in the Bus Fault Status Register indicate the cause of the fault",
                "width": 32
              }
            },
            "AFSR": {
              "IMPDEF": {
                "bit": 0,
                "description": "Implementation defined. The bits map directly onto the signal assignment to the AUXFAULT inputs.",
                "width": 32
              }
            },
            "PFR0": {
              "STATE0": {
                "bit": 0,
                "description": "State0 (T-bit == 0)",
                "width": 4
              },
              "STATE1": {
                "bit": 4,
                "description": "State1 (T-bit == 1)",
                "width": 4
              }
            },
            "PFR1": {
              "MICROCONTROLLER_PROGRAMMERS_MODEL": {
                "bit": 8,
                "description": "Microcontroller programmer's model",
                "width": 4
              }
            },
            "DFR0": {
              "MICROCONTROLLER_DEBUG_MODEL": {
                "bit": 20,
                "description": "Microcontroller Debug Model - memory mapped",
                "width": 4
              }
            },
            "MMFR0": {
              "PMSA_SUPPORT": {
                "bit": 4,
                "description": "PMSA support",
                "width": 4
              },
              "CACHE_COHERENCE_SUPPORT": {
                "bit": 8,
                "description": "Cache coherence support",
                "width": 4
              },
              "OUTER_NON_SHARABLE_SUPPORT": {
                "bit": 12,
                "description": "Outer non-sharable support",
                "width": 4
              },
              "AUXILIARY_REGISTER_SUPPORT": {
                "bit": 20,
                "description": "Auxiliary register support",
                "width": 4
              }
            },
            "MMFR2": {
              "WAIT_FOR_INTERRUPT_STALLING": {
                "bit": 24,
                "description": "wait for interrupt stalling",
                "width": 4
              }
            },
            "ISAR0": {
              "BITCOUNT_INSTRS": {
                "bit": 4,
                "description": "BitCount instructions",
                "width": 4
              },
              "BITFIELD_INSTRS": {
                "bit": 8,
                "description": "BitField instructions",
                "width": 4
              },
              "CMPBRANCH_INSTRS": {
                "bit": 12,
                "description": "CmpBranch instructions",
                "width": 4
              },
              "COPROC_INSTRS": {
                "bit": 16,
                "description": "Coprocessor instructions",
                "width": 4
              },
              "DEBUG_INSTRS": {
                "bit": 20,
                "description": "Debug instructions",
                "width": 4
              },
              "DIVIDE_INSTRS": {
                "bit": 24,
                "description": "Divide instructions",
                "width": 4
              }
            },
            "ISAR1": {
              "EXTEND_INSRS": {
                "bit": 12,
                "description": "Extend instructions. Note that the shift options on these instructions are also controlled by the WithShifts_instrs attribute.",
                "width": 4
              },
              "IFTHEN_INSTRS": {
                "bit": 16,
                "description": "IfThen instructions",
                "width": 4
              },
              "IMMEDIATE_INSTRS": {
                "bit": 20,
                "description": "Immediate instructions",
                "width": 4
              },
              "INTERWORK_INSTRS": {
                "bit": 24,
                "description": "Interwork instructions",
                "width": 4
              }
            },
            "ISAR2": {
              "LOADSTORE_INSTRS": {
                "bit": 0,
                "description": "LoadStore instructions",
                "width": 4
              },
              "MEMHINT_INSTRS": {
                "bit": 4,
                "description": "MemoryHint instructions",
                "width": 4
              },
              "MULTIACCESSINT_INSTRS": {
                "bit": 8,
                "description": "Multi-Access interruptible instructions",
                "width": 4
              },
              "MULT_INSTRS": {
                "bit": 12,
                "description": "Multiply instructions",
                "width": 4
              },
              "MULTS_INSTRS": {
                "bit": 16,
                "description": "Multiply instructions (advanced, signed)",
                "width": 4
              },
              "MULTU_INSTRS": {
                "bit": 20,
                "description": "Multiply instructions (advanced, unsigned)",
                "width": 4
              },
              "REVERSAL_INSTRS": {
                "bit": 28,
                "description": "Reversal instructions",
                "width": 4
              }
            },
            "ISAR3": {
              "SATRUATE_INSTRS": {
                "bit": 0,
                "description": "Saturate instructions",
                "width": 4
              },
              "SIMD_INSTRS": {
                "bit": 4,
                "description": "SIMD instructions",
                "width": 4
              },
              "SVC_INSTRS": {
                "bit": 8,
                "description": "SVC instructions",
                "width": 4
              },
              "SYNCPRIM_INSTRS": {
                "bit": 12,
                "description": "SyncPrim instructions. Note there are no LDREXD or STREXD in ARMv7-M. This attribute is used in conjunction with the SyncPrim_instrs_frac attribute in ID_ISAR4[23:20].",
                "width": 4
              },
              "TABBRANCH_INSTRS": {
                "bit": 16,
                "description": "TableBranch instructions",
                "width": 4
              },
              "THUMBCOPY_INSTRS": {
                "bit": 20,
                "description": "ThumbCopy instructions",
                "width": 4
              },
              "TRUENOP_INSTRS": {
                "bit": 24,
                "description": "TrueNOP instructions",
                "width": 4
              }
            },
            "ISAR4": {
              "UNPRIV_INSTRS": {
                "bit": 0,
                "description": "Unprivileged instructions",
                "width": 4
              },
              "WITHSHIFTS_INSTRS": {
                "bit": 4,
                "description": "WithShift instructions. Note that all additions only apply in cases where the encoding supports them - e.g. there is no difference between levels 3 and 4 in the Thumb-2 instruction set. Also note that MOV instructions with shift options should instead be treated as ASR, LSL, LSR, ROR or RRX instructions.",
                "width": 4
              },
              "WRITEBACK_INSTRS": {
                "bit": 8,
                "description": "Writeback instructions",
                "width": 4
              },
              "BARRIER_INSTRS": {
                "bit": 16,
                "description": "Barrier instructions",
                "width": 4
              },
              "SYNCPRIM_INSTRS_FRAC": {
                "bit": 20,
                "description": "SyncPrim_instrs_frac",
                "width": 4
              },
              "PSR_M_INSTRS": {
                "bit": 24,
                "description": "PSR_M_instrs",
                "width": 4
              }
            },
            "CPACR": {
              "CP11": {
                "bit": 22,
                "description": "Access privileges for coprocessor 11. The possible values of each field are: 0b00 = Access denied. Any attempted access generates a NOCP UsageFault. 0b01 = Privileged access only. An unprivileged access generates a NOCP UsageFault. 0b10 = Reserved. 0b11 = Full access. Used in conjunction with the control for CP10, this controls access to the Floating Point Coprocessor.",
                "width": 2
              },
              "CP10": {
                "bit": 20,
                "description": "Access privileges for coprocessor 10. The possible values of each field are: 0b00 = Access denied. Any attempted access generates a NOCP UsageFault. 0b01 = Privileged access only. An unprivileged access generates a NOCP UsageFault. 0b10 = Reserved. 0b11 = Full access. Used in conjunction with the control for CP11, this controls access to the Floating Point Coprocessor.",
                "width": 2
              }
            }
          }
        },
        "RSTCTL": {
          "instances": [
            {
              "name": "RSTCTL",
              "base": "0xE0042000"
            }
          ],
          "registers": {
            "RSTCTL_RESET_REQ": {
              "offset": "0x00",
              "size": 32,
              "description": "Reset Request Register"
            },
            "RSTCTL_HARDRESET_STAT": {
              "offset": "0x04",
              "size": 32,
              "description": "Hard Reset Status Register"
            },
            "RSTCTL_HARDRESET_CLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Hard Reset Status Clear Register"
            },
            "RSTCTL_HARDRESET_SET": {
              "offset": "0x0C",
              "size": 32,
              "description": "Hard Reset Status Set Register"
            },
            "RSTCTL_SOFTRESET_STAT": {
              "offset": "0x10",
              "size": 32,
              "description": "Soft Reset Status Register"
            },
            "RSTCTL_SOFTRESET_CLR": {
              "offset": "0x14",
              "size": 32,
              "description": "Soft Reset Status Clear Register"
            },
            "RSTCTL_SOFTRESET_SET": {
              "offset": "0x18",
              "size": 32,
              "description": "Soft Reset Status Set Register"
            },
            "RSTCTL_PSSRESET_STAT": {
              "offset": "0x100",
              "size": 32,
              "description": "PSS Reset Status Register"
            },
            "RSTCTL_PSSRESET_CLR": {
              "offset": "0x104",
              "size": 32,
              "description": "PSS Reset Status Clear Register"
            },
            "RSTCTL_PCMRESET_STAT": {
              "offset": "0x108",
              "size": 32,
              "description": "PCM Reset Status Register"
            },
            "RSTCTL_PCMRESET_CLR": {
              "offset": "0x10C",
              "size": 32,
              "description": "PCM Reset Status Clear Register"
            },
            "RSTCTL_PINRESET_STAT": {
              "offset": "0x110",
              "size": 32,
              "description": "Pin Reset Status Register"
            },
            "RSTCTL_PINRESET_CLR": {
              "offset": "0x114",
              "size": 32,
              "description": "Pin Reset Status Clear Register"
            },
            "RSTCTL_REBOOTRESET_STAT": {
              "offset": "0x118",
              "size": 32,
              "description": "Reboot Reset Status Register"
            },
            "RSTCTL_REBOOTRESET_CLR": {
              "offset": "0x11C",
              "size": 32,
              "description": "Reboot Reset Status Clear Register"
            },
            "RSTCTL_CSRESET_STAT": {
              "offset": "0x120",
              "size": 32,
              "description": "CS Reset Status Register"
            },
            "RSTCTL_CSRESET_CLR": {
              "offset": "0x124",
              "size": 32,
              "description": "CS Reset Status Clear Register"
            }
          },
          "bits": {
            "RSTCTL_RESET_REQ": {
              "SOFT_REQ": {
                "bit": 0,
                "description": "Soft Reset request"
              },
              "HARD_REQ": {
                "bit": 1,
                "description": "Hard Reset request"
              },
              "RSTKEY": {
                "bit": 8,
                "description": "Write key to unlock reset request bits",
                "width": 8
              }
            },
            "RSTCTL_HARDRESET_STAT": {
              "SRC0": {
                "bit": 0,
                "description": "Indicates that SRC0 was the source of the Hard Reset"
              },
              "SRC1": {
                "bit": 1,
                "description": "Indicates that SRC1 was the source of the Hard Reset"
              },
              "SRC2": {
                "bit": 2,
                "description": "Indicates that SRC2 was the source of the Hard Reset"
              },
              "SRC3": {
                "bit": 3,
                "description": "Indicates that SRC3 was the source of the Hard Reset"
              },
              "SRC4": {
                "bit": 4,
                "description": "Indicates that SRC4 was the source of the Hard Reset"
              },
              "SRC5": {
                "bit": 5,
                "description": "Indicates that SRC5 was the source of the Hard Reset"
              },
              "SRC6": {
                "bit": 6,
                "description": "Indicates that SRC6 was the source of the Hard Reset"
              },
              "SRC7": {
                "bit": 7,
                "description": "Indicates that SRC7 was the source of the Hard Reset"
              },
              "SRC8": {
                "bit": 8,
                "description": "Indicates that SRC8 was the source of the Hard Reset"
              },
              "SRC9": {
                "bit": 9,
                "description": "Indicates that SRC9 was the source of the Hard Reset"
              },
              "SRC10": {
                "bit": 10,
                "description": "Indicates that SRC10 was the source of the Hard Reset"
              },
              "SRC11": {
                "bit": 11,
                "description": "Indicates that SRC11 was the source of the Hard Reset"
              },
              "SRC12": {
                "bit": 12,
                "description": "Indicates that SRC12 was the source of the Hard Reset"
              },
              "SRC13": {
                "bit": 13,
                "description": "Indicates that SRC13 was the source of the Hard Reset"
              },
              "SRC14": {
                "bit": 14,
                "description": "Indicates that SRC14 was the source of the Hard Reset"
              },
              "SRC15": {
                "bit": 15,
                "description": "Indicates that SRC15 was the source of the Hard Reset"
              }
            },
            "RSTCTL_HARDRESET_CLR": {
              "SRC0": {
                "bit": 0,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT"
              },
              "SRC1": {
                "bit": 1,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT"
              },
              "SRC2": {
                "bit": 2,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT"
              },
              "SRC3": {
                "bit": 3,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT"
              },
              "SRC4": {
                "bit": 4,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT"
              },
              "SRC5": {
                "bit": 5,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT"
              },
              "SRC6": {
                "bit": 6,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT"
              },
              "SRC7": {
                "bit": 7,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT"
              },
              "SRC8": {
                "bit": 8,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT"
              },
              "SRC9": {
                "bit": 9,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT"
              },
              "SRC10": {
                "bit": 10,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT"
              },
              "SRC11": {
                "bit": 11,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT"
              },
              "SRC12": {
                "bit": 12,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT"
              },
              "SRC13": {
                "bit": 13,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT"
              },
              "SRC14": {
                "bit": 14,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_HARDRESET_STAT"
              },
              "SRC15": {
                "bit": 15,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_HRDRESETSTAT_REG"
              }
            },
            "RSTCTL_HARDRESET_SET": {
              "SRC0": {
                "bit": 0,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)"
              },
              "SRC1": {
                "bit": 1,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)"
              },
              "SRC2": {
                "bit": 2,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)"
              },
              "SRC3": {
                "bit": 3,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)"
              },
              "SRC4": {
                "bit": 4,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)"
              },
              "SRC5": {
                "bit": 5,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)"
              },
              "SRC6": {
                "bit": 6,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)"
              },
              "SRC7": {
                "bit": 7,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)"
              },
              "SRC8": {
                "bit": 8,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)"
              },
              "SRC9": {
                "bit": 9,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)"
              },
              "SRC10": {
                "bit": 10,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)"
              },
              "SRC11": {
                "bit": 11,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)"
              },
              "SRC12": {
                "bit": 12,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)"
              },
              "SRC13": {
                "bit": 13,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)"
              },
              "SRC14": {
                "bit": 14,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)"
              },
              "SRC15": {
                "bit": 15,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_HARDRESET_STAT (and initiates a Hard Reset)"
              }
            },
            "RSTCTL_SOFTRESET_STAT": {
              "SRC0": {
                "bit": 0,
                "description": "If 1, indicates that SRC0 was the source of the Soft Reset"
              },
              "SRC1": {
                "bit": 1,
                "description": "If 1, indicates that SRC1 was the source of the Soft Reset"
              },
              "SRC2": {
                "bit": 2,
                "description": "If 1, indicates that SRC2 was the source of the Soft Reset"
              },
              "SRC3": {
                "bit": 3,
                "description": "If 1, indicates that SRC3 was the source of the Soft Reset"
              },
              "SRC4": {
                "bit": 4,
                "description": "If 1, indicates that SRC4 was the source of the Soft Reset"
              },
              "SRC5": {
                "bit": 5,
                "description": "If 1, indicates that SRC5 was the source of the Soft Reset"
              },
              "SRC6": {
                "bit": 6,
                "description": "If 1, indicates that SRC6 was the source of the Soft Reset"
              },
              "SRC7": {
                "bit": 7,
                "description": "If 1, indicates that SRC7 was the source of the Soft Reset"
              },
              "SRC8": {
                "bit": 8,
                "description": "If 1, indicates that SRC8 was the source of the Soft Reset"
              },
              "SRC9": {
                "bit": 9,
                "description": "If 1, indicates that SRC9 was the source of the Soft Reset"
              },
              "SRC10": {
                "bit": 10,
                "description": "If 1, indicates that SRC10 was the source of the Soft Reset"
              },
              "SRC11": {
                "bit": 11,
                "description": "If 1, indicates that SRC11 was the source of the Soft Reset"
              },
              "SRC12": {
                "bit": 12,
                "description": "If 1, indicates that SRC12 was the source of the Soft Reset"
              },
              "SRC13": {
                "bit": 13,
                "description": "If 1, indicates that SRC13 was the source of the Soft Reset"
              },
              "SRC14": {
                "bit": 14,
                "description": "If 1, indicates that SRC14 was the source of the Soft Reset"
              },
              "SRC15": {
                "bit": 15,
                "description": "If 1, indicates that SRC15 was the source of the Soft Reset"
              }
            },
            "RSTCTL_SOFTRESET_CLR": {
              "SRC0": {
                "bit": 0,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT"
              },
              "SRC1": {
                "bit": 1,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT"
              },
              "SRC2": {
                "bit": 2,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT"
              },
              "SRC3": {
                "bit": 3,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT"
              },
              "SRC4": {
                "bit": 4,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT"
              },
              "SRC5": {
                "bit": 5,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT"
              },
              "SRC6": {
                "bit": 6,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT"
              },
              "SRC7": {
                "bit": 7,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT"
              },
              "SRC8": {
                "bit": 8,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT"
              },
              "SRC9": {
                "bit": 9,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT"
              },
              "SRC10": {
                "bit": 10,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT"
              },
              "SRC11": {
                "bit": 11,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT"
              },
              "SRC12": {
                "bit": 12,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT"
              },
              "SRC13": {
                "bit": 13,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT"
              },
              "SRC14": {
                "bit": 14,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT"
              },
              "SRC15": {
                "bit": 15,
                "description": "Write 1 clears the corresponding bit in the RSTCTL_SOFTRESET_STAT"
              }
            },
            "RSTCTL_SOFTRESET_SET": {
              "SRC0": {
                "bit": 0,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)"
              },
              "SRC1": {
                "bit": 1,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)"
              },
              "SRC2": {
                "bit": 2,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)"
              },
              "SRC3": {
                "bit": 3,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)"
              },
              "SRC4": {
                "bit": 4,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)"
              },
              "SRC5": {
                "bit": 5,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)"
              },
              "SRC6": {
                "bit": 6,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)"
              },
              "SRC7": {
                "bit": 7,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)"
              },
              "SRC8": {
                "bit": 8,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)"
              },
              "SRC9": {
                "bit": 9,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)"
              },
              "SRC10": {
                "bit": 10,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)"
              },
              "SRC11": {
                "bit": 11,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)"
              },
              "SRC12": {
                "bit": 12,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)"
              },
              "SRC13": {
                "bit": 13,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)"
              },
              "SRC14": {
                "bit": 14,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)"
              },
              "SRC15": {
                "bit": 15,
                "description": "Write 1 sets the corresponding bit in the RSTCTL_SOFTRESET_STAT (and initiates a Soft Reset)"
              }
            },
            "RSTCTL_PSSRESET_STAT": {
              "SVSMH": {
                "bit": 1,
                "description": "Indicates if POR was caused by an SVSMH trip condition int the PSS"
              },
              "BGREF": {
                "bit": 2,
                "description": "Indicates if POR was caused by a BGREF not okay condition in the PSS"
              },
              "VCCDET": {
                "bit": 3,
                "description": "Indicates if POR was caused by a VCCDET trip condition in the PSS"
              },
              "SVSL": {
                "bit": 0,
                "description": "Indicates if POR was caused by an SVSL trip condition in the PSS"
              }
            },
            "RSTCTL_PSSRESET_CLR": {
              "CLR": {
                "bit": 0,
                "description": "Write 1 clears all PSS Reset Flags in the RSTCTL_PSSRESET_STAT"
              }
            },
            "RSTCTL_PCMRESET_STAT": {
              "LPM35": {
                "bit": 0,
                "description": "Indicates if POR was caused by PCM due to an exit from LPM3.5"
              },
              "LPM45": {
                "bit": 1,
                "description": "Indicates if POR was caused by PCM due to an exit from LPM4.5"
              }
            },
            "RSTCTL_PCMRESET_CLR": {
              "CLR": {
                "bit": 0,
                "description": "Write 1 clears all PCM Reset Flags in the RSTCTL_PCMRESET_STAT"
              }
            },
            "RSTCTL_PINRESET_STAT": {
              "RSTNMI": {
                "bit": 0,
                "description": "POR was caused by RSTn/NMI pin based reset event"
              }
            },
            "RSTCTL_PINRESET_CLR": {
              "CLR": {
                "bit": 0,
                "description": "Write 1 clears the RSTn/NMI Pin Reset Flag in RSTCTL_PINRESET_STAT"
              }
            },
            "RSTCTL_REBOOTRESET_STAT": {
              "REBOOT": {
                "bit": 0,
                "description": "Indicates if Reboot reset was caused by the SYSCTL module."
              }
            },
            "RSTCTL_REBOOTRESET_CLR": {
              "CLR": {
                "bit": 0,
                "description": "Write 1 clears the Reboot Reset Flag in RSTCTL_REBOOTRESET_STAT"
              }
            },
            "RSTCTL_CSRESET_STAT": {
              "DCOR_SHT": {
                "bit": 0,
                "description": "Indicates if POR was caused by DCO short circuit fault in the external resistor mode"
              }
            },
            "RSTCTL_CSRESET_CLR": {
              "CLR": {
                "bit": 0,
                "description": "Write 1 clears the DCOR_SHT Flag in RSTCTL_CSRESET_STAT as well as DCOR_SHTIFG flag in CSIFG register of clock system"
              }
            }
          }
        },
        "SYSCTL": {
          "instances": [
            {
              "name": "SYSCTL_A",
              "base": "0xE0043000"
            }
          ],
          "registers": {
            "SYS_REBOOT_CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "Reboot Control Register"
            },
            "SYS_NMI_CTLSTAT": {
              "offset": "0x04",
              "size": 32,
              "description": "NMI Control and Status Register"
            },
            "SYS_WDTRESET_CTL": {
              "offset": "0x08",
              "size": 32,
              "description": "Watchdog Reset Control Register"
            },
            "SYS_PERIHALT_CTL": {
              "offset": "0x0C",
              "size": 32,
              "description": "Peripheral Halt Control Register"
            },
            "SYS_SRAM_SIZE": {
              "offset": "0x10",
              "size": 32,
              "description": "SRAM Size Register"
            },
            "SYS_SRAM_NUMBANKS": {
              "offset": "0x14",
              "size": 32,
              "description": "SRAM Number of Banks Register"
            },
            "SYS_SRAM_NUMBLOCKS": {
              "offset": "0x18",
              "size": 32,
              "description": "SRAM Number of Blocks Register"
            },
            "SYS_MAINFLASH_SIZE": {
              "offset": "0x20",
              "size": 32,
              "description": "Flash Main Memory Size Register"
            },
            "SYS_INFOFLASH_SIZE": {
              "offset": "0x24",
              "size": 32,
              "description": "Flash Information Memory Size Register"
            },
            "SYS_DIO_GLTFLT_CTL": {
              "offset": "0x30",
              "size": 32,
              "description": "Digital I/O Glitch Filter Control Register"
            },
            "SYS_SECDATA_UNLOCK": {
              "offset": "0x40",
              "size": 32,
              "description": "IP Protected Secure Zone Data Access Unlock Register"
            },
            "SYS_SRAM_BANKEN_CTL0": {
              "offset": "0x50",
              "size": 32,
              "description": "SRAM Bank Enable Control Register 0"
            },
            "SYS_SRAM_BANKEN_CTL1": {
              "offset": "0x54",
              "size": 32,
              "description": "SRAM Bank Enable Control Register 1"
            },
            "SYS_SRAM_BANKEN_CTL2": {
              "offset": "0x58",
              "size": 32,
              "description": "SRAM Bank Enable Control Register 2"
            },
            "SYS_SRAM_BANKEN_CTL3": {
              "offset": "0x5C",
              "size": 32,
              "description": "SRAM Bank Enable Control Register 3"
            },
            "SYS_SRAM_BLKRET_CTL0": {
              "offset": "0x70",
              "size": 32,
              "description": "SRAM Block Retention Control Register 0"
            },
            "SYS_SRAM_BLKRET_CTL1": {
              "offset": "0x74",
              "size": 32,
              "description": "SRAM Block Retention Control Register 1"
            },
            "SYS_SRAM_BLKRET_CTL2": {
              "offset": "0x78",
              "size": 32,
              "description": "SRAM Block Retention Control Register 2"
            },
            "SYS_SRAM_BLKRET_CTL3": {
              "offset": "0x7C",
              "size": 32,
              "description": "SRAM Block Retention Control Register 3"
            },
            "SYS_SRAM_STAT": {
              "offset": "0x90",
              "size": 32,
              "description": "SRAM Status Register"
            },
            "SYS_MASTER_UNLOCK": {
              "offset": "0x1000",
              "size": 32,
              "description": "Master Unlock Register"
            },
            "SYS_BOOTOVER_REQ[%s]": {
              "offset": "0x1004",
              "size": 32,
              "description": "Boot Override Request Register"
            },
            "SYS_BOOTOVER_ACK": {
              "offset": "0x100C",
              "size": 32,
              "description": "Boot Override Acknowledge Register"
            },
            "SYS_RESET_REQ": {
              "offset": "0x1010",
              "size": 32,
              "description": "Reset Request Register"
            },
            "SYS_RESET_STATOVER": {
              "offset": "0x1014",
              "size": 32,
              "description": "Reset Status and Override Register"
            },
            "SYS_SYSTEM_STAT": {
              "offset": "0x1020",
              "size": 32,
              "description": "System Status Register"
            }
          },
          "bits": {
            "SYS_REBOOT_CTL": {
              "REBOOT": {
                "bit": 0,
                "description": "Write 1 initiates a Reboot of the device"
              },
              "WKEY": {
                "bit": 8,
                "description": "Key to enable writes to bit 0",
                "width": 8
              }
            },
            "SYS_NMI_CTLSTAT": {
              "CS_SRC": {
                "bit": 0,
                "description": "CS interrupt as a source of NMI"
              },
              "PSS_SRC": {
                "bit": 1,
                "description": "PSS interrupt as a source of NMI"
              },
              "PCM_SRC": {
                "bit": 2,
                "description": "PCM interrupt as a source of NMI"
              },
              "PIN_SRC": {
                "bit": 3,
                "description": "RSTn/NMI pin configuration\n\nNote: When the device enters LPM3/LPM4 modes of operation, the functionality selected by this bit is retained. If selected as an NMI, activity on this pin in \n\nLPM3/LPM4 wakes the device and processes the interrupt, without causing a POR. If selected as a Reset, activity on this pin in LPM3/LPM4 causes a device-level POR\n\nWhen the device enters LPM3.5/LPM4.5 modes of operation, this bit is always cleared to 0. In other words, the RSTn/NMI pin always assumes a reset functionality in LPM3.5/LPM4.5 modes."
              },
              "CS_FLG": {
                "bit": 16,
                "description": "CS interrupt was the source of NMI"
              },
              "PSS_FLG": {
                "bit": 17,
                "description": "PSS interrupt was the source of NMI"
              },
              "PCM_FLG": {
                "bit": 18,
                "description": "PCM interrupt was the source of NMI"
              },
              "PIN_FLG": {
                "bit": 19,
                "description": "RSTn/NMI pin was the source of NMI"
              }
            },
            "SYS_WDTRESET_CTL": {
              "TIMEOUT": {
                "bit": 0,
                "description": "WDT timeout reset type"
              },
              "VIOLATION": {
                "bit": 1,
                "description": "WDT password violation reset type"
              }
            },
            "SYS_PERIHALT_CTL": {
              "HALT_T16_0": {
                "bit": 0,
                "description": "Freezes IP operation when CPU is halted"
              },
              "HALT_T16_1": {
                "bit": 1,
                "description": "Freezes IP operation when CPU is halted"
              },
              "HALT_T16_2": {
                "bit": 2,
                "description": "Freezes IP operation when CPU is halted"
              },
              "HALT_T16_3": {
                "bit": 3,
                "description": "Freezes IP operation when CPU is halted"
              },
              "HALT_T32_0": {
                "bit": 4,
                "description": "Freezes IP operation when CPU is halted"
              },
              "HALT_eUA0": {
                "bit": 5,
                "description": "Freezes IP operation when CPU is halted"
              },
              "HALT_eUA1": {
                "bit": 6,
                "description": "Freezes IP operation when CPU is halted"
              },
              "HALT_eUA2": {
                "bit": 7,
                "description": "Freezes IP operation when CPU is halted"
              },
              "HALT_eUA3": {
                "bit": 8,
                "description": "Freezes IP operation when CPU is halted"
              },
              "HALT_eUB0": {
                "bit": 9,
                "description": "Freezes IP operation when CPU is halted"
              },
              "HALT_eUB1": {
                "bit": 10,
                "description": "Freezes IP operation when CPU is halted"
              },
              "HALT_eUB2": {
                "bit": 11,
                "description": "Freezes IP operation when CPU is halted"
              },
              "HALT_eUB3": {
                "bit": 12,
                "description": "Freezes IP operation when CPU is halted"
              },
              "HALT_ADC": {
                "bit": 13,
                "description": "Freezes IP operation when CPU is halted"
              },
              "HALT_WDT": {
                "bit": 14,
                "description": "Freezes IP operation when CPU is halted"
              },
              "HALT_DMA": {
                "bit": 15,
                "description": "Freezes IP operation when CPU is halted"
              },
              "HALT_LCD": {
                "bit": 16,
                "description": "Freezes IP operation when CPU is halted"
              }
            },
            "SYS_SRAM_SIZE": {
              "SIZE": {
                "bit": 0,
                "description": "Indicates the size of SRAM on the device",
                "width": 32
              }
            },
            "SYS_SRAM_NUMBANKS": {
              "NUM": {
                "bit": 0,
                "description": "Indicates the number of SRAM banks on the device.",
                "width": 32
              }
            },
            "SYS_SRAM_NUMBLOCKS": {
              "NUM": {
                "bit": 0,
                "description": "Indicates the number of SRAM blocks on the device.",
                "width": 32
              }
            },
            "SYS_MAINFLASH_SIZE": {
              "SIZE": {
                "bit": 0,
                "description": "Flash main memory size",
                "width": 32
              }
            },
            "SYS_INFOFLASH_SIZE": {
              "SIZE": {
                "bit": 0,
                "description": "Flash information memory size",
                "width": 32
              }
            },
            "SYS_DIO_GLTFLT_CTL": {
              "GLTCH_EN": {
                "bit": 0,
                "description": "Glitch filter enable"
              }
            },
            "SYS_SECDATA_UNLOCK": {
              "UNLKEY": {
                "bit": 0,
                "description": "Unlock key",
                "width": 16
              }
            },
            "SYS_SRAM_BANKEN_CTL0": {
              "BNK0_EN": {
                "bit": 0,
                "description": "When 1, enables Bank0 of the SRAM"
              },
              "BNK1_EN": {
                "bit": 1,
                "description": "When 1, enables Bank1 of the SRAM"
              },
              "BNK2_EN": {
                "bit": 2,
                "description": "When 1, enables Bank2 of the SRAM"
              },
              "BNK3_EN": {
                "bit": 3,
                "description": "When 1, enables Bank3 of the SRAM"
              },
              "BNK4_EN": {
                "bit": 4,
                "description": "When 1, enables Bank4 of the SRAM"
              },
              "BNK5_EN": {
                "bit": 5,
                "description": "When 1, enables Bank5 of the SRAM"
              },
              "BNK6_EN": {
                "bit": 6,
                "description": "When 1, enables Bank6 of the SRAM"
              },
              "BNK7_EN": {
                "bit": 7,
                "description": "When 1, enables Bank7 of the SRAM"
              },
              "BNK8_EN": {
                "bit": 8,
                "description": "When 1, enables Bank8 of the SRAM"
              },
              "BNK9_EN": {
                "bit": 9,
                "description": "When 1, enables Bank9 of the SRAM"
              },
              "BNK10_EN": {
                "bit": 10,
                "description": "When 1, enables Bank10 of the SRAM"
              },
              "BNK11_EN": {
                "bit": 11,
                "description": "When 1, enables Bank11 of the SRAM"
              },
              "BNK12_EN": {
                "bit": 12,
                "description": "When 1, enables Bank12 of the SRAM"
              },
              "BNK13_EN": {
                "bit": 13,
                "description": "When 1, enables Bank13 of the SRAM"
              },
              "BNK14_EN": {
                "bit": 14,
                "description": "When 1, enables Bank14 of the SRAM"
              },
              "BNK15_EN": {
                "bit": 15,
                "description": "When 1, enables Bank15 of the SRAM"
              },
              "BNK16_EN": {
                "bit": 16,
                "description": "When 1, enables Bank16 of the SRAM"
              },
              "BNK17_EN": {
                "bit": 17,
                "description": "When 1, enables Bank17 of the SRAM"
              },
              "BNK18_EN": {
                "bit": 18,
                "description": "When 1, enables Bank18 of the SRAM"
              },
              "BNK19_EN": {
                "bit": 19,
                "description": "When 1, enables Bank19 of the SRAM"
              },
              "BNK20_EN": {
                "bit": 20,
                "description": "When 1, enables Bank20 of the SRAM"
              },
              "BNK21_EN": {
                "bit": 21,
                "description": "When 1, enables Bank21 of the SRAM"
              },
              "BNK22_EN": {
                "bit": 22,
                "description": "When 1, enables Bank22 of the SRAM"
              },
              "BNK23_EN": {
                "bit": 23,
                "description": "When 1, enables Bank23 of the SRAM"
              },
              "BNK24_EN": {
                "bit": 24,
                "description": "When 1, enables Bank24 of the SRAM"
              },
              "BNK25_EN": {
                "bit": 25,
                "description": "When 1, enables Bank25 of the SRAM"
              },
              "BNK26_EN": {
                "bit": 26,
                "description": "When 1, enables Bank26 of the SRAM"
              },
              "BNK27_EN": {
                "bit": 27,
                "description": "When 1, enables Bank27 of the SRAM"
              },
              "BNK28_EN": {
                "bit": 28,
                "description": "When 1, enables Bank28 of the SRAM"
              },
              "BNK29_EN": {
                "bit": 29,
                "description": "When 1, enables Bank29 of the SRAM"
              },
              "BNK30_EN": {
                "bit": 30,
                "description": "When 1, enables Bank30 of the SRAM"
              },
              "BNK31_EN": {
                "bit": 31,
                "description": "When 1, enables Bank31 of the SRAM"
              }
            },
            "SYS_SRAM_BANKEN_CTL1": {
              "BNK32_EN": {
                "bit": 0,
                "description": "When 1, enables Bank32 of the SRAM"
              },
              "BNK33_EN": {
                "bit": 1,
                "description": "When 1, enables Bank33 of the SRAM"
              },
              "BNK34_EN": {
                "bit": 2,
                "description": "When 1, enables Bank34 of the SRAM"
              },
              "BNK35_EN": {
                "bit": 3,
                "description": "When 1, enables Bank35 of the SRAM"
              },
              "BNK36_EN": {
                "bit": 4,
                "description": "When 1, enables Bank36 of the SRAM"
              },
              "BNK37_EN": {
                "bit": 5,
                "description": "When 1, enables Bank37 of the SRAM"
              },
              "BNK38_EN": {
                "bit": 6,
                "description": "When 1, enables Bank38 of the SRAM"
              },
              "BNK39_EN": {
                "bit": 7,
                "description": "When 1, enables Bank39 of the SRAM"
              },
              "BNK40_EN": {
                "bit": 8,
                "description": "When 1, enables Bank40 of the SRAM"
              },
              "BNK41_EN": {
                "bit": 9,
                "description": "When 1, enables Bank41 of the SRAM"
              },
              "BNK42_EN": {
                "bit": 10,
                "description": "When 1, enables Bank42 of the SRAM"
              },
              "BNK43_EN": {
                "bit": 11,
                "description": "When 1, enables Bank43 of the SRAM"
              },
              "BNK44_EN": {
                "bit": 12,
                "description": "When 1, enables Bank44 of the SRAM"
              },
              "BNK45_EN": {
                "bit": 13,
                "description": "When 1, enables Bank45 of the SRAM"
              },
              "BNK46_EN": {
                "bit": 14,
                "description": "When 1, enables Bank46 of the SRAM"
              },
              "BNK47_EN": {
                "bit": 15,
                "description": "When 1, enables Bank47 of the SRAM"
              },
              "BNK48_EN": {
                "bit": 16,
                "description": "When 1, enables Bank48 of the SRAM"
              },
              "BNK49_EN": {
                "bit": 17,
                "description": "When 1, enables Bank49 of the SRAM"
              },
              "BNK50_EN": {
                "bit": 18,
                "description": "When 1, enables Bank50 of the SRAM"
              },
              "BNK51_EN": {
                "bit": 19,
                "description": "When 1, enables Bank51 of the SRAM"
              },
              "BNK52_EN": {
                "bit": 20,
                "description": "When 1, enables Bank52 of the SRAM"
              },
              "BNK53_EN": {
                "bit": 21,
                "description": "When 1, enables Bank53 of the SRAM"
              },
              "BNK54_EN": {
                "bit": 22,
                "description": "When 1, enables Bank54 of the SRAM"
              },
              "BNK55_EN": {
                "bit": 23,
                "description": "When 1, enables Bank55 of the SRAM"
              },
              "BNK56_EN": {
                "bit": 24,
                "description": "When 1, enables Bank56 of the SRAM"
              },
              "BNK57_EN": {
                "bit": 25,
                "description": "When 1, enables Bank57 of the SRAM"
              },
              "BNK58_EN": {
                "bit": 26,
                "description": "When 1, enables Bank58 of the SRAM"
              },
              "BNK59_EN": {
                "bit": 27,
                "description": "When 1, enables Bank59 of the SRAM"
              },
              "BNK60_EN": {
                "bit": 28,
                "description": "When 1, enables Bank60 of the SRAM"
              },
              "BNK61_EN": {
                "bit": 29,
                "description": "When 1, enables Bank61 of the SRAM"
              },
              "BNK62_EN": {
                "bit": 30,
                "description": "When 1, enables Bank62 of the SRAM"
              },
              "BNK63_EN": {
                "bit": 31,
                "description": "When 1, enables Bank63 of the SRAM"
              }
            },
            "SYS_SRAM_BANKEN_CTL2": {
              "BNK64_EN": {
                "bit": 0,
                "description": "When 1, enables Bank64 of the SRAM"
              },
              "BNK65_EN": {
                "bit": 1,
                "description": "When 1, enables Bank65 of the SRAM"
              },
              "BNK66_EN": {
                "bit": 2,
                "description": "When 1, enables Bank66 of the SRAM"
              },
              "BNK67_EN": {
                "bit": 3,
                "description": "When 1, enables Bank67 of the SRAM"
              },
              "BNK68_EN": {
                "bit": 4,
                "description": "When 1, enables Bank68 of the SRAM"
              },
              "BNK69_EN": {
                "bit": 5,
                "description": "When 1, enables Bank69 of the SRAM"
              },
              "BNK70_EN": {
                "bit": 6,
                "description": "When 1, enables Bank70 of the SRAM"
              },
              "BNK71_EN": {
                "bit": 7,
                "description": "When 1, enables Bank71 of the SRAM"
              },
              "BNK72_EN": {
                "bit": 8,
                "description": "When 1, enables Bank72 of the SRAM"
              },
              "BNK73_EN": {
                "bit": 9,
                "description": "When 1, enables Bank73 of the SRAM"
              },
              "BNK74_EN": {
                "bit": 10,
                "description": "When 1, enables Bank74 of the SRAM"
              },
              "BNK75_EN": {
                "bit": 11,
                "description": "When 1, enables Bank75 of the SRAM"
              },
              "BNK76_EN": {
                "bit": 12,
                "description": "When 1, enables Bank76 of the SRAM"
              },
              "BNK77_EN": {
                "bit": 13,
                "description": "When 1, enables Bank77 of the SRAM"
              },
              "BNK78_EN": {
                "bit": 14,
                "description": "When 1, enables Bank78 of the SRAM"
              },
              "BNK79_EN": {
                "bit": 15,
                "description": "When 1, enables Bank79 of the SRAM"
              },
              "BNK80_EN": {
                "bit": 16,
                "description": "When 1, enables Bank80 of the SRAM"
              },
              "BNK81_EN": {
                "bit": 17,
                "description": "When 1, enables Bank81 of the SRAM"
              },
              "BNK82_EN": {
                "bit": 18,
                "description": "When 1, enables Bank82 of the SRAM"
              },
              "BNK83_EN": {
                "bit": 19,
                "description": "When 1, enables Bank83 of the SRAM"
              },
              "BNK84_EN": {
                "bit": 20,
                "description": "When 1, enables Bank84 of the SRAM"
              },
              "BNK85_EN": {
                "bit": 21,
                "description": "When 1, enables Bank85 of the SRAM"
              },
              "BNK86_EN": {
                "bit": 22,
                "description": "When 1, enables Bank86 of the SRAM"
              },
              "BNK87_EN": {
                "bit": 23,
                "description": "When 1, enables Bank87 of the SRAM"
              },
              "BNK88_EN": {
                "bit": 24,
                "description": "When 1, enables Bank88 of the SRAM"
              },
              "BNK89_EN": {
                "bit": 25,
                "description": "When 1, enables Bank89 of the SRAM"
              },
              "BNK90_EN": {
                "bit": 26,
                "description": "When 1, enables Bank90 of the SRAM"
              },
              "BNK91_EN": {
                "bit": 27,
                "description": "When 1, enables Bank91 of the SRAM"
              },
              "BNK92_EN": {
                "bit": 28,
                "description": "When 1, enables Bank92 of the SRAM"
              },
              "BNK93_EN": {
                "bit": 29,
                "description": "When 1, enables Bank93 of the SRAM"
              },
              "BNK94_EN": {
                "bit": 30,
                "description": "When 1, enables Bank94 of the SRAM"
              },
              "BNK95_EN": {
                "bit": 31,
                "description": "When 1, enables Bank95 of the SRAM"
              }
            },
            "SYS_SRAM_BANKEN_CTL3": {
              "BNK96_EN": {
                "bit": 0,
                "description": "When 1, enables Bank96 of the SRAM"
              },
              "BNK97_EN": {
                "bit": 1,
                "description": "When 1, enables Bank97 of the SRAM"
              },
              "BNK98_EN": {
                "bit": 2,
                "description": "When 1, enables Bank98 of the SRAM"
              },
              "BNK99_EN": {
                "bit": 3,
                "description": "When 1, enables Bank99 of the SRAM"
              },
              "BNK100_EN": {
                "bit": 4,
                "description": "When 1, enables Bank100 of the SRAM"
              },
              "BNK101_EN": {
                "bit": 5,
                "description": "When 1, enables Bank101 of the SRAM"
              },
              "BNK102_EN": {
                "bit": 6,
                "description": "When 1, enables Bank102 of the SRAM"
              },
              "BNK103_EN": {
                "bit": 7,
                "description": "When 1, enables Bank103 of the SRAM"
              },
              "BNK104_EN": {
                "bit": 8,
                "description": "When 1, enables Bank104 of the SRAM"
              },
              "BNK105_EN": {
                "bit": 9,
                "description": "When 1, enables Bank105 of the SRAM"
              },
              "BNK106_EN": {
                "bit": 10,
                "description": "When 1, enables Bank106 of the SRAM"
              },
              "BNK107_EN": {
                "bit": 11,
                "description": "When 1, enables Bank107 of the SRAM"
              },
              "BNK108_EN": {
                "bit": 12,
                "description": "When 1, enables Bank108 of the SRAM"
              },
              "BNK109_EN": {
                "bit": 13,
                "description": "When 1, enables Bank109 of the SRAM"
              },
              "BNK110_EN": {
                "bit": 14,
                "description": "When 1, enables Bank110 of the SRAM"
              },
              "BNK111_EN": {
                "bit": 15,
                "description": "When 1, enables Bank111 of the SRAM"
              },
              "BNK112_EN": {
                "bit": 16,
                "description": "When 1, enables Bank112 of the SRAM"
              },
              "BNK113_EN": {
                "bit": 17,
                "description": "When 1, enables Bank113 of the SRAM"
              },
              "BNK114_EN": {
                "bit": 18,
                "description": "When 1, enables Bank114 of the SRAM"
              },
              "BNK115_EN": {
                "bit": 19,
                "description": "When 1, enables Bank115 of the SRAM"
              },
              "BNK116_EN": {
                "bit": 20,
                "description": "When 1, enables Bank116 of the SRAM"
              },
              "BNK117_EN": {
                "bit": 21,
                "description": "When 1, enables Bank117 of the SRAM"
              },
              "BNK118_EN": {
                "bit": 22,
                "description": "When 1, enables Bank118 of the SRAM"
              },
              "BNK119_EN": {
                "bit": 23,
                "description": "When 1, enables Bank119 of the SRAM"
              },
              "BNK120_EN": {
                "bit": 24,
                "description": "When 1, enables Bank120 of the SRAM"
              },
              "BNK121_EN": {
                "bit": 25,
                "description": "When 1, enables Bank121 of the SRAM"
              },
              "BNK122_EN": {
                "bit": 26,
                "description": "When 1, enables Bank122 of the SRAM"
              },
              "BNK123_EN": {
                "bit": 27,
                "description": "When 1, enables Bank123 of the SRAM"
              },
              "BNK124_EN": {
                "bit": 28,
                "description": "When 1, enables Bank124 of the SRAM"
              },
              "BNK125_EN": {
                "bit": 29,
                "description": "When 1, enables Bank125 of the SRAM"
              },
              "BNK126_EN": {
                "bit": 30,
                "description": "When 1, enables Bank126 of the SRAM"
              },
              "BNK127_EN": {
                "bit": 31,
                "description": "When 1, enables Bank127 of the SRAM"
              }
            },
            "SYS_SRAM_BLKRET_CTL0": {
              "BLK0_EN": {
                "bit": 0,
                "description": "Block0 is always retained in LPM3, LPM4 and LPM3.5 modes of operation"
              },
              "BLK1_EN": {
                "bit": 1,
                "description": "When 1, Block1 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK2_EN": {
                "bit": 2,
                "description": "When 1, Block2 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK3_EN": {
                "bit": 3,
                "description": "When 1, Block3 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK4_EN": {
                "bit": 4,
                "description": "When 1, Block4 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK5_EN": {
                "bit": 5,
                "description": "When 1, Block5 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK6_EN": {
                "bit": 6,
                "description": "When 1, Block6 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK7_EN": {
                "bit": 7,
                "description": "When 1, Block7 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK8_EN": {
                "bit": 8,
                "description": "When 1, Block8 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK9_EN": {
                "bit": 9,
                "description": "When 1, Block9 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK10_EN": {
                "bit": 10,
                "description": "When 1, Block10 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK11_EN": {
                "bit": 11,
                "description": "When 1, Block11 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK12_EN": {
                "bit": 12,
                "description": "When 1, Block12 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK13_EN": {
                "bit": 13,
                "description": "When 1, Block13 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK14_EN": {
                "bit": 14,
                "description": "When 1, Block14 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK15_EN": {
                "bit": 15,
                "description": "When 1, Block15 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK16_EN": {
                "bit": 16,
                "description": "When 1, Block16 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK17_EN": {
                "bit": 17,
                "description": "When 1, Block17 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK18_EN": {
                "bit": 18,
                "description": "When 1, Block18 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK19_EN": {
                "bit": 19,
                "description": "When 1, Block19 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK20_EN": {
                "bit": 20,
                "description": "When 1, Block20 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK21_EN": {
                "bit": 21,
                "description": "When 1, Block21 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK22_EN": {
                "bit": 22,
                "description": "When 1, Block22 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK23_EN": {
                "bit": 23,
                "description": "When 1, Block23 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK24_EN": {
                "bit": 24,
                "description": "When 1, Block24 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK25_EN": {
                "bit": 25,
                "description": "When 1, Block25 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK26_EN": {
                "bit": 26,
                "description": "When 1, Block26 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK27_EN": {
                "bit": 27,
                "description": "When 1, Block27 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK28_EN": {
                "bit": 28,
                "description": "When 1, Block28 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK29_EN": {
                "bit": 29,
                "description": "When 1, Block29 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK30_EN": {
                "bit": 30,
                "description": "When 1, Block30 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK31_EN": {
                "bit": 31,
                "description": "When 1, Block31 of the SRAM is retained in LPM3 and LPM4"
              }
            },
            "SYS_SRAM_BLKRET_CTL1": {
              "BLK32_EN": {
                "bit": 0,
                "description": "When 1, Block32 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK33_EN": {
                "bit": 1,
                "description": "When 1, Block33 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK34_EN": {
                "bit": 2,
                "description": "When 1, Block34 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK35_EN": {
                "bit": 3,
                "description": "When 1, Block35 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK36_EN": {
                "bit": 4,
                "description": "When 1, Block36 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK37_EN": {
                "bit": 5,
                "description": "When 1, Block37 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK38_EN": {
                "bit": 6,
                "description": "When 1, Block38 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK39_EN": {
                "bit": 7,
                "description": "When 1, Block39 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK40_EN": {
                "bit": 8,
                "description": "When 1, Block40 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK41_EN": {
                "bit": 9,
                "description": "When 1, Block41 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK42_EN": {
                "bit": 10,
                "description": "When 1, Block42 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK43_EN": {
                "bit": 11,
                "description": "When 1, Block43 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK44_EN": {
                "bit": 12,
                "description": "When 1, Block44 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK45_EN": {
                "bit": 13,
                "description": "When 1, Block45 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK46_EN": {
                "bit": 14,
                "description": "When 1, Block46 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK47_EN": {
                "bit": 15,
                "description": "When 1, Block47 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK48_EN": {
                "bit": 16,
                "description": "When 1, Block48 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK49_EN": {
                "bit": 17,
                "description": "When 1, Block49 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK50_EN": {
                "bit": 18,
                "description": "When 1, Block50 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK51_EN": {
                "bit": 19,
                "description": "When 1, Block51 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK52_EN": {
                "bit": 20,
                "description": "When 1, Block52 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK53_EN": {
                "bit": 21,
                "description": "When 1, Block53 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK54_EN": {
                "bit": 22,
                "description": "When 1, Block54 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK55_EN": {
                "bit": 23,
                "description": "When 1, Block55 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK56_EN": {
                "bit": 24,
                "description": "When 1, Block56 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK57_EN": {
                "bit": 25,
                "description": "When 1, Block57 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK58_EN": {
                "bit": 26,
                "description": "When 1, Block58 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK59_EN": {
                "bit": 27,
                "description": "When 1, Block59 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK60_EN": {
                "bit": 28,
                "description": "When 1, Block60 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK61_EN": {
                "bit": 29,
                "description": "When 1, Block61 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK62_EN": {
                "bit": 30,
                "description": "When 1, Block62 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK63_EN": {
                "bit": 31,
                "description": "When 1, Block63 of the SRAM is retained in LPM3 and LPM4"
              }
            },
            "SYS_SRAM_BLKRET_CTL2": {
              "BLK64_EN": {
                "bit": 0,
                "description": "When 1, Block64 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK65_EN": {
                "bit": 1,
                "description": "When 1, Block65 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK66_EN": {
                "bit": 2,
                "description": "When 1, Block66 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK67_EN": {
                "bit": 3,
                "description": "When 1, Block67 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK68_EN": {
                "bit": 4,
                "description": "When 1, Block68 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK69_EN": {
                "bit": 5,
                "description": "When 1, Block69 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK70_EN": {
                "bit": 6,
                "description": "When 1, Block70 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK71_EN": {
                "bit": 7,
                "description": "When 1, Block71 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK72_EN": {
                "bit": 8,
                "description": "When 1, Block72 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK73_EN": {
                "bit": 9,
                "description": "When 1, Block73 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK74_EN": {
                "bit": 10,
                "description": "When 1, Block74 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK75_EN": {
                "bit": 11,
                "description": "When 1, Block75 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK76_EN": {
                "bit": 12,
                "description": "When 1, Block76 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK77_EN": {
                "bit": 13,
                "description": "When 1, Block77 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK78_EN": {
                "bit": 14,
                "description": "When 1, Block78 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK79_EN": {
                "bit": 15,
                "description": "When 1, Block79 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK80_EN": {
                "bit": 16,
                "description": "When 1, Block80 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK81_EN": {
                "bit": 17,
                "description": "When 1, Block81 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK82_EN": {
                "bit": 18,
                "description": "When 1, Block82 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK83_EN": {
                "bit": 19,
                "description": "When 1, Block83 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK84_EN": {
                "bit": 20,
                "description": "When 1, Block84 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK85_EN": {
                "bit": 21,
                "description": "When 1, Block85 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK86_EN": {
                "bit": 22,
                "description": "When 1, Block86 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK87_EN": {
                "bit": 23,
                "description": "When 1, Block87 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK88_EN": {
                "bit": 24,
                "description": "When 1, Block88 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK89_EN": {
                "bit": 25,
                "description": "When 1, Block89 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK90_EN": {
                "bit": 26,
                "description": "When 1, Block90 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK91_EN": {
                "bit": 27,
                "description": "When 1, Block91 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK92_EN": {
                "bit": 28,
                "description": "When 1, Block92 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK93_EN": {
                "bit": 29,
                "description": "When 1, Block93 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK94_EN": {
                "bit": 30,
                "description": "When 1, Block94 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK95_EN": {
                "bit": 31,
                "description": "When 1, Block95 of the SRAM is retained in LPM3 and LPM4"
              }
            },
            "SYS_SRAM_BLKRET_CTL3": {
              "BLK96_EN": {
                "bit": 0,
                "description": "When 1, Block96 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK97_EN": {
                "bit": 1,
                "description": "When 1, Block97 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK98_EN": {
                "bit": 2,
                "description": "When 1, Block98 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK99_EN": {
                "bit": 3,
                "description": "When 1, Block99 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK100_EN": {
                "bit": 4,
                "description": "When 1, Block100 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK101_EN": {
                "bit": 5,
                "description": "When 1, Block101 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK102_EN": {
                "bit": 6,
                "description": "When 1, Block102 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK103_EN": {
                "bit": 7,
                "description": "When 1, Block103 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK104_EN": {
                "bit": 8,
                "description": "When 1, Block104 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK105_EN": {
                "bit": 9,
                "description": "When 1, Block105 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK106_EN": {
                "bit": 10,
                "description": "When 1, Block106 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK107_EN": {
                "bit": 11,
                "description": "When 1, Block107 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK108_EN": {
                "bit": 12,
                "description": "When 1, Block108 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK109_EN": {
                "bit": 13,
                "description": "When 1, Block109 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK110_EN": {
                "bit": 14,
                "description": "When 1, Block110 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK111_EN": {
                "bit": 15,
                "description": "When 1, Block111 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK112_EN": {
                "bit": 16,
                "description": "When 1, Block112 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK113_EN": {
                "bit": 17,
                "description": "When 1, Block113 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK114_EN": {
                "bit": 18,
                "description": "When 1, Block114 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK115_EN": {
                "bit": 19,
                "description": "When 1, Block115 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK116_EN": {
                "bit": 20,
                "description": "When 1, Block116 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK117_EN": {
                "bit": 21,
                "description": "When 1, Block117 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK118_EN": {
                "bit": 22,
                "description": "When 1, Block118 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK119_EN": {
                "bit": 23,
                "description": "When 1, Block119 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK120_EN": {
                "bit": 24,
                "description": "When 1, Block120 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK121_EN": {
                "bit": 25,
                "description": "When 1, Block121 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK122_EN": {
                "bit": 26,
                "description": "When 1, Block122 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK123_EN": {
                "bit": 27,
                "description": "When 1, Block123 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK124_EN": {
                "bit": 28,
                "description": "When 1, Block124 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK125_EN": {
                "bit": 29,
                "description": "When 1, Block125 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK126_EN": {
                "bit": 30,
                "description": "When 1, Block126 of the SRAM is retained in LPM3 and LPM4"
              },
              "BLK127_EN": {
                "bit": 31,
                "description": "When 1, Block127 of the SRAM is retained in LPM3 and LPM4"
              }
            },
            "SYS_SRAM_STAT": {
              "BNKEN_RDY": {
                "bit": 0,
                "description": "When 1, indicates SRAM is ready for access and banks can be enabled/disabled."
              },
              "BLKRET_RDY": {
                "bit": 1,
                "description": "When 1, indicates SRAM is ready for access and blocks can be enabled/disabled for retention."
              }
            },
            "SYS_MASTER_UNLOCK": {
              "UNLKEY": {
                "bit": 0,
                "description": "Unlock Key",
                "width": 16
              }
            },
            "SYS_BOOTOVER_REQ[%s]": {
              "REGVAL": {
                "bit": 0,
                "description": "Value set by debugger, read and clear by the CPU",
                "width": 32
              }
            },
            "SYS_BOOTOVER_ACK": {
              "REGVAL": {
                "bit": 0,
                "description": "Value set by CPU, read/clear by the debugger",
                "width": 32
              }
            },
            "SYS_RESET_REQ": {
              "POR": {
                "bit": 0,
                "description": "Generate POR"
              },
              "REBOOT": {
                "bit": 1,
                "description": "Generate Reboot_Reset"
              },
              "WKEY": {
                "bit": 8,
                "description": "Write key",
                "width": 8
              }
            },
            "SYS_RESET_STATOVER": {
              "SOFT": {
                "bit": 0,
                "description": "Indicates if SOFT Reset is active"
              },
              "HARD": {
                "bit": 1,
                "description": "Indicates if HARD Reset is active"
              },
              "REBOOT": {
                "bit": 2,
                "description": "Indicates if Reboot Reset is active"
              },
              "SOFT_OVER": {
                "bit": 8,
                "description": "SOFT_Reset overwrite request"
              },
              "HARD_OVER": {
                "bit": 9,
                "description": "HARD_Reset overwrite request"
              },
              "RBT_OVER": {
                "bit": 10,
                "description": "Reboot Reset overwrite request"
              }
            },
            "SYS_SYSTEM_STAT": {
              "DBG_SEC_ACT": {
                "bit": 3,
                "description": "Debug Security active"
              },
              "JTAG_SWD_LOCK_ACT": {
                "bit": 4,
                "description": "Indicates if JTAG and SWD Lock is active"
              },
              "IP_PROT_ACT": {
                "bit": 5,
                "description": "Indicates if IP protection is active"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 58,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "PSS_IRQ_IRQHandler"
          },
          {
            "number": 17,
            "name": "CS_IRQ_IRQHandler"
          },
          {
            "number": 18,
            "name": "PCM_IRQ_IRQHandler"
          },
          {
            "number": 19,
            "name": "WDT_A_IRQ_IRQHandler"
          },
          {
            "number": 20,
            "name": "FPU_IRQ_IRQHandler"
          },
          {
            "number": 21,
            "name": "FLCTL_A_IRQ_IRQHandler"
          },
          {
            "number": 22,
            "name": "COMP_E0_IRQ_IRQHandler"
          },
          {
            "number": 23,
            "name": "COMP_E1_IRQ_IRQHandler"
          },
          {
            "number": 24,
            "name": "TA0_0_IRQ_IRQHandler"
          },
          {
            "number": 25,
            "name": "TA0_N_IRQ_IRQHandler"
          },
          {
            "number": 26,
            "name": "TA1_0_IRQ_IRQHandler"
          },
          {
            "number": 27,
            "name": "TA1_N_IRQ_IRQHandler"
          },
          {
            "number": 28,
            "name": "TA2_0_IRQ_IRQHandler"
          },
          {
            "number": 29,
            "name": "TA2_N_IRQ_IRQHandler"
          },
          {
            "number": 30,
            "name": "TA3_0_IRQ_IRQHandler"
          },
          {
            "number": 31,
            "name": "TA3_N_IRQ_IRQHandler"
          },
          {
            "number": 32,
            "name": "EUSCIA0_IRQ_IRQHandler"
          },
          {
            "number": 33,
            "name": "EUSCIA1_IRQ_IRQHandler"
          },
          {
            "number": 34,
            "name": "EUSCIA2_IRQ_IRQHandler"
          },
          {
            "number": 35,
            "name": "EUSCIA3_IRQ_IRQHandler"
          },
          {
            "number": 36,
            "name": "EUSCIB0_IRQ_IRQHandler"
          },
          {
            "number": 37,
            "name": "EUSCIB1_IRQ_IRQHandler"
          },
          {
            "number": 38,
            "name": "EUSCIB2_IRQ_IRQHandler"
          },
          {
            "number": 39,
            "name": "EUSCIB3_IRQ_IRQHandler"
          },
          {
            "number": 40,
            "name": "ADC14_IRQ_IRQHandler"
          },
          {
            "number": 41,
            "name": "T32_INT1_IRQ_IRQHandler"
          },
          {
            "number": 42,
            "name": "T32_INT2_IRQ_IRQHandler"
          },
          {
            "number": 43,
            "name": "T32_INTC_IRQ_IRQHandler"
          },
          {
            "number": 44,
            "name": "AES256_IRQ_IRQHandler"
          },
          {
            "number": 45,
            "name": "RTC_C_IRQ_IRQHandler"
          },
          {
            "number": 46,
            "name": "DMA_ERR_IRQ_IRQHandler"
          },
          {
            "number": 47,
            "name": "DMA_INT3_IRQ_IRQHandler"
          },
          {
            "number": 48,
            "name": "DMA_INT2_IRQ_IRQHandler"
          },
          {
            "number": 49,
            "name": "DMA_INT1_IRQ_IRQHandler"
          },
          {
            "number": 50,
            "name": "DMA_INT0_IRQ_IRQHandler"
          },
          {
            "number": 51,
            "name": "PORT1_IRQ_IRQHandler"
          },
          {
            "number": 52,
            "name": "PORT2_IRQ_IRQHandler"
          },
          {
            "number": 53,
            "name": "PORT3_IRQ_IRQHandler"
          },
          {
            "number": 54,
            "name": "PORT4_IRQ_IRQHandler"
          },
          {
            "number": 55,
            "name": "PORT5_IRQ_IRQHandler"
          },
          {
            "number": 56,
            "name": "PORT6_IRQ_IRQHandler"
          },
          {
            "number": 57,
            "name": "LCD_F_IRQ_IRQHandler"
          }
        ]
      }
    }
  }
}