

================================================================
== Vivado HLS Report for 'pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s'
================================================================
* Date:           Tue Aug 12 17:15:35 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      245|      245| 1.225 us | 1.225 us |  245|  245|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      243|      243|         4|          2|          1|   121|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1666|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|   1760|    -|
|Memory           |        0|      -|    2048|   1024|    -|
|Multiplexer      |        -|      -|       -|    693|    -|
|Register         |        -|      -|    1083|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    3131|   5143|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       2|      9|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+----------------------------+---------+-------+---+----+-----+
    |             Instance             |           Module           | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------------------+----------------------------+---------+-------+---+----+-----+
    |myproject_axi_mux_42_4_1_1_U1041  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1042  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1043  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1044  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1045  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1046  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1047  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1048  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1049  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1050  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1051  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1052  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1053  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1054  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1055  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1056  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1057  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1058  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1059  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1060  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1061  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1062  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1063  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1064  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1065  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1066  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1067  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1068  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1069  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1070  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1071  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    |myproject_axi_mux_42_4_1_1_U1072  |myproject_axi_mux_42_4_1_1  |        0|      0|  0|  55|    0|
    +----------------------------------+----------------------------+---------+-------+---+----+-----+
    |Total                             |                            |        0|      0|  0|1760|    0|
    +----------------------------------+----------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory            |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_Array_V_3_0_0_U   |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_1_U   |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_2_U   |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_3_U   |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_4_U   |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_5_U   |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_6_U   |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_7_U   |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_8_U   |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_9_U   |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_10_U  |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_11_U  |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_12_U  |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_13_U  |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_14_U  |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_15_U  |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_16_U  |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_17_U  |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_18_U  |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_19_U  |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_20_U  |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_21_U  |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_22_U  |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_23_U  |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_24_U  |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_25_U  |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_26_U  |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_27_U  |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_28_U  |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_29_U  |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_30_U  |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    |line_buffer_Array_V_3_0_31_U  |pooling2d_cl_array_array_ap_ufixed_4_0_4_0_0_32u_config7_s_line_buffer_Array_bOq  |        0|  64|  32|    0|    11|    4|     1|           44|
    +------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                         |                                                                                  |        0|2048|1024|    0|   352|  128|    32|         1408|
    +------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln220_fu_758_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln222_fu_770_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln225_fu_714_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln227_fu_726_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln241_fu_644_p2               |     +    |      0|  0|  15|           7|           1|
    |and_ln191_1_fu_696_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_2_fu_702_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_fu_690_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage1_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1131                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1135                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1142                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_3494                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_3844                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_751                  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op107         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op598         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_10_fu_2319_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_11_fu_2369_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_12_fu_2419_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_13_fu_2469_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_14_fu_2519_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_15_fu_2569_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_16_fu_2619_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_17_fu_2669_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_18_fu_2719_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_19_fu_2769_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_1_fu_1831_p2          |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_20_fu_2819_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_21_fu_2869_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_22_fu_2919_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_23_fu_2969_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_24_fu_3019_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_25_fu_3069_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_26_fu_3119_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_27_fu_3169_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_28_fu_3219_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_29_fu_3269_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_2_fu_1851_p2          |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_30_fu_3319_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_31_fu_3369_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_32_fu_1869_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_33_fu_1881_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_34_fu_1901_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_35_fu_1919_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_36_fu_1931_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_37_fu_1951_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_38_fu_1981_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_39_fu_2001_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_3_fu_1969_p2          |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_40_fu_2031_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_41_fu_2051_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_42_fu_2081_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_43_fu_2101_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_44_fu_2131_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_45_fu_2151_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_46_fu_2181_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_47_fu_2201_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_48_fu_2231_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_49_fu_2251_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_4_fu_2019_p2          |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_50_fu_2281_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_51_fu_2301_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_52_fu_2331_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_53_fu_2351_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_54_fu_2381_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_55_fu_2401_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_56_fu_2431_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_57_fu_2451_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_58_fu_2481_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_59_fu_2501_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_5_fu_2069_p2          |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_60_fu_2531_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_61_fu_2551_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_62_fu_2581_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_63_fu_2601_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_64_fu_2631_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_65_fu_2651_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_66_fu_2681_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_67_fu_2701_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_68_fu_2731_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_69_fu_2751_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_6_fu_2119_p2          |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_70_fu_2781_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_71_fu_2801_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_72_fu_2831_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_73_fu_2851_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_74_fu_2881_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_75_fu_2901_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_76_fu_2931_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_77_fu_2951_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_78_fu_2981_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_79_fu_3001_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_7_fu_2169_p2          |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_80_fu_3031_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_81_fu_3051_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_82_fu_3081_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_83_fu_3101_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_84_fu_3131_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_85_fu_3151_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_86_fu_3181_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_87_fu_3201_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_88_fu_3231_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_89_fu_3251_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_8_fu_2219_p2          |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_90_fu_3281_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_91_fu_3301_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_92_fu_3331_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_93_fu_3351_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_94_fu_3381_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_95_fu_3401_p2         |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_9_fu_2269_p2          |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1496_fu_1819_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln191_1_fu_664_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_2_fu_674_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_3_fu_684_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_fu_654_p2              |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln212_fu_708_p2              |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln216_fu_752_p2              |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln241_fu_638_p2              |   icmp   |      0|  0|  11|           7|           4|
    |ap_block_pp0_stage1_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln222_fu_776_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln227_fu_732_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln66_100_fu_2974_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln66_101_fu_2986_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln66_102_fu_2994_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln66_103_fu_3011_p3        |  select  |      0|  0|   2|           1|           2|
    |select_ln66_104_fu_3024_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln66_105_fu_3036_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln66_106_fu_3044_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln66_107_fu_3074_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln66_108_fu_3061_p3        |  select  |      0|  0|   2|           1|           2|
    |select_ln66_109_fu_3094_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln66_10_fu_1844_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_110_fu_3124_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln66_111_fu_3086_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln66_112_fu_3144_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln66_113_fu_3174_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln66_114_fu_3111_p3        |  select  |      0|  0|   2|           1|           2|
    |select_ln66_115_fu_3194_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln66_116_fu_3224_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln66_117_fu_3136_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln66_118_fu_3244_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln66_119_fu_3274_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln66_11_fu_1861_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln66_120_fu_3161_p3        |  select  |      0|  0|   2|           1|           2|
    |select_ln66_121_fu_3294_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln66_122_fu_3324_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln66_123_fu_3186_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln66_124_fu_3344_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln66_125_fu_3374_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln66_126_fu_3211_p3        |  select  |      0|  0|   2|           1|           2|
    |select_ln66_127_fu_3394_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln66_128_fu_3236_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln66_129_fu_3261_p3        |  select  |      0|  0|   2|           1|           2|
    |select_ln66_12_fu_1874_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_130_fu_3286_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln66_131_fu_3311_p3        |  select  |      0|  0|   2|           1|           2|
    |select_ln66_132_fu_3336_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln66_133_fu_3361_p3        |  select  |      0|  0|   2|           1|           2|
    |select_ln66_134_fu_3386_p3        |  select  |      0|  0|   3|           1|           2|
    |select_ln66_135_fu_3411_p3        |  select  |      0|  0|   2|           1|           2|
    |select_ln66_13_fu_1886_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln66_14_fu_1894_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_15_fu_1911_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln66_16_fu_1924_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_17_fu_1936_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln66_18_fu_1944_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_19_fu_1961_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln66_20_fu_1974_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_21_fu_1986_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln66_22_fu_1994_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_23_fu_2011_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln66_24_fu_2024_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_25_fu_2036_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln66_26_fu_2044_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_27_fu_2061_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln66_28_fu_2074_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_29_fu_2086_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln66_30_fu_2094_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_31_fu_2111_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln66_32_fu_2124_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_33_fu_2136_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln66_34_fu_2144_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_35_fu_2161_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln66_36_fu_2174_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_37_fu_2186_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln66_38_fu_2194_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_39_fu_2211_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln66_40_fu_2224_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_41_fu_2236_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln66_42_fu_2244_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_43_fu_2261_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln66_44_fu_2274_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_45_fu_2286_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln66_46_fu_2294_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_47_fu_2311_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln66_48_fu_2324_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_49_fu_2336_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln66_50_fu_2344_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_51_fu_2361_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln66_52_fu_2374_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_53_fu_2386_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln66_54_fu_2394_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_55_fu_2411_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln66_56_fu_2424_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_57_fu_2436_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln66_58_fu_2444_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_59_fu_2461_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln66_60_fu_2474_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_61_fu_2486_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln66_62_fu_2494_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_63_fu_2511_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln66_64_fu_2524_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_65_fu_2536_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln66_66_fu_2544_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_67_fu_2561_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln66_68_fu_2574_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_69_fu_2586_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln66_70_fu_2594_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_71_fu_2611_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln66_72_fu_2624_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_73_fu_2636_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln66_74_fu_2644_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_75_fu_2661_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln66_76_fu_2674_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_77_fu_2686_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln66_78_fu_2694_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_79_fu_2711_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln66_80_fu_2724_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_81_fu_2736_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln66_82_fu_2744_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_83_fu_2761_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln66_84_fu_2774_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_85_fu_2786_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln66_86_fu_2794_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_87_fu_2811_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln66_88_fu_2824_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_89_fu_2836_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln66_90_fu_2844_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_91_fu_2861_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln66_92_fu_2874_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_93_fu_2886_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln66_94_fu_2894_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_95_fu_2911_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln66_96_fu_2924_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_97_fu_2936_p3         |  select  |      0|  0|   3|           1|           2|
    |select_ln66_98_fu_2944_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln66_99_fu_2961_p3         |  select  |      0|  0|   2|           1|           2|
    |select_ln66_9_fu_1836_p3          |  select  |      0|  0|   3|           1|           2|
    |select_ln66_fu_1824_p3            |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1666|         864|         808|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  27|          5|    1|          5|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                      |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_620_p4      |   9|          2|    7|         14|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_627  |   9|          2|   32|         64|
    |ap_sig_allocacmp_sY_load                     |   9|          2|   32|         64|
    |data_V_data_0_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_10_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_11_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_12_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_13_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_14_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_15_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_16_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_17_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_18_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_19_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_20_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_21_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_22_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_23_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_24_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_25_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_26_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_27_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_28_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_29_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_30_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_31_V_blk_n                       |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten_reg_616                       |   9|          2|    7|         14|
    |pX                                           |   9|          2|   32|         64|
    |pY                                           |   9|          2|   32|         64|
    |real_start                                   |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_13_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_14_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_15_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_16_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_17_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_18_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_19_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_20_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_21_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_22_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_23_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_24_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_25_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_26_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_27_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_28_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_29_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_30_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_31_V_blk_n                        |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n                         |   9|          2|    1|          2|
    |sX                                           |   9|          2|   32|         64|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 693|        153|  242|        487|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |add_ln241_reg_3749                           |   7|   0|    7|          0|
    |and_ln191_2_reg_3754                         |   1|   0|    1|          0|
    |and_ln191_2_reg_3754_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   4|   0|    4|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_627  |  32|   0|   32|          0|
    |icmp_ln212_reg_3758                          |   1|   0|    1|          0|
    |icmp_ln216_reg_3767                          |   1|   0|    1|          0|
    |icmp_ln241_reg_3745                          |   1|   0|    1|          0|
    |indvar_flatten_reg_616                       |   7|   0|    7|          0|
    |kernel_data_V_3_100                          |   4|   0|    4|          0|
    |kernel_data_V_3_101                          |   4|   0|    4|          0|
    |kernel_data_V_3_102                          |   4|   0|    4|          0|
    |kernel_data_V_3_103                          |   4|   0|    4|          0|
    |kernel_data_V_3_104                          |   4|   0|    4|          0|
    |kernel_data_V_3_105                          |   4|   0|    4|          0|
    |kernel_data_V_3_106                          |   4|   0|    4|          0|
    |kernel_data_V_3_107                          |   4|   0|    4|          0|
    |kernel_data_V_3_108                          |   4|   0|    4|          0|
    |kernel_data_V_3_109                          |   4|   0|    4|          0|
    |kernel_data_V_3_110                          |   4|   0|    4|          0|
    |kernel_data_V_3_111                          |   4|   0|    4|          0|
    |kernel_data_V_3_112                          |   4|   0|    4|          0|
    |kernel_data_V_3_113                          |   4|   0|    4|          0|
    |kernel_data_V_3_114                          |   4|   0|    4|          0|
    |kernel_data_V_3_115                          |   4|   0|    4|          0|
    |kernel_data_V_3_116                          |   4|   0|    4|          0|
    |kernel_data_V_3_117                          |   4|   0|    4|          0|
    |kernel_data_V_3_118                          |   4|   0|    4|          0|
    |kernel_data_V_3_119                          |   4|   0|    4|          0|
    |kernel_data_V_3_120                          |   4|   0|    4|          0|
    |kernel_data_V_3_121                          |   4|   0|    4|          0|
    |kernel_data_V_3_122                          |   4|   0|    4|          0|
    |kernel_data_V_3_123                          |   4|   0|    4|          0|
    |kernel_data_V_3_124                          |   4|   0|    4|          0|
    |kernel_data_V_3_125                          |   4|   0|    4|          0|
    |kernel_data_V_3_126                          |   4|   0|    4|          0|
    |kernel_data_V_3_127                          |   4|   0|    4|          0|
    |kernel_data_V_3_32                           |   4|   0|    4|          0|
    |kernel_data_V_3_33                           |   4|   0|    4|          0|
    |kernel_data_V_3_34                           |   4|   0|    4|          0|
    |kernel_data_V_3_35                           |   4|   0|    4|          0|
    |kernel_data_V_3_36                           |   4|   0|    4|          0|
    |kernel_data_V_3_37                           |   4|   0|    4|          0|
    |kernel_data_V_3_38                           |   4|   0|    4|          0|
    |kernel_data_V_3_39                           |   4|   0|    4|          0|
    |kernel_data_V_3_40                           |   4|   0|    4|          0|
    |kernel_data_V_3_41                           |   4|   0|    4|          0|
    |kernel_data_V_3_42                           |   4|   0|    4|          0|
    |kernel_data_V_3_43                           |   4|   0|    4|          0|
    |kernel_data_V_3_44                           |   4|   0|    4|          0|
    |kernel_data_V_3_45                           |   4|   0|    4|          0|
    |kernel_data_V_3_46                           |   4|   0|    4|          0|
    |kernel_data_V_3_47                           |   4|   0|    4|          0|
    |kernel_data_V_3_48                           |   4|   0|    4|          0|
    |kernel_data_V_3_49                           |   4|   0|    4|          0|
    |kernel_data_V_3_50                           |   4|   0|    4|          0|
    |kernel_data_V_3_51                           |   4|   0|    4|          0|
    |kernel_data_V_3_52                           |   4|   0|    4|          0|
    |kernel_data_V_3_53                           |   4|   0|    4|          0|
    |kernel_data_V_3_54                           |   4|   0|    4|          0|
    |kernel_data_V_3_55                           |   4|   0|    4|          0|
    |kernel_data_V_3_56                           |   4|   0|    4|          0|
    |kernel_data_V_3_57                           |   4|   0|    4|          0|
    |kernel_data_V_3_58                           |   4|   0|    4|          0|
    |kernel_data_V_3_59                           |   4|   0|    4|          0|
    |kernel_data_V_3_60                           |   4|   0|    4|          0|
    |kernel_data_V_3_61                           |   4|   0|    4|          0|
    |kernel_data_V_3_62                           |   4|   0|    4|          0|
    |kernel_data_V_3_63                           |   4|   0|    4|          0|
    |kernel_data_V_3_96                           |   4|   0|    4|          0|
    |kernel_data_V_3_97                           |   4|   0|    4|          0|
    |kernel_data_V_3_98                           |   4|   0|    4|          0|
    |kernel_data_V_3_99                           |   4|   0|    4|          0|
    |pX                                           |  32|   0|   32|          0|
    |pY                                           |  32|   0|   32|          0|
    |pool_window_0_V_10_reg_4338                  |   4|   0|    4|          0|
    |pool_window_0_V_11_reg_4343                  |   4|   0|    4|          0|
    |pool_window_0_V_12_reg_4348                  |   4|   0|    4|          0|
    |pool_window_0_V_13_reg_4353                  |   4|   0|    4|          0|
    |pool_window_0_V_14_reg_4358                  |   4|   0|    4|          0|
    |pool_window_0_V_15_reg_4363                  |   4|   0|    4|          0|
    |pool_window_0_V_16_reg_4368                  |   4|   0|    4|          0|
    |pool_window_0_V_17_reg_4373                  |   4|   0|    4|          0|
    |pool_window_0_V_18_reg_4378                  |   4|   0|    4|          0|
    |pool_window_0_V_19_reg_4383                  |   4|   0|    4|          0|
    |pool_window_0_V_1_reg_4293                   |   4|   0|    4|          0|
    |pool_window_0_V_20_reg_4388                  |   4|   0|    4|          0|
    |pool_window_0_V_21_reg_4393                  |   4|   0|    4|          0|
    |pool_window_0_V_22_reg_4398                  |   4|   0|    4|          0|
    |pool_window_0_V_23_reg_4403                  |   4|   0|    4|          0|
    |pool_window_0_V_24_reg_4408                  |   4|   0|    4|          0|
    |pool_window_0_V_25_reg_4413                  |   4|   0|    4|          0|
    |pool_window_0_V_26_reg_4418                  |   4|   0|    4|          0|
    |pool_window_0_V_27_reg_4423                  |   4|   0|    4|          0|
    |pool_window_0_V_28_reg_4428                  |   4|   0|    4|          0|
    |pool_window_0_V_29_reg_4433                  |   4|   0|    4|          0|
    |pool_window_0_V_2_reg_4298                   |   4|   0|    4|          0|
    |pool_window_0_V_30_reg_4438                  |   4|   0|    4|          0|
    |pool_window_0_V_31_reg_4443                  |   4|   0|    4|          0|
    |pool_window_0_V_3_reg_4303                   |   4|   0|    4|          0|
    |pool_window_0_V_4_reg_4308                   |   4|   0|    4|          0|
    |pool_window_0_V_5_reg_4313                   |   4|   0|    4|          0|
    |pool_window_0_V_6_reg_4318                   |   4|   0|    4|          0|
    |pool_window_0_V_7_reg_4323                   |   4|   0|    4|          0|
    |pool_window_0_V_8_reg_4328                   |   4|   0|    4|          0|
    |pool_window_0_V_9_reg_4333                   |   4|   0|    4|          0|
    |pool_window_0_V_reg_4288                     |   4|   0|    4|          0|
    |pool_window_1_V_10_reg_4112                  |   4|   0|    4|          0|
    |pool_window_1_V_11_reg_4120                  |   4|   0|    4|          0|
    |pool_window_1_V_12_reg_4128                  |   4|   0|    4|          0|
    |pool_window_1_V_13_reg_4136                  |   4|   0|    4|          0|
    |pool_window_1_V_14_reg_4144                  |   4|   0|    4|          0|
    |pool_window_1_V_15_reg_4152                  |   4|   0|    4|          0|
    |pool_window_1_V_16_reg_4160                  |   4|   0|    4|          0|
    |pool_window_1_V_17_reg_4168                  |   4|   0|    4|          0|
    |pool_window_1_V_18_reg_4176                  |   4|   0|    4|          0|
    |pool_window_1_V_19_reg_4184                  |   4|   0|    4|          0|
    |pool_window_1_V_1_reg_4040                   |   4|   0|    4|          0|
    |pool_window_1_V_20_reg_4192                  |   4|   0|    4|          0|
    |pool_window_1_V_21_reg_4200                  |   4|   0|    4|          0|
    |pool_window_1_V_22_reg_4208                  |   4|   0|    4|          0|
    |pool_window_1_V_23_reg_4216                  |   4|   0|    4|          0|
    |pool_window_1_V_24_reg_4224                  |   4|   0|    4|          0|
    |pool_window_1_V_25_reg_4232                  |   4|   0|    4|          0|
    |pool_window_1_V_26_reg_4240                  |   4|   0|    4|          0|
    |pool_window_1_V_27_reg_4248                  |   4|   0|    4|          0|
    |pool_window_1_V_28_reg_4256                  |   4|   0|    4|          0|
    |pool_window_1_V_29_reg_4264                  |   4|   0|    4|          0|
    |pool_window_1_V_2_reg_4048                   |   4|   0|    4|          0|
    |pool_window_1_V_30_reg_4272                  |   4|   0|    4|          0|
    |pool_window_1_V_31_reg_4280                  |   4|   0|    4|          0|
    |pool_window_1_V_3_reg_4056                   |   4|   0|    4|          0|
    |pool_window_1_V_4_reg_4064                   |   4|   0|    4|          0|
    |pool_window_1_V_5_reg_4072                   |   4|   0|    4|          0|
    |pool_window_1_V_6_reg_4080                   |   4|   0|    4|          0|
    |pool_window_1_V_7_reg_4088                   |   4|   0|    4|          0|
    |pool_window_1_V_8_reg_4096                   |   4|   0|    4|          0|
    |pool_window_1_V_9_reg_4104                   |   4|   0|    4|          0|
    |pool_window_1_V_reg_4032                     |   4|   0|    4|          0|
    |pool_window_2_V_10_reg_4498                  |   4|   0|    4|          0|
    |pool_window_2_V_11_reg_4503                  |   4|   0|    4|          0|
    |pool_window_2_V_12_reg_4508                  |   4|   0|    4|          0|
    |pool_window_2_V_13_reg_4513                  |   4|   0|    4|          0|
    |pool_window_2_V_14_reg_4518                  |   4|   0|    4|          0|
    |pool_window_2_V_15_reg_4523                  |   4|   0|    4|          0|
    |pool_window_2_V_16_reg_4528                  |   4|   0|    4|          0|
    |pool_window_2_V_17_reg_4533                  |   4|   0|    4|          0|
    |pool_window_2_V_18_reg_4538                  |   4|   0|    4|          0|
    |pool_window_2_V_19_reg_4543                  |   4|   0|    4|          0|
    |pool_window_2_V_1_reg_4453                   |   4|   0|    4|          0|
    |pool_window_2_V_20_reg_4548                  |   4|   0|    4|          0|
    |pool_window_2_V_21_reg_4553                  |   4|   0|    4|          0|
    |pool_window_2_V_22_reg_4558                  |   4|   0|    4|          0|
    |pool_window_2_V_23_reg_4563                  |   4|   0|    4|          0|
    |pool_window_2_V_24_reg_4568                  |   4|   0|    4|          0|
    |pool_window_2_V_25_reg_4573                  |   4|   0|    4|          0|
    |pool_window_2_V_26_reg_4578                  |   4|   0|    4|          0|
    |pool_window_2_V_27_reg_4583                  |   4|   0|    4|          0|
    |pool_window_2_V_28_reg_4588                  |   4|   0|    4|          0|
    |pool_window_2_V_29_reg_4593                  |   4|   0|    4|          0|
    |pool_window_2_V_2_reg_4458                   |   4|   0|    4|          0|
    |pool_window_2_V_30_reg_4598                  |   4|   0|    4|          0|
    |pool_window_2_V_31_reg_4603                  |   4|   0|    4|          0|
    |pool_window_2_V_3_reg_4463                   |   4|   0|    4|          0|
    |pool_window_2_V_4_reg_4468                   |   4|   0|    4|          0|
    |pool_window_2_V_5_reg_4473                   |   4|   0|    4|          0|
    |pool_window_2_V_6_reg_4478                   |   4|   0|    4|          0|
    |pool_window_2_V_7_reg_4483                   |   4|   0|    4|          0|
    |pool_window_2_V_8_reg_4488                   |   4|   0|    4|          0|
    |pool_window_2_V_9_reg_4493                   |   4|   0|    4|          0|
    |pool_window_2_V_reg_4448                     |   4|   0|    4|          0|
    |pool_window_3_V_10_reg_3856                  |   4|   0|    4|          0|
    |pool_window_3_V_11_reg_3864                  |   4|   0|    4|          0|
    |pool_window_3_V_12_reg_3872                  |   4|   0|    4|          0|
    |pool_window_3_V_13_reg_3880                  |   4|   0|    4|          0|
    |pool_window_3_V_14_reg_3888                  |   4|   0|    4|          0|
    |pool_window_3_V_15_reg_3896                  |   4|   0|    4|          0|
    |pool_window_3_V_16_reg_3904                  |   4|   0|    4|          0|
    |pool_window_3_V_17_reg_3912                  |   4|   0|    4|          0|
    |pool_window_3_V_18_reg_3920                  |   4|   0|    4|          0|
    |pool_window_3_V_19_reg_3928                  |   4|   0|    4|          0|
    |pool_window_3_V_1_reg_3784                   |   4|   0|    4|          0|
    |pool_window_3_V_20_reg_3936                  |   4|   0|    4|          0|
    |pool_window_3_V_21_reg_3944                  |   4|   0|    4|          0|
    |pool_window_3_V_22_reg_3952                  |   4|   0|    4|          0|
    |pool_window_3_V_23_reg_3960                  |   4|   0|    4|          0|
    |pool_window_3_V_24_reg_3968                  |   4|   0|    4|          0|
    |pool_window_3_V_25_reg_3976                  |   4|   0|    4|          0|
    |pool_window_3_V_26_reg_3984                  |   4|   0|    4|          0|
    |pool_window_3_V_27_reg_3992                  |   4|   0|    4|          0|
    |pool_window_3_V_28_reg_4000                  |   4|   0|    4|          0|
    |pool_window_3_V_29_reg_4008                  |   4|   0|    4|          0|
    |pool_window_3_V_2_reg_3792                   |   4|   0|    4|          0|
    |pool_window_3_V_30_reg_4016                  |   4|   0|    4|          0|
    |pool_window_3_V_31_reg_4024                  |   4|   0|    4|          0|
    |pool_window_3_V_3_reg_3800                   |   4|   0|    4|          0|
    |pool_window_3_V_4_reg_3808                   |   4|   0|    4|          0|
    |pool_window_3_V_5_reg_3816                   |   4|   0|    4|          0|
    |pool_window_3_V_6_reg_3824                   |   4|   0|    4|          0|
    |pool_window_3_V_7_reg_3832                   |   4|   0|    4|          0|
    |pool_window_3_V_8_reg_3840                   |   4|   0|    4|          0|
    |pool_window_3_V_9_reg_3848                   |   4|   0|    4|          0|
    |pool_window_3_V_reg_3776                     |   4|   0|    4|          0|
    |sX                                           |  32|   0|   32|          0|
    |sY                                           |  32|   0|   32|          0|
    |select_ln222_reg_3771                        |  32|   0|   32|          0|
    |select_ln227_reg_3762                        |  32|   0|   32|          0|
    |select_ln66_103_reg_4723                     |   2|   0|    2|          0|
    |select_ln66_108_reg_4728                     |   2|   0|    2|          0|
    |select_ln66_114_reg_4733                     |   2|   0|    2|          0|
    |select_ln66_11_reg_4608                      |   2|   0|    2|          0|
    |select_ln66_120_reg_4738                     |   2|   0|    2|          0|
    |select_ln66_126_reg_4743                     |   2|   0|    2|          0|
    |select_ln66_129_reg_4748                     |   2|   0|    2|          0|
    |select_ln66_131_reg_4753                     |   2|   0|    2|          0|
    |select_ln66_133_reg_4758                     |   2|   0|    2|          0|
    |select_ln66_135_reg_4763                     |   2|   0|    2|          0|
    |select_ln66_15_reg_4613                      |   2|   0|    2|          0|
    |select_ln66_19_reg_4618                      |   2|   0|    2|          0|
    |select_ln66_23_reg_4623                      |   2|   0|    2|          0|
    |select_ln66_27_reg_4628                      |   2|   0|    2|          0|
    |select_ln66_31_reg_4633                      |   2|   0|    2|          0|
    |select_ln66_35_reg_4638                      |   2|   0|    2|          0|
    |select_ln66_39_reg_4643                      |   2|   0|    2|          0|
    |select_ln66_43_reg_4648                      |   2|   0|    2|          0|
    |select_ln66_47_reg_4653                      |   2|   0|    2|          0|
    |select_ln66_51_reg_4658                      |   2|   0|    2|          0|
    |select_ln66_55_reg_4663                      |   2|   0|    2|          0|
    |select_ln66_59_reg_4668                      |   2|   0|    2|          0|
    |select_ln66_63_reg_4673                      |   2|   0|    2|          0|
    |select_ln66_67_reg_4678                      |   2|   0|    2|          0|
    |select_ln66_71_reg_4683                      |   2|   0|    2|          0|
    |select_ln66_75_reg_4688                      |   2|   0|    2|          0|
    |select_ln66_79_reg_4693                      |   2|   0|    2|          0|
    |select_ln66_83_reg_4698                      |   2|   0|    2|          0|
    |select_ln66_87_reg_4703                      |   2|   0|    2|          0|
    |select_ln66_91_reg_4708                      |   2|   0|    2|          0|
    |select_ln66_95_reg_4713                      |   2|   0|    2|          0|
    |select_ln66_99_reg_4718                      |   2|   0|    2|          0|
    |start_once_reg                               |   1|   0|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |1083|   0| 1083|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_ufixed<4,0,4,0,0>,32u>,config7> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_ufixed<4,0,4,0,0>,32u>,config7> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_ufixed<4,0,4,0,0>,32u>,config7> | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_ufixed<4,0,4,0,0>,32u>,config7> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_ufixed<4,0,4,0,0>,32u>,config7> | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_ufixed<4,0,4,0,0>,32u>,config7> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_ufixed<4,0,4,0,0>,32u>,config7> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_ufixed<4,0,4,0,0>,32u>,config7> | return value |
|start_out                 | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_ufixed<4,0,4,0,0>,32u>,config7> | return value |
|start_write               | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_ufixed<4,0,4,0,0>,32u>,config7> | return value |
|data_V_data_0_V_dout      |  in |    4|   ap_fifo  |                       data_V_data_0_V                       |    pointer   |
|data_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                       data_V_data_0_V                       |    pointer   |
|data_V_data_0_V_read      | out |    1|   ap_fifo  |                       data_V_data_0_V                       |    pointer   |
|data_V_data_1_V_dout      |  in |    4|   ap_fifo  |                       data_V_data_1_V                       |    pointer   |
|data_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                       data_V_data_1_V                       |    pointer   |
|data_V_data_1_V_read      | out |    1|   ap_fifo  |                       data_V_data_1_V                       |    pointer   |
|data_V_data_2_V_dout      |  in |    4|   ap_fifo  |                       data_V_data_2_V                       |    pointer   |
|data_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                       data_V_data_2_V                       |    pointer   |
|data_V_data_2_V_read      | out |    1|   ap_fifo  |                       data_V_data_2_V                       |    pointer   |
|data_V_data_3_V_dout      |  in |    4|   ap_fifo  |                       data_V_data_3_V                       |    pointer   |
|data_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                       data_V_data_3_V                       |    pointer   |
|data_V_data_3_V_read      | out |    1|   ap_fifo  |                       data_V_data_3_V                       |    pointer   |
|data_V_data_4_V_dout      |  in |    4|   ap_fifo  |                       data_V_data_4_V                       |    pointer   |
|data_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                       data_V_data_4_V                       |    pointer   |
|data_V_data_4_V_read      | out |    1|   ap_fifo  |                       data_V_data_4_V                       |    pointer   |
|data_V_data_5_V_dout      |  in |    4|   ap_fifo  |                       data_V_data_5_V                       |    pointer   |
|data_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                       data_V_data_5_V                       |    pointer   |
|data_V_data_5_V_read      | out |    1|   ap_fifo  |                       data_V_data_5_V                       |    pointer   |
|data_V_data_6_V_dout      |  in |    4|   ap_fifo  |                       data_V_data_6_V                       |    pointer   |
|data_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                       data_V_data_6_V                       |    pointer   |
|data_V_data_6_V_read      | out |    1|   ap_fifo  |                       data_V_data_6_V                       |    pointer   |
|data_V_data_7_V_dout      |  in |    4|   ap_fifo  |                       data_V_data_7_V                       |    pointer   |
|data_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                       data_V_data_7_V                       |    pointer   |
|data_V_data_7_V_read      | out |    1|   ap_fifo  |                       data_V_data_7_V                       |    pointer   |
|data_V_data_8_V_dout      |  in |    4|   ap_fifo  |                       data_V_data_8_V                       |    pointer   |
|data_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                       data_V_data_8_V                       |    pointer   |
|data_V_data_8_V_read      | out |    1|   ap_fifo  |                       data_V_data_8_V                       |    pointer   |
|data_V_data_9_V_dout      |  in |    4|   ap_fifo  |                       data_V_data_9_V                       |    pointer   |
|data_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                       data_V_data_9_V                       |    pointer   |
|data_V_data_9_V_read      | out |    1|   ap_fifo  |                       data_V_data_9_V                       |    pointer   |
|data_V_data_10_V_dout     |  in |    4|   ap_fifo  |                       data_V_data_10_V                      |    pointer   |
|data_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_10_V                      |    pointer   |
|data_V_data_10_V_read     | out |    1|   ap_fifo  |                       data_V_data_10_V                      |    pointer   |
|data_V_data_11_V_dout     |  in |    4|   ap_fifo  |                       data_V_data_11_V                      |    pointer   |
|data_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_11_V                      |    pointer   |
|data_V_data_11_V_read     | out |    1|   ap_fifo  |                       data_V_data_11_V                      |    pointer   |
|data_V_data_12_V_dout     |  in |    4|   ap_fifo  |                       data_V_data_12_V                      |    pointer   |
|data_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_12_V                      |    pointer   |
|data_V_data_12_V_read     | out |    1|   ap_fifo  |                       data_V_data_12_V                      |    pointer   |
|data_V_data_13_V_dout     |  in |    4|   ap_fifo  |                       data_V_data_13_V                      |    pointer   |
|data_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_13_V                      |    pointer   |
|data_V_data_13_V_read     | out |    1|   ap_fifo  |                       data_V_data_13_V                      |    pointer   |
|data_V_data_14_V_dout     |  in |    4|   ap_fifo  |                       data_V_data_14_V                      |    pointer   |
|data_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_14_V                      |    pointer   |
|data_V_data_14_V_read     | out |    1|   ap_fifo  |                       data_V_data_14_V                      |    pointer   |
|data_V_data_15_V_dout     |  in |    4|   ap_fifo  |                       data_V_data_15_V                      |    pointer   |
|data_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_15_V                      |    pointer   |
|data_V_data_15_V_read     | out |    1|   ap_fifo  |                       data_V_data_15_V                      |    pointer   |
|data_V_data_16_V_dout     |  in |    4|   ap_fifo  |                       data_V_data_16_V                      |    pointer   |
|data_V_data_16_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_16_V                      |    pointer   |
|data_V_data_16_V_read     | out |    1|   ap_fifo  |                       data_V_data_16_V                      |    pointer   |
|data_V_data_17_V_dout     |  in |    4|   ap_fifo  |                       data_V_data_17_V                      |    pointer   |
|data_V_data_17_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_17_V                      |    pointer   |
|data_V_data_17_V_read     | out |    1|   ap_fifo  |                       data_V_data_17_V                      |    pointer   |
|data_V_data_18_V_dout     |  in |    4|   ap_fifo  |                       data_V_data_18_V                      |    pointer   |
|data_V_data_18_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_18_V                      |    pointer   |
|data_V_data_18_V_read     | out |    1|   ap_fifo  |                       data_V_data_18_V                      |    pointer   |
|data_V_data_19_V_dout     |  in |    4|   ap_fifo  |                       data_V_data_19_V                      |    pointer   |
|data_V_data_19_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_19_V                      |    pointer   |
|data_V_data_19_V_read     | out |    1|   ap_fifo  |                       data_V_data_19_V                      |    pointer   |
|data_V_data_20_V_dout     |  in |    4|   ap_fifo  |                       data_V_data_20_V                      |    pointer   |
|data_V_data_20_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_20_V                      |    pointer   |
|data_V_data_20_V_read     | out |    1|   ap_fifo  |                       data_V_data_20_V                      |    pointer   |
|data_V_data_21_V_dout     |  in |    4|   ap_fifo  |                       data_V_data_21_V                      |    pointer   |
|data_V_data_21_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_21_V                      |    pointer   |
|data_V_data_21_V_read     | out |    1|   ap_fifo  |                       data_V_data_21_V                      |    pointer   |
|data_V_data_22_V_dout     |  in |    4|   ap_fifo  |                       data_V_data_22_V                      |    pointer   |
|data_V_data_22_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_22_V                      |    pointer   |
|data_V_data_22_V_read     | out |    1|   ap_fifo  |                       data_V_data_22_V                      |    pointer   |
|data_V_data_23_V_dout     |  in |    4|   ap_fifo  |                       data_V_data_23_V                      |    pointer   |
|data_V_data_23_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_23_V                      |    pointer   |
|data_V_data_23_V_read     | out |    1|   ap_fifo  |                       data_V_data_23_V                      |    pointer   |
|data_V_data_24_V_dout     |  in |    4|   ap_fifo  |                       data_V_data_24_V                      |    pointer   |
|data_V_data_24_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_24_V                      |    pointer   |
|data_V_data_24_V_read     | out |    1|   ap_fifo  |                       data_V_data_24_V                      |    pointer   |
|data_V_data_25_V_dout     |  in |    4|   ap_fifo  |                       data_V_data_25_V                      |    pointer   |
|data_V_data_25_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_25_V                      |    pointer   |
|data_V_data_25_V_read     | out |    1|   ap_fifo  |                       data_V_data_25_V                      |    pointer   |
|data_V_data_26_V_dout     |  in |    4|   ap_fifo  |                       data_V_data_26_V                      |    pointer   |
|data_V_data_26_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_26_V                      |    pointer   |
|data_V_data_26_V_read     | out |    1|   ap_fifo  |                       data_V_data_26_V                      |    pointer   |
|data_V_data_27_V_dout     |  in |    4|   ap_fifo  |                       data_V_data_27_V                      |    pointer   |
|data_V_data_27_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_27_V                      |    pointer   |
|data_V_data_27_V_read     | out |    1|   ap_fifo  |                       data_V_data_27_V                      |    pointer   |
|data_V_data_28_V_dout     |  in |    4|   ap_fifo  |                       data_V_data_28_V                      |    pointer   |
|data_V_data_28_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_28_V                      |    pointer   |
|data_V_data_28_V_read     | out |    1|   ap_fifo  |                       data_V_data_28_V                      |    pointer   |
|data_V_data_29_V_dout     |  in |    4|   ap_fifo  |                       data_V_data_29_V                      |    pointer   |
|data_V_data_29_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_29_V                      |    pointer   |
|data_V_data_29_V_read     | out |    1|   ap_fifo  |                       data_V_data_29_V                      |    pointer   |
|data_V_data_30_V_dout     |  in |    4|   ap_fifo  |                       data_V_data_30_V                      |    pointer   |
|data_V_data_30_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_30_V                      |    pointer   |
|data_V_data_30_V_read     | out |    1|   ap_fifo  |                       data_V_data_30_V                      |    pointer   |
|data_V_data_31_V_dout     |  in |    4|   ap_fifo  |                       data_V_data_31_V                      |    pointer   |
|data_V_data_31_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_data_31_V                      |    pointer   |
|data_V_data_31_V_read     | out |    1|   ap_fifo  |                       data_V_data_31_V                      |    pointer   |
|res_V_data_0_V_din        | out |    4|   ap_fifo  |                        res_V_data_0_V                       |    pointer   |
|res_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                        res_V_data_0_V                       |    pointer   |
|res_V_data_0_V_write      | out |    1|   ap_fifo  |                        res_V_data_0_V                       |    pointer   |
|res_V_data_1_V_din        | out |    4|   ap_fifo  |                        res_V_data_1_V                       |    pointer   |
|res_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                        res_V_data_1_V                       |    pointer   |
|res_V_data_1_V_write      | out |    1|   ap_fifo  |                        res_V_data_1_V                       |    pointer   |
|res_V_data_2_V_din        | out |    4|   ap_fifo  |                        res_V_data_2_V                       |    pointer   |
|res_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                        res_V_data_2_V                       |    pointer   |
|res_V_data_2_V_write      | out |    1|   ap_fifo  |                        res_V_data_2_V                       |    pointer   |
|res_V_data_3_V_din        | out |    4|   ap_fifo  |                        res_V_data_3_V                       |    pointer   |
|res_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                        res_V_data_3_V                       |    pointer   |
|res_V_data_3_V_write      | out |    1|   ap_fifo  |                        res_V_data_3_V                       |    pointer   |
|res_V_data_4_V_din        | out |    4|   ap_fifo  |                        res_V_data_4_V                       |    pointer   |
|res_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                        res_V_data_4_V                       |    pointer   |
|res_V_data_4_V_write      | out |    1|   ap_fifo  |                        res_V_data_4_V                       |    pointer   |
|res_V_data_5_V_din        | out |    4|   ap_fifo  |                        res_V_data_5_V                       |    pointer   |
|res_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                        res_V_data_5_V                       |    pointer   |
|res_V_data_5_V_write      | out |    1|   ap_fifo  |                        res_V_data_5_V                       |    pointer   |
|res_V_data_6_V_din        | out |    4|   ap_fifo  |                        res_V_data_6_V                       |    pointer   |
|res_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                        res_V_data_6_V                       |    pointer   |
|res_V_data_6_V_write      | out |    1|   ap_fifo  |                        res_V_data_6_V                       |    pointer   |
|res_V_data_7_V_din        | out |    4|   ap_fifo  |                        res_V_data_7_V                       |    pointer   |
|res_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                        res_V_data_7_V                       |    pointer   |
|res_V_data_7_V_write      | out |    1|   ap_fifo  |                        res_V_data_7_V                       |    pointer   |
|res_V_data_8_V_din        | out |    4|   ap_fifo  |                        res_V_data_8_V                       |    pointer   |
|res_V_data_8_V_full_n     |  in |    1|   ap_fifo  |                        res_V_data_8_V                       |    pointer   |
|res_V_data_8_V_write      | out |    1|   ap_fifo  |                        res_V_data_8_V                       |    pointer   |
|res_V_data_9_V_din        | out |    4|   ap_fifo  |                        res_V_data_9_V                       |    pointer   |
|res_V_data_9_V_full_n     |  in |    1|   ap_fifo  |                        res_V_data_9_V                       |    pointer   |
|res_V_data_9_V_write      | out |    1|   ap_fifo  |                        res_V_data_9_V                       |    pointer   |
|res_V_data_10_V_din       | out |    4|   ap_fifo  |                       res_V_data_10_V                       |    pointer   |
|res_V_data_10_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_10_V                       |    pointer   |
|res_V_data_10_V_write     | out |    1|   ap_fifo  |                       res_V_data_10_V                       |    pointer   |
|res_V_data_11_V_din       | out |    4|   ap_fifo  |                       res_V_data_11_V                       |    pointer   |
|res_V_data_11_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_11_V                       |    pointer   |
|res_V_data_11_V_write     | out |    1|   ap_fifo  |                       res_V_data_11_V                       |    pointer   |
|res_V_data_12_V_din       | out |    4|   ap_fifo  |                       res_V_data_12_V                       |    pointer   |
|res_V_data_12_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_12_V                       |    pointer   |
|res_V_data_12_V_write     | out |    1|   ap_fifo  |                       res_V_data_12_V                       |    pointer   |
|res_V_data_13_V_din       | out |    4|   ap_fifo  |                       res_V_data_13_V                       |    pointer   |
|res_V_data_13_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_13_V                       |    pointer   |
|res_V_data_13_V_write     | out |    1|   ap_fifo  |                       res_V_data_13_V                       |    pointer   |
|res_V_data_14_V_din       | out |    4|   ap_fifo  |                       res_V_data_14_V                       |    pointer   |
|res_V_data_14_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_14_V                       |    pointer   |
|res_V_data_14_V_write     | out |    1|   ap_fifo  |                       res_V_data_14_V                       |    pointer   |
|res_V_data_15_V_din       | out |    4|   ap_fifo  |                       res_V_data_15_V                       |    pointer   |
|res_V_data_15_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_15_V                       |    pointer   |
|res_V_data_15_V_write     | out |    1|   ap_fifo  |                       res_V_data_15_V                       |    pointer   |
|res_V_data_16_V_din       | out |    4|   ap_fifo  |                       res_V_data_16_V                       |    pointer   |
|res_V_data_16_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_16_V                       |    pointer   |
|res_V_data_16_V_write     | out |    1|   ap_fifo  |                       res_V_data_16_V                       |    pointer   |
|res_V_data_17_V_din       | out |    4|   ap_fifo  |                       res_V_data_17_V                       |    pointer   |
|res_V_data_17_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_17_V                       |    pointer   |
|res_V_data_17_V_write     | out |    1|   ap_fifo  |                       res_V_data_17_V                       |    pointer   |
|res_V_data_18_V_din       | out |    4|   ap_fifo  |                       res_V_data_18_V                       |    pointer   |
|res_V_data_18_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_18_V                       |    pointer   |
|res_V_data_18_V_write     | out |    1|   ap_fifo  |                       res_V_data_18_V                       |    pointer   |
|res_V_data_19_V_din       | out |    4|   ap_fifo  |                       res_V_data_19_V                       |    pointer   |
|res_V_data_19_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_19_V                       |    pointer   |
|res_V_data_19_V_write     | out |    1|   ap_fifo  |                       res_V_data_19_V                       |    pointer   |
|res_V_data_20_V_din       | out |    4|   ap_fifo  |                       res_V_data_20_V                       |    pointer   |
|res_V_data_20_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_20_V                       |    pointer   |
|res_V_data_20_V_write     | out |    1|   ap_fifo  |                       res_V_data_20_V                       |    pointer   |
|res_V_data_21_V_din       | out |    4|   ap_fifo  |                       res_V_data_21_V                       |    pointer   |
|res_V_data_21_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_21_V                       |    pointer   |
|res_V_data_21_V_write     | out |    1|   ap_fifo  |                       res_V_data_21_V                       |    pointer   |
|res_V_data_22_V_din       | out |    4|   ap_fifo  |                       res_V_data_22_V                       |    pointer   |
|res_V_data_22_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_22_V                       |    pointer   |
|res_V_data_22_V_write     | out |    1|   ap_fifo  |                       res_V_data_22_V                       |    pointer   |
|res_V_data_23_V_din       | out |    4|   ap_fifo  |                       res_V_data_23_V                       |    pointer   |
|res_V_data_23_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_23_V                       |    pointer   |
|res_V_data_23_V_write     | out |    1|   ap_fifo  |                       res_V_data_23_V                       |    pointer   |
|res_V_data_24_V_din       | out |    4|   ap_fifo  |                       res_V_data_24_V                       |    pointer   |
|res_V_data_24_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_24_V                       |    pointer   |
|res_V_data_24_V_write     | out |    1|   ap_fifo  |                       res_V_data_24_V                       |    pointer   |
|res_V_data_25_V_din       | out |    4|   ap_fifo  |                       res_V_data_25_V                       |    pointer   |
|res_V_data_25_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_25_V                       |    pointer   |
|res_V_data_25_V_write     | out |    1|   ap_fifo  |                       res_V_data_25_V                       |    pointer   |
|res_V_data_26_V_din       | out |    4|   ap_fifo  |                       res_V_data_26_V                       |    pointer   |
|res_V_data_26_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_26_V                       |    pointer   |
|res_V_data_26_V_write     | out |    1|   ap_fifo  |                       res_V_data_26_V                       |    pointer   |
|res_V_data_27_V_din       | out |    4|   ap_fifo  |                       res_V_data_27_V                       |    pointer   |
|res_V_data_27_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_27_V                       |    pointer   |
|res_V_data_27_V_write     | out |    1|   ap_fifo  |                       res_V_data_27_V                       |    pointer   |
|res_V_data_28_V_din       | out |    4|   ap_fifo  |                       res_V_data_28_V                       |    pointer   |
|res_V_data_28_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_28_V                       |    pointer   |
|res_V_data_28_V_write     | out |    1|   ap_fifo  |                       res_V_data_28_V                       |    pointer   |
|res_V_data_29_V_din       | out |    4|   ap_fifo  |                       res_V_data_29_V                       |    pointer   |
|res_V_data_29_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_29_V                       |    pointer   |
|res_V_data_29_V_write     | out |    1|   ap_fifo  |                       res_V_data_29_V                       |    pointer   |
|res_V_data_30_V_din       | out |    4|   ap_fifo  |                       res_V_data_30_V                       |    pointer   |
|res_V_data_30_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_30_V                       |    pointer   |
|res_V_data_30_V_write     | out |    1|   ap_fifo  |                       res_V_data_30_V                       |    pointer   |
|res_V_data_31_V_din       | out |    4|   ap_fifo  |                       res_V_data_31_V                       |    pointer   |
|res_V_data_31_V_full_n    |  in |    1|   ap_fifo  |                       res_V_data_31_V                       |    pointer   |
|res_V_data_31_V_write     | out |    1|   ap_fifo  |                       res_V_data_31_V                       |    pointer   |
+--------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

