<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module Instance :: caravel_top.uut.padframe.mprj_pads.area2_io_pad[3].gpiov2_base</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  westLayout = $('div.ui-layout-west').layout({
    north__paneSelector: ".ui-layout-west-inner-north",
    center__paneSelector: ".ui-layout-west-inner-center", 
    north__size: 100,
    spacing_open: 4,
    spacing_closed: 4
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</div>
</div>
<div class="ui-layout-west">
<div class="ui-layout-west-inner-center">
<div name='inst_tag_1647'>
<a name="inst_tag_1647"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_1647" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[3].gpiov2_base</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 49.98</td>
<td class="s5 cl rt"><a href="mod17_4.html#inst_tag_1647_Line" > 54.55</a></td>
<td class="s6 cl rt"><a href="mod17_4.html#inst_tag_1647_Cond" > 62.50</a></td>
<td class="s3 cl rt"><a href="mod17_4.html#inst_tag_1647_Toggle" > 36.84</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod17_4.html#inst_tag_1647_Branch" > 46.03</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 49.98</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 36.84</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.59</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.59</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod68.html#inst_tag_3818" >area2_io_pad[3]</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1648'>
<a name="inst_tag_1648"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_1648" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[4].gpiov2_base</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 48.61</td>
<td class="s5 cl rt"><a href="mod17_4.html#inst_tag_1648_Line" > 54.55</a></td>
<td class="s5 cl rt"><a href="mod17_4.html#inst_tag_1648_Cond" > 56.25</a></td>
<td class="s3 cl rt"><a href="mod17_4.html#inst_tag_1648_Toggle" > 37.59</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod17_4.html#inst_tag_1648_Branch" > 46.03</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 48.61</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 37.59</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod68.html#inst_tag_3819" >area2_io_pad[4]</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1649'>
<a name="inst_tag_1649"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_1649" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[5].gpiov2_base</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 50.17</td>
<td class="s5 cl rt"><a href="mod17_4.html#inst_tag_1649_Line" > 54.55</a></td>
<td class="s6 cl rt"><a href="mod17_4.html#inst_tag_1649_Cond" > 62.50</a></td>
<td class="s3 cl rt"><a href="mod17_4.html#inst_tag_1649_Toggle" > 37.59</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod17_4.html#inst_tag_1649_Branch" > 46.03</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 50.17</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 37.59</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod68.html#inst_tag_3820" >area2_io_pad[5]</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1650'>
<a name="inst_tag_1650"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_1650" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[6].gpiov2_base</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s5 cl rt"><a href="mod17_4.html#inst_tag_1650_Line" > 54.55</a></td>
<td class="s5 cl rt"><a href="mod17_4.html#inst_tag_1650_Cond" > 56.25</a></td>
<td class="s3 cl rt"><a href="mod17_4.html#inst_tag_1650_Toggle" > 36.84</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod17_4.html#inst_tag_1650_Branch" > 46.03</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 36.84</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.59</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.59</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod68.html#inst_tag_3821" >area2_io_pad[6]</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1651'>
<a name="inst_tag_1651"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_1651" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[7].gpiov2_base</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 50.07</td>
<td class="s5 cl rt"><a href="mod17_4.html#inst_tag_1651_Line" > 54.55</a></td>
<td class="s6 cl rt"><a href="mod17_4.html#inst_tag_1651_Cond" > 62.50</a></td>
<td class="s3 cl rt"><a href="mod17_4.html#inst_tag_1651_Toggle" > 37.22</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod17_4.html#inst_tag_1651_Branch" > 46.03</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 50.07</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 37.22</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.59</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.59</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod68.html#inst_tag_3822" >area2_io_pad[7]</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1652'>
<a name="inst_tag_1652"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_1652" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[8].gpiov2_base</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 48.51</td>
<td class="s5 cl rt"><a href="mod17_4.html#inst_tag_1652_Line" > 54.55</a></td>
<td class="s5 cl rt"><a href="mod17_4.html#inst_tag_1652_Cond" > 56.25</a></td>
<td class="s3 cl rt"><a href="mod17_4.html#inst_tag_1652_Toggle" > 37.22</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod17_4.html#inst_tag_1652_Branch" > 46.03</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s4 cl rt"> 48.51</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s3 cl rt"> 37.22</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.59</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.59</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod68.html#inst_tag_3823" >area2_io_pad[8]</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1653'>
<a name="inst_tag_1653"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_1653" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[9].gpiov2_base</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 50.07</td>
<td class="s5 cl rt"><a href="mod17_4.html#inst_tag_1653_Line" > 54.55</a></td>
<td class="s6 cl rt"><a href="mod17_4.html#inst_tag_1653_Cond" > 62.50</a></td>
<td class="s3 cl rt"><a href="mod17_4.html#inst_tag_1653_Toggle" > 37.22</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod17_4.html#inst_tag_1653_Branch" > 46.03</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s5 cl rt"> 50.07</td>
<td class="s5 cl rt"> 54.55</td>
<td class="s6 cl rt"> 62.50</td>
<td class="s3 cl rt"> 37.22</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.03</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.59</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.59</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod68.html#inst_tag_3824" >area2_io_pad[9]</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-west-inner-north">
<a href="mod17.html" >Go back</a><br clear=all>
<span class=titlename>Module Instances:</span>
<br clear=all>
<a href="#inst_tag_1647"  onclick="showContent('inst_tag_1647')">caravel_top.uut.padframe.mprj_pads.area2_io_pad[3].gpiov2_base</a><br>
<a href="#inst_tag_1648"  onclick="showContent('inst_tag_1648')">caravel_top.uut.padframe.mprj_pads.area2_io_pad[4].gpiov2_base</a><br>
<a href="#inst_tag_1649"  onclick="showContent('inst_tag_1649')">caravel_top.uut.padframe.mprj_pads.area2_io_pad[5].gpiov2_base</a><br>
<a href="#inst_tag_1650"  onclick="showContent('inst_tag_1650')">caravel_top.uut.padframe.mprj_pads.area2_io_pad[6].gpiov2_base</a><br>
<a href="#inst_tag_1651"  onclick="showContent('inst_tag_1651')">caravel_top.uut.padframe.mprj_pads.area2_io_pad[7].gpiov2_base</a><br>
<a href="#inst_tag_1652"  onclick="showContent('inst_tag_1652')">caravel_top.uut.padframe.mprj_pads.area2_io_pad[8].gpiov2_base</a><br>
<a href="#inst_tag_1653"  onclick="showContent('inst_tag_1653')">caravel_top.uut.padframe.mprj_pads.area2_io_pad[9].gpiov2_base</a><br>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='inst_tag_1647'>
<a name="inst_tag_1647_Line"></a>
<b>Line Coverage for Instance : <a href="mod17_4.html#inst_tag_1647" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[3].gpiov2_base</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>220</td><td>120</td><td>54.55</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>3599</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>3600</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3603</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3661</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3676</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3680</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3695</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3699</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3714</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3718</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3733</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3737</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3752</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3756</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3771</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3775</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3790</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3794</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3809</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>3813</td><td>30</td><td>24</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>3890</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3914</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3936</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3958</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3980</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4002</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4024</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4046</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4068</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4090</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4112</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4134</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4156</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4178</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
3598                    integer slow_1_delay,slow_0_delay,slow_delay;
3599       1/1          initial slow_1_delay = SLOW_1_DELAY;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3600       1/1          initial slow_0_delay = SLOW_0_DELAY;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3601                    always @(*)
3602                    begin
3603       1/1              if (SLOW===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3604       1/1                  slow_delay = slow_1_delay;
           Tests:       <span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;<span title = "compilation/simv/serial_shifting_10">T18</span>&nbsp;
3605                        else
3606       1/1                  slow_delay = slow_0_delay;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3607                    end
3608                    bufif1 (pull1, strong0) #slow_delay dm2 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b010));
3609                    bufif1 (strong1, pull0) #slow_delay dm3 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b011));
3610                    bufif1 (highz1, strong0) #slow_delay dm4 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b100));
3611                    bufif1 (strong1, highz0) #slow_delay dm5 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b101));
3612                    bufif1 (strong1, strong0) #slow_delay dm6 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b110));
3613                    bufif1 (pull1, pull0)  #slow_delay dm7 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b111));
3614                    tran pad_esd_1 (PAD,PAD_A_NOESD_H);
3615                    tran pad_esd_2 (PAD,PAD_A_ESD_0_H);
3616                    tran pad_esd_3 (PAD,PAD_A_ESD_1_H);
3617                    wire x_on_in_hv  =  (ENABLE_H===0  &amp;&amp; ^ENABLE_INP_H===1'bx)
3618                         || (inp_dis_final===1'bx  &amp;&amp; ^dm_final[2:0]!==1'bx &amp;&amp; dm_final !== 3'b000)
3619                         || (^ENABLE_H===1'bx)
3620                         || (inp_dis_final===0 	       	&amp;&amp; ^dm_final[2:0] === 1'bx)
3621                         || (ib_mode_sel_final===1'bx  	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000)
3622                         || (^ENABLE_VDDIO===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000	&amp;&amp; ib_mode_sel_final===1'b1)
3623                         || (vtrip_sel_final===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000	&amp;&amp; ib_mode_sel_final===1'b0);
3624                    wire x_on_in_lv  =  (ENABLE_H===0  &amp;&amp; ^ENABLE_INP_H===1'bx)
3625                         || (inp_dis_final===1'bx  &amp;&amp; ^dm_final[2:0]!==1'bx &amp;&amp; dm_final !== 3'b000)
3626                         || (ENABLE_H===0  &amp;&amp; ^ENABLE_VDDIO===1'bx)
3627                         || (^ENABLE_H===1'bx)
3628                         || (inp_dis_final===0 	       	&amp;&amp; ^dm_final[2:0] === 1'bx)
3629                         || (ib_mode_sel_final===1'bx  	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000)
3630                         || (^ENABLE_VDDIO===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000)
3631                         || (vtrip_sel_final===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000	&amp;&amp; ib_mode_sel_final===1'b0);
3632                    wire disable_inp_buff = ENABLE_H===1 ? (dm_final===3'b000 || inp_dis_final===1) : ENABLE_INP_H===0;
3633                    assign IN_H = (x_on_in_hv===1 || pwr_good_inpbuff_hv===0) ? 1'bx : (disable_inp_buff===1 ? 0 : (^PAD===1'bx ? 1'bx : PAD));
3634                    wire disable_inp_buff_lv = ENABLE_H===1 ? (dm_final===3'b000 || inp_dis_final===1) : ENABLE_VDDIO===0;
3635                    assign IN =   (x_on_in_lv===1 || pwr_good_inpbuff_lv===0 ) ? 1'bx : (disable_inp_buff_lv===1 ? 0 : (^PAD===1'bx ? 1'bx : PAD));
3636                    assign TIE_HI_ESD = VDDIO===1'b1 ? 1'b1 : 1'bx;
3637                    assign TIE_LO_ESD = VSSIO===1'b0 ? 1'b0 : 1'bx;
3638                    wire functional_mode_amux = (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_analog_en_vswitch ===1 );
3639                    wire x_on_analog_en_vdda = (pwr_good_analog_en_vdda !==1
3640                                                || (functional_mode_amux ==1 &amp;&amp; (ENABLE_H !==0 &amp;&amp; ^hld_h_n_buf === 1'bx) || (hld_h_n_buf!== 0 &amp;&amp; ^ENABLE_H=== 1'bx) || pwr_good_amux_vccd !==1 )
3641                                                || (functional_mode_amux ==1 &amp;&amp; (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ^ANALOG_EN === 1'bx &amp;&amp; ENABLE_VDDA_H ===1 &amp;&amp; ENABLE_VSWITCH_H===1 ) || (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ANALOG_EN ===0 &amp;&amp; ^ENABLE_VDDA_H ===1'bx) ));
3642                    wire zero_on_analog_en_vdda = ( (pwr_good_analog_en_vdda ===1 &amp;&amp; ENABLE_VDDA_H ===0)
3643                                                    || (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; hld_h_n_buf===0)
3644                                                    || (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; ENABLE_H===0)
3645                                                    ||  (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_amux_vccd &amp;&amp; ANALOG_EN===0) );
3646                    wire x_on_analog_en_vddio_q =  ( pwr_good_analog_en_vddio_q !==1
3647                                                     || (functional_mode_amux ==1 &amp;&amp; (ENABLE_H !==0 &amp;&amp; ^hld_h_n_buf === 1'bx) || (hld_h_n_buf!== 0 &amp;&amp; ^ENABLE_H=== 1'bx) || pwr_good_amux_vccd !==1 )
3648                                                     || (functional_mode_amux ==1 &amp;&amp; (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ^ANALOG_EN === 1'bx &amp;&amp; ENABLE_VDDA_H ===1 &amp;&amp; ENABLE_VSWITCH_H===1 ) ));
3649                    wire zero_on_analog_en_vddio_q =  ( (pwr_good_analog_en_vddio_q ===1 &amp;&amp; hld_h_n_buf===0)
3650                                                        || (pwr_good_analog_en_vddio_q ===1 &amp;&amp; ENABLE_H===0)
3651                                                        ||  (pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_amux_vccd &amp;&amp; ANALOG_EN===0) );
3652                    wire x_on_analog_en_vswitch = (pwr_good_analog_en_vswitch !==1
3653                                                   || (functional_mode_amux ==1 &amp;&amp; (ENABLE_H !==0 &amp;&amp; ^hld_h_n_buf === 1'bx) || (hld_h_n_buf!== 0 &amp;&amp; ^ENABLE_H=== 1'bx) || pwr_good_amux_vccd !==1 )
3654                                                   || (functional_mode_amux ==1 &amp;&amp; (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ^ANALOG_EN === 1'bx &amp;&amp; ENABLE_VDDA_H ===1 &amp;&amp; ENABLE_VSWITCH_H===1 ) || (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ANALOG_EN ===0 &amp;&amp; ^ENABLE_VSWITCH_H ===1'bx) ));
3655                    wire  zero_on_analog_en_vswitch =   ( (pwr_good_analog_en_vswitch ===1 &amp;&amp; ENABLE_VSWITCH_H ===0)
3656                                                          || (pwr_good_analog_en_vswitch ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; hld_h_n_buf===0)
3657                                                          || (pwr_good_analog_en_vswitch ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; ENABLE_H===0)
3658                                                          ||  (pwr_good_analog_en_vswitch ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_amux_vccd &amp;&amp; ANALOG_EN===0) );
3659                    always @(*)
3660                    begin : LATCH_dm
3661       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3662                        begin
3663       1/1                  dm_final 	&lt;= 3'bxxx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3664                        end
3665       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3666                        begin
3667       1/1                  dm_final 	&lt;= 3'b000;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3668                        end
3669       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3670                        begin
3671       1/1                  dm_final 	&lt;= (^dm_buf[2:0]	=== 1'bx	|| !pwr_good_active_mode) ? 3'bxxx : dm_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3672                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3673                    end
3674                    always @(notifier_enable_h or notifier_dm)
3675                    begin
3676       <font color = "red">0/2     ==>      disable LATCH_dm; dm_final &lt;= 3'bxxx;</font>
3677                    end
3678                    always @(*)
3679                    begin : LATCH_inp_dis
3680       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3681                        begin
3682       1/1                  inp_dis_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3683                        end
3684       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3685                        begin
3686       1/1                  inp_dis_final 	&lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3687                        end
3688       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3689                        begin
3690       1/1                  inp_dis_final 	&lt;= (^inp_dis_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : inp_dis_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3691                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3692                    end
3693                    always @(notifier_enable_h or notifier_inp_dis)
3694                    begin
3695       <font color = "red">0/2     ==>      disable LATCH_inp_dis; inp_dis_final &lt;= 1'bx;</font>
3696                    end
3697                    always @(*)
3698                    begin : LATCH_vtrip_sel
3699       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3700                        begin
3701       1/1                  vtrip_sel_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3702                        end
3703       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3704                        begin
3705       1/1                  vtrip_sel_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3706                        end
3707       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3708                        begin
3709       1/1                  vtrip_sel_final 	&lt;= (^vtrip_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : vtrip_sel_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3710                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3711                    end
3712                    always @(notifier_enable_h or notifier_vtrip_sel)
3713                    begin
3714       <font color = "red">0/2     ==>      disable LATCH_vtrip_sel; vtrip_sel_final &lt;= 1'bx;</font>
3715                    end
3716                    always @(*)
3717                    begin : LATCH_ib_mode_sel
3718       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3719                        begin
3720       1/1                  ib_mode_sel_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3721                        end
3722       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3723                        begin
3724       1/1                  ib_mode_sel_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3725                        end
3726       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3727                        begin
3728       1/1                  ib_mode_sel_final 	&lt;= (^ib_mode_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : ib_mode_sel_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3729                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3730                    end
3731                    always @(notifier_enable_h or notifier_ib_mode_sel)
3732                    begin
3733       <font color = "red">0/2     ==>      disable LATCH_ib_mode_sel; ib_mode_sel_final &lt;= 1'bx;</font>
3734                    end
3735                    always @(*)
3736                    begin : LATCH_slow
3737       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3738                        begin
3739       1/1                  slow_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3740                        end
3741       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3742                        begin
3743       1/1                  slow_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3744                        end
3745       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3746                        begin
3747       1/1                  slow_final 	&lt;= (^slow_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : slow_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3748                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3749                    end
3750                    always @(notifier_enable_h or notifier_slow)
3751                    begin
3752       <font color = "red">0/2     ==>      disable LATCH_slow; slow_final &lt;= 1'bx;</font>
3753                    end
3754                    always @(*)
3755                    begin : LATCH_hld_ovr
3756       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3757                        begin
3758       1/1                  hld_ovr_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3759                        end
3760       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3761                        begin
3762       1/1                  hld_ovr_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3763                        end
3764       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3765                        begin
3766       1/1                  hld_ovr_final 	&lt;= (^hld_ovr_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : hld_ovr_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3767                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3768                    end
3769                    always @(notifier_enable_h or notifier_hld_ovr)
3770                    begin
3771       <font color = "red">0/2     ==>      disable LATCH_hld_ovr; hld_ovr_final &lt;= 1'bx;</font>
3772                    end
3773                    always @(*)
3774                    begin : LATCH_oe_n
3775       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; (^hld_h_n_buf===1'bx || (hld_h_n_buf===0 &amp;&amp; hld_ovr_final===1'bx) || (hld_h_n_buf===1 &amp;&amp; hld_ovr_final===1'bx))))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3776                        begin
3777       1/1                  oe_n_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3778                        end
3779       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3780                        begin
3781       1/1                  oe_n_final 	&lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3782                        end
3783       1/1              else if (hld_h_n_buf===1 || hld_ovr_final===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3784                        begin
3785       1/1                  oe_n_final  	&lt;= (^oe_n_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : oe_n_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3786                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3787                    end
3788                    always @(notifier_enable_h or notifier_oe_n)
3789                    begin
3790       <font color = "red">0/2     ==>      disable LATCH_oe_n; oe_n_final &lt;= 1'bx;</font>
3791                    end
3792                    always @(*)
3793                    begin : LATCH_out
3794       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; (^hld_h_n_buf===1'bx ||(hld_h_n_buf===0 &amp;&amp;  hld_ovr_final===1'bx || (hld_h_n_buf===1 &amp;&amp; hld_ovr_final===1'bx)))))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3795                        begin
3796       1/1                  out_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3797                        end
3798       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3799                        begin
3800       1/1                  out_final 	&lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3801                        end
3802       1/1              else if (hld_h_n_buf===1 || hld_ovr_final===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3803                        begin
3804       1/1                  out_final  	&lt;= (^out_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : out_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3805                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3806                    end
3807                    always @(notifier_enable_h or notifier_out)
3808                    begin
3809       <font color = "red">0/2     ==>      disable LATCH_out; out_final &lt;= 1'bx;</font>
3810                    end
3811                    always @(*)
3812                    begin
3813       1/1              if (x_on_analog_en_vdda ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3814                        begin
3815       1/1                  analog_en_vdda &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3816                        end
3817       1/1              else if ( zero_on_analog_en_vdda ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3818                        begin
3819       1/1                  analog_en_vdda &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3820                        end
3821       1/1              else if (x_on_analog_en_vdda !==1 &amp;&amp; zero_on_analog_en_vdda !==1)
           Tests:       <span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
3822                        begin
3823       1/1                  analog_en_vdda &lt;= ANALOG_EN;
           Tests:       <span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
3824                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3825       1/1              if (x_on_analog_en_vddio_q  ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3826                        begin
3827       1/1                  analog_en_vddio_q  &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3828                        end
3829       1/1              else if ( zero_on_analog_en_vddio_q ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3830                        begin
3831       1/1                  analog_en_vddio_q  &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3832                        end
3833       1/1              else if ( x_on_analog_en_vddio_q !==1 &amp;&amp; zero_on_analog_en_vddio_q !==1)
           Tests:       <span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
3834                        begin
3835       1/1                  analog_en_vddio_q  &lt;= ANALOG_EN;
           Tests:       <span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
3836                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3837       1/1              if (x_on_analog_en_vswitch  ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3838                        begin
3839       1/1                  analog_en_vswitch  &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3840                        end
3841       1/1              else if ( zero_on_analog_en_vswitch ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3842                        begin
3843       1/1                  analog_en_vswitch  &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3844                        end
3845       <font color = "red">0/1     ==>      else if (x_on_analog_en_vswitch !==1 &amp;&amp; zero_on_analog_en_vswitch !==1)</font>
3846                        begin
3847       <font color = "red">0/1     ==>          analog_en_vswitch  &lt;= ANALOG_EN;</font>
3848                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3849       1/1              if ( (analog_en_vswitch ===1'bx &amp;&amp; analog_en_vdda ===1'bx) || (analog_en_vswitch ===1'bx &amp;&amp; analog_en_vddio_q ===1'bx) || (analog_en_vddio_q ===1'bx &amp;&amp; analog_en_vdda ===1'bx ) )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3850                        begin
3851       1/1                  analog_en_final  &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3852                        end
3853       1/1              else if (analog_en_vdda ===1'bx &amp;&amp; (analog_en_vddio_q ===1 ||analog_en_vswitch===1 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3854                        begin
3855       <font color = "red">0/1     ==>          analog_en_final  &lt;= 1'bx;</font>
3856                        end
3857       1/1              else if (analog_en_vddio_q ===1'bx &amp;&amp; (analog_en_vdda ===1 ||analog_en_vswitch===1 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3858                        begin
3859       <font color = "red">0/1     ==>          analog_en_final  &lt;= 1'bx;</font>
3860                        end
3861       1/1              else if (analog_en_vswitch===1'bx &amp;&amp; (analog_en_vdda ===1 || analog_en_vddio_q ===1 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3862                        begin
3863       <font color = "red">0/1     ==>          analog_en_final  &lt;= 1'bx;</font>
3864                        end
3865       1/1              else if ((analog_en_vdda ===0 &amp;&amp; analog_en_vddio_q ===0 )|| (analog_en_vdda ===0 &amp;&amp; analog_en_vswitch===0 ) ||  (analog_en_vddio_q ===0 &amp;&amp; analog_en_vswitch===0 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3866                        begin
3867       1/1                  analog_en_final  &lt;=0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3868                        end
3869       1/1              else if (analog_en_vdda ===1 &amp;&amp; analog_en_vddio_q ===1 &amp;&amp;  analog_en_vswitch ===1)
           Tests:       <span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
3870                        begin
3871       <font color = "red">0/1     ==>          analog_en_final  &lt;=1;</font>
3872                        end
                        MISSING_ELSE
3873                    end
3874                    wire [2:0] amux_select = {ANALOG_SEL, ANALOG_POL, out_buf};
3875                    wire invalid_controls_amux = 	(analog_en_final===1'bx &amp;&amp; inp_dis_final===1)
3876                         || !pwr_good_amux
3877                         || (analog_en_final===1 &amp;&amp; ^amux_select[2:0] === 1'bx &amp;&amp; inp_dis_final===1);
3878                    wire enable_pad_amuxbus_a = invalid_controls_amux  ? 1'bx : (amux_select===3'b001 || amux_select===3'b010) &amp;&amp; (analog_en_final===1);
3879                    wire enable_pad_amuxbus_b = invalid_controls_amux  ? 1'bx : (amux_select===3'b101 || amux_select===3'b110) &amp;&amp; (analog_en_final===1);
3880                    wire enable_pad_vssio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b100 || amux_select===3'b000) &amp;&amp; (analog_en_final===1);
3881                    wire enable_pad_vddio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b011 || amux_select===3'b111) &amp;&amp; (analog_en_final===1);
3882                    tranif1 pad_amuxbus_a 	(PAD, AMUXBUS_A, enable_pad_amuxbus_a);
3883                    tranif1 pad_amuxbus_b 	(PAD, AMUXBUS_B, enable_pad_amuxbus_b);
3884                    bufif1 pad_vddio_q	(PAD, VDDIO_Q,   enable_pad_vddio_q);
3885                    bufif1 pad_vssio_q   	(PAD, VSSIO_Q,   enable_pad_vssio_q);
3886                    reg dis_err_msgs;
3887                    integer msg_count_pad,msg_count_pad1,msg_count_pad2,msg_count_pad3,msg_count_pad4,msg_count_pad5,msg_count_pad6,msg_count_pad7,msg_count_pad8,msg_count_pad9,msg_count_pad10,msg_count_pad11,msg_count_pad12;
3888                    initial
3889                    begin
3890       1/1              dis_err_msgs = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3891       1/1              msg_count_pad  = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3892       1/1              msg_count_pad1 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3893       1/1              msg_count_pad2 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3894       1/1              msg_count_pad3 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3895       1/1              msg_count_pad4 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3896       1/1              msg_count_pad5 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3897       1/1              msg_count_pad6 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3898       1/1              msg_count_pad7 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3899       1/1              msg_count_pad8 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3900       1/1              msg_count_pad9 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3901       1/1              msg_count_pad10 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3902       1/1              msg_count_pad11 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3903       1/1              msg_count_pad12  = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3904                    `ifdef SKY130_FD_IO_TOP_GPIOV2_DIS_ERR_MSGS
3905                    `else
3906       2/2              #1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp; | <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3907       1/1              dis_err_msgs = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3908                    `endif
3909                    end
3910                    wire #100 error_enable_vddio = (ENABLE_VDDIO===0 &amp;&amp; ENABLE_H===1);
3911                    event event_error_enable_vddio;
3912                    always @(error_enable_vddio)
3913                    begin
3914       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3915                        begin
3916       1/1                  if (error_enable_vddio===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3917                            begin
3918       <font color = "red">0/1     ==>              msg_count_pad = msg_count_pad + 1;</font>
3919       <font color = "red">0/1     ==>              -&gt;event_error_enable_vddio;</font>
3920       <font color = "red">0/1     ==>              if (msg_count_pad &lt;= MAX_WARNING_COUNT)</font>
3921                                begin
3922       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 :  Enable_h (= %b) and ENABLE_VDDIO (= %b) are complement of each \other. This is an illegal combination as ENABLE_VDDIO and ENABLE_H are the same input signals IN different power \domains %m&quot;, ENABLE_H, ENABLE_VDDIO, $stime);</font>
3923                                end
3924                                else
3925       <font color = "red">0/1     ==>                  if (msg_count_pad == MAX_WARNING_COUNT+1)</font>
3926                                    begin
3927       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3928                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3929                            end
                        MISSING_ELSE
3930                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3931                    end
3932                    wire #100 error_vdda = ( VDDA===1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; ENABLE_VDDA_H===1 );
3933                    event event_error_vdda;
3934                    always @(error_vdda)
3935                    begin
3936       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3937                        begin
3938       1/1                  if (error_vdda===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3939                            begin
3940       <font color = "red">0/1     ==>              msg_count_pad1 = msg_count_pad1 + 1;</font>
3941       <font color = "red">0/1     ==>              -&gt;event_error_vdda;</font>
3942       <font color = "red">0/1     ==>              if (msg_count_pad1 &lt;= MAX_WARNING_COUNT)</font>
3943                                begin
3944       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H (= %b) cannot be 1 when VDDA (= %b) and VDDIO_Q (= %b) %m&quot;,ENABLE_VDDA_H, VDDA,VDDIO_Q,$stime);</font>
3945                                end
3946                                else
3947       <font color = "red">0/1     ==>                  if (msg_count_pad1 == MAX_WARNING_COUNT+1)</font>
3948                                    begin
3949       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3950                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3951                            end
                        MISSING_ELSE
3952                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3953                    end
3954                    wire #100 error_vdda2 = ( VDDA===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H===1 &amp;&amp; hld_h_n_buf ===1  &amp;&amp;  VCCD===1 &amp;&amp; ANALOG_EN ===1 );
3955                    event event_error_vdda2;
3956                    always @(error_vdda2)
3957                    begin
3958       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3959                        begin
3960       1/1                  if (error_vdda2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3961                            begin
3962       <font color = "red">0/1     ==>              msg_count_pad2 = msg_count_pad2 + 1;</font>
3963       <font color = "red">0/1     ==>              -&gt;event_error_vdda2;</font>
3964       <font color = "red">0/1     ==>              if (msg_count_pad2 &lt;= MAX_WARNING_COUNT)</font>
3965                                begin
3966       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b)   %m&quot;,ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);</font>
3967                                end
3968                                else
3969       <font color = "red">0/1     ==>                  if (msg_count_pad2 == MAX_WARNING_COUNT+1)</font>
3970                                    begin
3971       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3972                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3973                            end
                        MISSING_ELSE
3974                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3975                    end
3976                    wire #100 error_vdda3 =  ( VDDA===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H===1 &amp;&amp; hld_h_n_buf ===1  &amp;&amp; VCCD !==1 );
3977                    event event_error_vdda3;
3978                    always @(error_vdda3)
3979                    begin
3980       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3981                        begin
3982       1/1                  if (error_vdda3===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3983                            begin
3984       <font color = "red">0/1     ==>              msg_count_pad3 = msg_count_pad3 + 1;</font>
3985       <font color = "red">0/1     ==>              -&gt;event_error_vdda3;</font>
3986       <font color = "red">0/1     ==>              if (msg_count_pad3 &lt;= MAX_WARNING_COUNT)</font>
3987                                begin
3988       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD (= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b) and hld_h_n_buf (= %b) %m&quot;,VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);</font>
3989                                end
3990                                else
3991       <font color = "red">0/1     ==>                  if (msg_count_pad3 == MAX_WARNING_COUNT+1)</font>
3992                                    begin
3993       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3994                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3995                            end
                        MISSING_ELSE
3996                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3997                    end
3998                    wire #100 error_vswitch1 =  (VDDA !==1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; VSWITCH ===1 &amp;&amp; (ENABLE_VSWITCH_H===1)) ;
3999                    event event_error_vswitch1;
4000                    always @(error_vswitch1)
4001                    begin
4002       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4003                        begin
4004       1/1                  if (error_vswitch1===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4005                            begin
4006       <font color = "red">0/1     ==>              msg_count_pad4 = msg_count_pad4 + 1;</font>
4007       <font color = "red">0/1     ==>              -&gt;event_error_vswitch1;</font>
4008       <font color = "red">0/1     ==>              if (msg_count_pad4 &lt;= MAX_WARNING_COUNT)</font>
4009                                begin
4010       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) &amp; VSWITCH(= %b) %m&quot;,ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);</font>
4011                                end
4012                                else
4013       <font color = "red">0/1     ==>                  if (msg_count_pad4 == MAX_WARNING_COUNT+1)</font>
4014                                    begin
4015       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4016                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4017                            end
                        MISSING_ELSE
4018                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4019                    end
4020                    wire #100 error_vswitch2 =   (VDDA !==1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; VSWITCH ===1 &amp;&amp; VCCD===1 &amp;&amp; ANALOG_EN===1);
4021                    event event_error_vswitch2;
4022                    always @(error_vswitch2)
4023                    begin
4024       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4025                        begin
4026       1/1                  if (error_vswitch2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4027                            begin
4028       <font color = "red">0/1     ==>              msg_count_pad5 = msg_count_pad5 + 1;</font>
4029       <font color = "red">0/1     ==>              -&gt;event_error_vswitch2;</font>
4030       <font color = "red">0/1     ==>              if (msg_count_pad5 &lt;= MAX_WARNING_COUNT)</font>
4031                                begin
4032       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b)  &amp; VCCD(= %b) %m&quot;,ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,VCCD,$stime);</font>
4033                                end
4034                                else
4035       <font color = "red">0/1     ==>                  if (msg_count_pad5 == MAX_WARNING_COUNT+1)</font>
4036                                    begin
4037       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4038                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4039                            end
                        MISSING_ELSE
4040                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4041                    end
4042                    wire #100 error_vswitch3 =   (VDDA ===1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_VSWITCH_H===1);
4043                    event event_error_vswitch3;
4044                    always @(error_vswitch3)
4045                    begin
4046       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4047                        begin
4048       1/1                  if (error_vswitch3===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4049                            begin
4050       <font color = "red">0/1     ==>              msg_count_pad6 = msg_count_pad6 + 1;</font>
4051       <font color = "red">0/1     ==>              -&gt;event_error_vswitch3;</font>
4052       <font color = "red">0/1     ==>              if (msg_count_pad6 &lt;= MAX_WARNING_COUNT)</font>
4053                                begin
4054       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) &amp; VSWITCH(= %b) %m&quot;,ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);</font>
4055                                end
4056                                else
4057       <font color = "red">0/1     ==>                  if (msg_count_pad6 == MAX_WARNING_COUNT+1)</font>
4058                                    begin
4059       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4060                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4061                            end
                        MISSING_ELSE
4062                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4063                    end
4064                    wire #100 error_vswitch4 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_VSWITCH_H===1);
4065                    event event_error_vswitch4;
4066                    always @(error_vswitch4)
4067                    begin
4068       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4069                        begin
4070       1/1                  if (error_vswitch4===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4071                            begin
4072       <font color = "red">0/1     ==>              msg_count_pad7 = msg_count_pad7 + 1;</font>
4073       <font color = "red">0/1     ==>              -&gt;event_error_vswitch4;</font>
4074       <font color = "red">0/1     ==>              if (msg_count_pad7 &lt;= MAX_WARNING_COUNT)</font>
4075                                begin
4076       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) &amp; VSWITCH(= %b) %m&quot;,ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);</font>
4077                                end
4078                                else
4079       <font color = "red">0/1     ==>                  if (msg_count_pad7 == MAX_WARNING_COUNT+1)</font>
4080                                    begin
4081       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4082                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4083                            end
                        MISSING_ELSE
4084                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4085                    end
4086                    wire #100 error_vswitch5 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp; ANALOG_EN===1);
4087                    event event_error_vswitch5;
4088                    always @(error_vswitch5)
4089                    begin
4090       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4091                        begin
4092       1/1                  if (error_vswitch5===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4093                            begin
4094       <font color = "red">0/1     ==>              msg_count_pad8 = msg_count_pad8 + 1;</font>
4095       <font color = "red">0/1     ==>              -&gt;event_error_vswitch5;</font>
4096       <font color = "red">0/1     ==>              if (msg_count_pad8 &lt;= MAX_WARNING_COUNT)</font>
4097                                begin
4098       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b) %m&quot;,ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);</font>
4099                                end
4100                                else
4101       <font color = "red">0/1     ==>                  if (msg_count_pad8 == MAX_WARNING_COUNT+1)</font>
4102                                    begin
4103       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4104                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4105                            end
                        MISSING_ELSE
4106                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4107                    end
4108                    wire #100 error_vddio_q1 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD!==1);
4109                    event event_error_vddio_q1;
4110                    always @(error_vddio_q1)
4111                    begin
4112       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4113                        begin
4114       1/1                  if (error_vddio_q1===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4115                            begin
4116       <font color = "red">0/1     ==>              msg_count_pad9 = msg_count_pad9 + 1;</font>
4117       <font color = "red">0/1     ==>              -&gt;event_error_vddio_q1;</font>
4118       <font color = "red">0/1     ==>              if (msg_count_pad9 &lt;= MAX_WARNING_COUNT)</font>
4119                                begin
4120       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD(= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) and hld_h_n_buf (= %b)  %m&quot;,VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);</font>
4121                                end
4122                                else
4123       <font color = "red">0/1     ==>                  if (msg_count_pad9 == MAX_WARNING_COUNT+1)</font>
4124                                    begin
4125       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4126                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4127                            end
                        MISSING_ELSE
4128                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4129                    end
4130                    wire #100 error_vddio_q2 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp; ANALOG_EN===1);
4131                    event event_error_vddio_q2;
4132                    always @(error_vddio_q2)
4133                    begin
4134       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4135                        begin
4136       1/1                  if (error_vddio_q2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4137                            begin
4138       <font color = "red">0/1     ==>              msg_count_pad10 = msg_count_pad10 + 1;</font>
4139       <font color = "red">0/1     ==>              -&gt;event_error_vddio_q2;</font>
4140       <font color = "red">0/1     ==>              if (msg_count_pad10 &lt;= MAX_WARNING_COUNT)</font>
4141                                begin
4142       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) , hld_h_n_buf (= %b) &amp;&amp; VCCD (= %b) %m&quot;,ANALOG_EN, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);</font>
4143                                end
4144                                else
4145       <font color = "red">0/1     ==>                  if (msg_count_pad10 == MAX_WARNING_COUNT+1)</font>
4146                                    begin
4147       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4148                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4149                            end
                        MISSING_ELSE
4150                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4151                    end
4152                    wire #100 error_supply_good = ( VDDA ===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1  &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp;  ANALOG_EN===1 &amp;&amp; ENABLE_VSWITCH_H !==1 &amp;&amp; ENABLE_VSWITCH_H !==0 );
4153                    event event_error_supply_good;
4154                    always @(error_supply_good)
4155                    begin
4156       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4157                        begin
4158       1/1                  if (error_supply_good===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4159                            begin
4160       <font color = "red">0/1     ==>              msg_count_pad11 = msg_count_pad11 + 1;</font>
4161       <font color = "red">0/1     ==>              -&gt;event_error_supply_good;</font>
4162       <font color = "red">0/1     ==>              if (msg_count_pad11 &lt;= MAX_WARNING_COUNT)</font>
4163                                begin
4164       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m&quot;,ENABLE_VSWITCH_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);</font>
4165                                end
4166                                else
4167       <font color = "red">0/1     ==>                  if (msg_count_pad11 == MAX_WARNING_COUNT+1)</font>
4168                                    begin
4169       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4170                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4171                            end
                        MISSING_ELSE
4172                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4173                    end
4174                    wire #100 error_vdda_vddioq_vswitch2 = ( VDDA ===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp;  ANALOG_EN===1 &amp;&amp; ENABLE_VDDA_H !==1 &amp;&amp; ENABLE_VDDA_H !==0 );
4175                    event event_error_vdda_vddioq_vswitch2;
4176                    always @(error_vdda_vddioq_vswitch2)
4177                    begin
4178       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4179                        begin
4180       1/1                  if (error_vdda_vddioq_vswitch2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4181                            begin
4182       <font color = "red">0/1     ==>              msg_count_pad12 = msg_count_pad12 + 1;</font>
4183       <font color = "red">0/1     ==>              -&gt;event_error_vdda_vddioq_vswitch2;</font>
4184       <font color = "red">0/1     ==>              if (msg_count_pad12 &lt;= MAX_WARNING_COUNT)</font>
4185                                begin
4186       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m&quot;,ENABLE_VDDA_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);</font>
4187                                end
4188                                else
4189       <font color = "red">0/1     ==>                  if (msg_count_pad12 == MAX_WARNING_COUNT+1)</font>
4190                                    begin
4191       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4192                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4193                            end
                        MISSING_ELSE
4194                        end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_1647_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod17_4.html#inst_tag_1647" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[3].gpiov2_base</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>32</td><td>20</td><td>62.50</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>32</td><td>20</td><td>62.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3878
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b1) || (amux_select === 3'b010)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3878
 SUB-EXPRESSION (((amux_select === 3'b1) || (amux_select === 3'b010)) &amp;&amp; (analog_en_final === 1'b1))
                 --------------------------1-------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3878
 SUB-EXPRESSION ((amux_select === 3'b1) || (amux_select === 3'b010))
                 -----------1----------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu_user">T27</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3879
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b101) || (amux_select === 3'b110)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3879
 SUB-EXPRESSION (((amux_select === 3'b101) || (amux_select === 3'b110)) &amp;&amp; (analog_en_final === 1'b1))
                 ---------------------------1--------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3879
 SUB-EXPRESSION ((amux_select === 3'b101) || (amux_select === 3'b110))
                 ------------1-----------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3880
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b100) || (amux_select === 3'b0)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3880
 SUB-EXPRESSION (((amux_select === 3'b100) || (amux_select === 3'b0)) &amp;&amp; (analog_en_final === 1'b1))
                 --------------------------1-------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3880
 SUB-EXPRESSION ((amux_select === 3'b100) || (amux_select === 3'b0))
                 ------------1-----------    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3881
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b011) || (amux_select === 3'b111)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3881
 SUB-EXPRESSION (((amux_select === 3'b011) || (amux_select === 3'b111)) &amp;&amp; (analog_en_final === 1'b1))
                 ---------------------------1--------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3881
 SUB-EXPRESSION ((amux_select === 3'b011) || (amux_select === 3'b111))
                 ------------1-----------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<hr>
<a name="inst_tag_1647_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod17_4.html#inst_tag_1647" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[3].gpiov2_base</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">123</td>
<td class="rt">16</td>
<td class="rt">13.01 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">266</td>
<td class="rt">98</td>
<td class="rt">36.84 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">133</td>
<td class="rt">71</td>
<td class="rt">53.38 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">133</td>
<td class="rt">27</td>
<td class="rt">20.30 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">78</td>
<td class="rt">34</td>
<td class="rt">43.59 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">26</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">8</td>
<td class="rt">20.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Signals</td>
<td class="rt">86</td>
<td class="rt">9</td>
<td class="rt">10.47 </td>
</tr><tr class="s3">
<td>Signal Bits</td>
<td class="rt">188</td>
<td class="rt">64</td>
<td class="rt">34.04 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">94</td>
<td class="rt">45</td>
<td class="rt">47.87 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">94</td>
<td class="rt">19</td>
<td class="rt">20.21 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>OUT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu">T24</span></td>
<td>INPUT</td>
</tr><tr>
<td>OE_N</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
<td>INPUT</td>
</tr><tr>
<td>HLD_H_N</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_INP_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_VDDA_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_VSWITCH_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_VDDIO</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>INP_DIS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>IB_MODE_SEL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>VTRIP_SEL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td>INPUT</td>
</tr><tr>
<td>SLOW</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>HLD_OVR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>ANALOG_EN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td>INPUT</td>
</tr><tr>
<td>ANALOG_SEL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>ANALOG_POL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>DM[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span>,<span title = "compilation/simv/serial_shifting_1100">*T12</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>DM[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>VDDIO</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VDDIO_Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VDDA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VCCD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VSWITCH</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VCCHIB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VSSA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>VSSD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>VSSIO_Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>VSSIO</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>PAD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>PAD_A_NOESD_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>PAD_A_ESD_0_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>PAD_A_ESD_1_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>AMUXBUS_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>AMUXBUS_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>IN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>IN_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>TIE_HI_ESD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>TIE_LO_ESD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td></tr><tr>
<td>dm_final[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span>,<span title = "compilation/simv/serial_shifting_1100">*T12</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dm_final[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr>
<td>slow_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>vtrip_sel_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>inp_dis_final</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr>
<td>out_final</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu">T24</span></td>
</tr><tr>
<td>oe_n_final</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
</tr><tr>
<td>hld_ovr_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>analog_en_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ib_mode_sel_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>analog_en_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>analog_en_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>dm_buf[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span>,<span title = "compilation/simv/serial_shifting_1100">*T12</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dm_buf[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr>
<td>slow_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>vtrip_sel_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>inp_dis_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr>
<td>out_buf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu">T24</span></td>
</tr><tr>
<td>oe_n_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
</tr><tr>
<td>hld_ovr_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>ib_mode_sel_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>dm_del[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>slow_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>vtrip_sel_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>inp_dis_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>out_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>oe_n_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>hld_ovr_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ib_mode_sel_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>hld_h_n_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>hld_h_n_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_dm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_slow</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_oe_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_vtrip_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_hld_ovr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_inp_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_ib_mode_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_enable_h</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>pwr_good_amux</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_hold_ovr_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_active_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_hold_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_active_mode_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_hold_mode_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_inpbuff_hv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_inpbuff_lv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_output_driver</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_analog_en_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_analog_en_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_amux_vccd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pad_tristate</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_pad</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "RTL-check_defaults0/simv/check_defaults">T33</span></td>
</tr><tr>
<td>x_on_in_hv</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>x_on_in_lv</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>disable_inp_buff</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr>
<td>disable_inp_buff_lv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr>
<td>functional_mode_amux</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_analog_en_vdda</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>zero_on_analog_en_vdda</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_analog_en_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>zero_on_analog_en_vddio_q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>zero_on_analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>amux_select[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/gpio_all_o_user">*T15</span>,<span title = "compilation/simv/gpio_all_bidir_user">*T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu">T24</span></td>
</tr><tr>
<td>amux_select[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>invalid_controls_amux</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_amuxbus_a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_amuxbus_b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_vssio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dis_err_msgs</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_enable_vddio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vddio_q1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vddio_q2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_supply_good</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda_vddioq_vswitch2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<hr>
<a name="inst_tag_1647_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod17_4.html#inst_tag_1647" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[3].gpiov2_base</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">126</td>
<td class="rt">58</td>
<td class="rt">46.03 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3878</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3879</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3880</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3881</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3603</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3661</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3680</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3699</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3718</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3737</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3756</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3775</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3794</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3813</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3825</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">3837</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">3849</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3914</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3936</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3958</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3980</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4002</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4024</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4046</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4068</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4090</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4112</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4134</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4156</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4178</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3878       wire enable_pad_amuxbus_a = invalid_controls_amux  ? 1'bx : (amux_select===3'b001 || amux_select===3'b010) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3879       wire enable_pad_amuxbus_b = invalid_controls_amux  ? 1'bx : (amux_select===3'b101 || amux_select===3'b110) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3880       wire enable_pad_vssio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b100 || amux_select===3'b000) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3881       wire enable_pad_vddio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b011 || amux_select===3'b111) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3603           if (SLOW===1)
               <font color = "green">-1-</font>  
3604               slow_delay = slow_1_delay;
           <font color = "green">        ==></font>
3605           else
3606               slow_delay = slow_0_delay;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3661           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3662           begin
3663               dm_final 	<= 3'bxxx;
           <font color = "green">        ==></font>
3664           end
3665           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3666           begin
3667               dm_final 	<= 3'b000;
           <font color = "green">        ==></font>
3668           end
3669           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3670           begin
3671               dm_final 	<= (^dm_buf[2:0]	=== 1'bx	|| !pwr_good_active_mode) ? 3'bxxx : dm_buf;
           <font color = "green">        ==></font>
3672           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3680           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3681           begin
3682               inp_dis_final 	<= 1'bx;
           <font color = "green">        ==></font>
3683           end
3684           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3685           begin
3686               inp_dis_final 	<= 1'b1;
           <font color = "green">        ==></font>
3687           end
3688           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3689           begin
3690               inp_dis_final 	<= (^inp_dis_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : inp_dis_buf;
           <font color = "green">        ==></font>
3691           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3699           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3700           begin
3701               vtrip_sel_final 	<= 1'bx;
           <font color = "green">        ==></font>
3702           end
3703           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3704           begin
3705               vtrip_sel_final 	<= 1'b0;
           <font color = "green">        ==></font>
3706           end
3707           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3708           begin
3709               vtrip_sel_final 	<= (^vtrip_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : vtrip_sel_buf;
           <font color = "green">        ==></font>
3710           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3718           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3719           begin
3720               ib_mode_sel_final 	<= 1'bx;
           <font color = "green">        ==></font>
3721           end
3722           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3723           begin
3724               ib_mode_sel_final 	<= 1'b0;
           <font color = "green">        ==></font>
3725           end
3726           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3727           begin
3728               ib_mode_sel_final 	<= (^ib_mode_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : ib_mode_sel_buf;
           <font color = "green">        ==></font>
3729           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3737           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3738           begin
3739               slow_final 	<= 1'bx;
           <font color = "green">        ==></font>
3740           end
3741           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3742           begin
3743               slow_final 	<= 1'b0;
           <font color = "green">        ==></font>
3744           end
3745           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3746           begin
3747               slow_final 	<= (^slow_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : slow_buf;
           <font color = "green">        ==></font>
3748           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3756           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3757           begin
3758               hld_ovr_final 	<= 1'bx;
           <font color = "green">        ==></font>
3759           end
3760           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3761           begin
3762               hld_ovr_final 	<= 1'b0;
           <font color = "green">        ==></font>
3763           end
3764           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3765           begin
3766               hld_ovr_final 	<= (^hld_ovr_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : hld_ovr_buf;
           <font color = "green">        ==></font>
3767           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3775           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && (^hld_h_n_buf===1'bx || (hld_h_n_buf===0 && hld_ovr_final===1'bx) || (hld_h_n_buf===1 && hld_ovr_final===1'bx))))
               <font color = "green">-1-</font>  
3776           begin
3777               oe_n_final 	<= 1'bx;
           <font color = "green">        ==></font>
3778           end
3779           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3780           begin
3781               oe_n_final 	<= 1'b1;
           <font color = "green">        ==></font>
3782           end
3783           else if (hld_h_n_buf===1 || hld_ovr_final===1)
                    <font color = "red">-3-</font>  
3784           begin
3785               oe_n_final  	<= (^oe_n_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : oe_n_buf;
           <font color = "green">        ==></font>
3786           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3794           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && (^hld_h_n_buf===1'bx ||(hld_h_n_buf===0 &&  hld_ovr_final===1'bx || (hld_h_n_buf===1 && hld_ovr_final===1'bx)))))
               <font color = "green">-1-</font>  
3795           begin
3796               out_final 	<= 1'bx;
           <font color = "green">        ==></font>
3797           end
3798           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3799           begin
3800               out_final 	<= 1'b1;
           <font color = "green">        ==></font>
3801           end
3802           else if (hld_h_n_buf===1 || hld_ovr_final===1)
                    <font color = "red">-3-</font>  
3803           begin
3804               out_final  	<= (^out_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : out_buf;
           <font color = "green">        ==></font>
3805           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3813           if (x_on_analog_en_vdda ===1 )
               <font color = "green">-1-</font>  
3814           begin
3815               analog_en_vdda <= 1'bx;
           <font color = "green">        ==></font>
3816           end
3817           else if ( zero_on_analog_en_vdda ===1 )
                    <font color = "green">-2-</font>  
3818           begin
3819               analog_en_vdda <= 1'b0;
           <font color = "green">        ==></font>
3820           end
3821           else if (x_on_analog_en_vdda !==1 && zero_on_analog_en_vdda !==1)
                    <font color = "red">-3-</font>  
3822           begin
3823               analog_en_vdda <= ANALOG_EN;
           <font color = "green">        ==></font>
3824           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3825           if (x_on_analog_en_vddio_q  ===1 )
               <font color = "green">-1-</font>  
3826           begin
3827               analog_en_vddio_q  <= 1'bx;
           <font color = "green">        ==></font>
3828           end
3829           else if ( zero_on_analog_en_vddio_q ===1 )
                    <font color = "green">-2-</font>  
3830           begin
3831               analog_en_vddio_q  <= 1'b0;
           <font color = "green">        ==></font>
3832           end
3833           else if ( x_on_analog_en_vddio_q !==1 && zero_on_analog_en_vddio_q !==1)
                    <font color = "red">-3-</font>  
3834           begin
3835               analog_en_vddio_q  <= ANALOG_EN;
           <font color = "green">        ==></font>
3836           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3837           if (x_on_analog_en_vswitch  ===1 )
               <font color = "green">-1-</font>  
3838           begin
3839               analog_en_vswitch  <= 1'bx;
           <font color = "green">        ==></font>
3840           end
3841           else if ( zero_on_analog_en_vswitch ===1 )
                    <font color = "red">-2-</font>  
3842           begin
3843               analog_en_vswitch  <= 1'b0;
           <font color = "green">        ==></font>
3844           end
3845           else if (x_on_analog_en_vswitch !==1 && zero_on_analog_en_vswitch !==1)
                    <font color = "red">-3-</font>  
3846           begin
3847               analog_en_vswitch  <= ANALOG_EN;
           <font color = "red">        ==></font>
3848           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3849           if ( (analog_en_vswitch ===1'bx && analog_en_vdda ===1'bx) || (analog_en_vswitch ===1'bx && analog_en_vddio_q ===1'bx) || (analog_en_vddio_q ===1'bx && analog_en_vdda ===1'bx ) )
               <font color = "green">-1-</font>  
3850           begin
3851               analog_en_final  <= 1'bx;
           <font color = "green">        ==></font>
3852           end
3853           else if (analog_en_vdda ===1'bx && (analog_en_vddio_q ===1 ||analog_en_vswitch===1 ))
                    <font color = "red">-2-</font>  
3854           begin
3855               analog_en_final  <= 1'bx;
           <font color = "red">        ==></font>
3856           end
3857           else if (analog_en_vddio_q ===1'bx && (analog_en_vdda ===1 ||analog_en_vswitch===1 ))
                    <font color = "red">-3-</font>  
3858           begin
3859               analog_en_final  <= 1'bx;
           <font color = "red">        ==></font>
3860           end
3861           else if (analog_en_vswitch===1'bx && (analog_en_vdda ===1 || analog_en_vddio_q ===1 ))
                    <font color = "red">-4-</font>  
3862           begin
3863               analog_en_final  <= 1'bx;
           <font color = "red">        ==></font>
3864           end
3865           else if ((analog_en_vdda ===0 && analog_en_vddio_q ===0 )|| (analog_en_vdda ===0 && analog_en_vswitch===0 ) ||  (analog_en_vddio_q ===0 && analog_en_vswitch===0 ))
                    <font color = "green">-5-</font>  
3866           begin
3867               analog_en_final  <=0;
           <font color = "green">        ==></font>
3868           end
3869           else if (analog_en_vdda ===1 && analog_en_vddio_q ===1 &&  analog_en_vswitch ===1)
                    <font color = "red">-6-</font>  
3870           begin
3871               analog_en_final  <=1;
           <font color = "red">        ==></font>
3872           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3914           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3915           begin
3916               if (error_enable_vddio===1)
                   <font color = "red">-2-</font>  
3917               begin
3918                   msg_count_pad = msg_count_pad + 1;
3919                   ->event_error_enable_vddio;
3920                   if (msg_count_pad <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3921                   begin
3922                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 :  Enable_h (= %b) and ENABLE_VDDIO (= %b) are complement of each \other. This is an illegal combination as ENABLE_VDDIO and ENABLE_H are the same input signals IN different power \domains %m", ENABLE_H, ENABLE_VDDIO, $stime);
           <font color = "red">                ==></font>
3923                   end
3924                   else
3925                       if (msg_count_pad == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3926                       begin
3927                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3928                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3929               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3930           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3936           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3937           begin
3938               if (error_vdda===1)
                   <font color = "red">-2-</font>  
3939               begin
3940                   msg_count_pad1 = msg_count_pad1 + 1;
3941                   ->event_error_vdda;
3942                   if (msg_count_pad1 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3943                   begin
3944                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H (= %b) cannot be 1 when VDDA (= %b) and VDDIO_Q (= %b) %m",ENABLE_VDDA_H, VDDA,VDDIO_Q,$stime);
           <font color = "red">                ==></font>
3945                   end
3946                   else
3947                       if (msg_count_pad1 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3948                       begin
3949                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3950                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3951               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3952           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3958           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3959           begin
3960               if (error_vdda2===1)
                   <font color = "red">-2-</font>  
3961               begin
3962                   msg_count_pad2 = msg_count_pad2 + 1;
3963                   ->event_error_vdda2;
3964                   if (msg_count_pad2 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3965                   begin
3966                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b)   %m",ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);
           <font color = "red">                ==></font>
3967                   end
3968                   else
3969                       if (msg_count_pad2 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3970                       begin
3971                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3972                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3973               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3974           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3980           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3981           begin
3982               if (error_vdda3===1)
                   <font color = "red">-2-</font>  
3983               begin
3984                   msg_count_pad3 = msg_count_pad3 + 1;
3985                   ->event_error_vdda3;
3986                   if (msg_count_pad3 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3987                   begin
3988                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD (= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b) and hld_h_n_buf (= %b) %m",VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);
           <font color = "red">                ==></font>
3989                   end
3990                   else
3991                       if (msg_count_pad3 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3992                       begin
3993                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3994                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3995               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3996           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4002           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4003           begin
4004               if (error_vswitch1===1)
                   <font color = "red">-2-</font>  
4005               begin
4006                   msg_count_pad4 = msg_count_pad4 + 1;
4007                   ->event_error_vswitch1;
4008                   if (msg_count_pad4 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4009                   begin
4010                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) & VSWITCH(= %b) %m",ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);
           <font color = "red">                ==></font>
4011                   end
4012                   else
4013                       if (msg_count_pad4 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4014                       begin
4015                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4016                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4017               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4018           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4024           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4025           begin
4026               if (error_vswitch2===1)
                   <font color = "red">-2-</font>  
4027               begin
4028                   msg_count_pad5 = msg_count_pad5 + 1;
4029                   ->event_error_vswitch2;
4030                   if (msg_count_pad5 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4031                   begin
4032                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b)  & VCCD(= %b) %m",ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,VCCD,$stime);
           <font color = "red">                ==></font>
4033                   end
4034                   else
4035                       if (msg_count_pad5 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4036                       begin
4037                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4038                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4039               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4040           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4046           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4047           begin
4048               if (error_vswitch3===1)
                   <font color = "red">-2-</font>  
4049               begin
4050                   msg_count_pad6 = msg_count_pad6 + 1;
4051                   ->event_error_vswitch3;
4052                   if (msg_count_pad6 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4053                   begin
4054                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) & VSWITCH(= %b) %m",ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);
           <font color = "red">                ==></font>
4055                   end
4056                   else
4057                       if (msg_count_pad6 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4058                       begin
4059                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4060                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4061               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4062           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4068           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4069           begin
4070               if (error_vswitch4===1)
                   <font color = "red">-2-</font>  
4071               begin
4072                   msg_count_pad7 = msg_count_pad7 + 1;
4073                   ->event_error_vswitch4;
4074                   if (msg_count_pad7 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4075                   begin
4076                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) & VSWITCH(= %b) %m",ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);
           <font color = "red">                ==></font>
4077                   end
4078                   else
4079                       if (msg_count_pad7 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4080                       begin
4081                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4082                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4083               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4084           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4090           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4091           begin
4092               if (error_vswitch5===1)
                   <font color = "red">-2-</font>  
4093               begin
4094                   msg_count_pad8 = msg_count_pad8 + 1;
4095                   ->event_error_vswitch5;
4096                   if (msg_count_pad8 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4097                   begin
4098                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b) %m",ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);
           <font color = "red">                ==></font>
4099                   end
4100                   else
4101                       if (msg_count_pad8 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4102                       begin
4103                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4104                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4105               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4106           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4112           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4113           begin
4114               if (error_vddio_q1===1)
                   <font color = "red">-2-</font>  
4115               begin
4116                   msg_count_pad9 = msg_count_pad9 + 1;
4117                   ->event_error_vddio_q1;
4118                   if (msg_count_pad9 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4119                   begin
4120                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD(= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) and hld_h_n_buf (= %b)  %m",VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);
           <font color = "red">                ==></font>
4121                   end
4122                   else
4123                       if (msg_count_pad9 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4124                       begin
4125                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4126                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4127               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4128           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4134           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4135           begin
4136               if (error_vddio_q2===1)
                   <font color = "red">-2-</font>  
4137               begin
4138                   msg_count_pad10 = msg_count_pad10 + 1;
4139                   ->event_error_vddio_q2;
4140                   if (msg_count_pad10 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4141                   begin
4142                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) , hld_h_n_buf (= %b) && VCCD (= %b) %m",ANALOG_EN, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);
           <font color = "red">                ==></font>
4143                   end
4144                   else
4145                       if (msg_count_pad10 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4146                       begin
4147                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4148                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4149               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4150           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4156           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4157           begin
4158               if (error_supply_good===1)
                   <font color = "red">-2-</font>  
4159               begin
4160                   msg_count_pad11 = msg_count_pad11 + 1;
4161                   ->event_error_supply_good;
4162                   if (msg_count_pad11 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4163                   begin
4164                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m",ENABLE_VSWITCH_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);
           <font color = "red">                ==></font>
4165                   end
4166                   else
4167                       if (msg_count_pad11 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4168                       begin
4169                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4170                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4171               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4172           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4178           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4179           begin
4180               if (error_vdda_vddioq_vswitch2===1)
                   <font color = "red">-2-</font>  
4181               begin
4182                   msg_count_pad12 = msg_count_pad12 + 1;
4183                   ->event_error_vdda_vddioq_vswitch2;
4184                   if (msg_count_pad12 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4185                   begin
4186                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m",ENABLE_VDDA_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);
           <font color = "red">                ==></font>
4187                   end
4188                   else
4189                       if (msg_count_pad12 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4190                       begin
4191                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4192                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4193               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4194           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1648'>
<a name="inst_tag_1648_Line"></a>
<b>Line Coverage for Instance : <a href="mod17_4.html#inst_tag_1648" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[4].gpiov2_base</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>220</td><td>120</td><td>54.55</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>3599</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>3600</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3603</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3661</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3676</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3680</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3695</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3699</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3714</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3718</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3733</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3737</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3752</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3756</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3771</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3775</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3790</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3794</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3809</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>3813</td><td>30</td><td>24</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>3890</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3914</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3936</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3958</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3980</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4002</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4024</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4046</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4068</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4090</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4112</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4134</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4156</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4178</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
3598                    integer slow_1_delay,slow_0_delay,slow_delay;
3599       1/1          initial slow_1_delay = SLOW_1_DELAY;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3600       1/1          initial slow_0_delay = SLOW_0_DELAY;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3601                    always @(*)
3602                    begin
3603       1/1              if (SLOW===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3604       1/1                  slow_delay = slow_1_delay;
           Tests:       <span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
3605                        else
3606       1/1                  slow_delay = slow_0_delay;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3607                    end
3608                    bufif1 (pull1, strong0) #slow_delay dm2 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b010));
3609                    bufif1 (strong1, pull0) #slow_delay dm3 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b011));
3610                    bufif1 (highz1, strong0) #slow_delay dm4 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b100));
3611                    bufif1 (strong1, highz0) #slow_delay dm5 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b101));
3612                    bufif1 (strong1, strong0) #slow_delay dm6 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b110));
3613                    bufif1 (pull1, pull0)  #slow_delay dm7 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b111));
3614                    tran pad_esd_1 (PAD,PAD_A_NOESD_H);
3615                    tran pad_esd_2 (PAD,PAD_A_ESD_0_H);
3616                    tran pad_esd_3 (PAD,PAD_A_ESD_1_H);
3617                    wire x_on_in_hv  =  (ENABLE_H===0  &amp;&amp; ^ENABLE_INP_H===1'bx)
3618                         || (inp_dis_final===1'bx  &amp;&amp; ^dm_final[2:0]!==1'bx &amp;&amp; dm_final !== 3'b000)
3619                         || (^ENABLE_H===1'bx)
3620                         || (inp_dis_final===0 	       	&amp;&amp; ^dm_final[2:0] === 1'bx)
3621                         || (ib_mode_sel_final===1'bx  	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000)
3622                         || (^ENABLE_VDDIO===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000	&amp;&amp; ib_mode_sel_final===1'b1)
3623                         || (vtrip_sel_final===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000	&amp;&amp; ib_mode_sel_final===1'b0);
3624                    wire x_on_in_lv  =  (ENABLE_H===0  &amp;&amp; ^ENABLE_INP_H===1'bx)
3625                         || (inp_dis_final===1'bx  &amp;&amp; ^dm_final[2:0]!==1'bx &amp;&amp; dm_final !== 3'b000)
3626                         || (ENABLE_H===0  &amp;&amp; ^ENABLE_VDDIO===1'bx)
3627                         || (^ENABLE_H===1'bx)
3628                         || (inp_dis_final===0 	       	&amp;&amp; ^dm_final[2:0] === 1'bx)
3629                         || (ib_mode_sel_final===1'bx  	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000)
3630                         || (^ENABLE_VDDIO===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000)
3631                         || (vtrip_sel_final===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000	&amp;&amp; ib_mode_sel_final===1'b0);
3632                    wire disable_inp_buff = ENABLE_H===1 ? (dm_final===3'b000 || inp_dis_final===1) : ENABLE_INP_H===0;
3633                    assign IN_H = (x_on_in_hv===1 || pwr_good_inpbuff_hv===0) ? 1'bx : (disable_inp_buff===1 ? 0 : (^PAD===1'bx ? 1'bx : PAD));
3634                    wire disable_inp_buff_lv = ENABLE_H===1 ? (dm_final===3'b000 || inp_dis_final===1) : ENABLE_VDDIO===0;
3635                    assign IN =   (x_on_in_lv===1 || pwr_good_inpbuff_lv===0 ) ? 1'bx : (disable_inp_buff_lv===1 ? 0 : (^PAD===1'bx ? 1'bx : PAD));
3636                    assign TIE_HI_ESD = VDDIO===1'b1 ? 1'b1 : 1'bx;
3637                    assign TIE_LO_ESD = VSSIO===1'b0 ? 1'b0 : 1'bx;
3638                    wire functional_mode_amux = (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_analog_en_vswitch ===1 );
3639                    wire x_on_analog_en_vdda = (pwr_good_analog_en_vdda !==1
3640                                                || (functional_mode_amux ==1 &amp;&amp; (ENABLE_H !==0 &amp;&amp; ^hld_h_n_buf === 1'bx) || (hld_h_n_buf!== 0 &amp;&amp; ^ENABLE_H=== 1'bx) || pwr_good_amux_vccd !==1 )
3641                                                || (functional_mode_amux ==1 &amp;&amp; (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ^ANALOG_EN === 1'bx &amp;&amp; ENABLE_VDDA_H ===1 &amp;&amp; ENABLE_VSWITCH_H===1 ) || (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ANALOG_EN ===0 &amp;&amp; ^ENABLE_VDDA_H ===1'bx) ));
3642                    wire zero_on_analog_en_vdda = ( (pwr_good_analog_en_vdda ===1 &amp;&amp; ENABLE_VDDA_H ===0)
3643                                                    || (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; hld_h_n_buf===0)
3644                                                    || (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; ENABLE_H===0)
3645                                                    ||  (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_amux_vccd &amp;&amp; ANALOG_EN===0) );
3646                    wire x_on_analog_en_vddio_q =  ( pwr_good_analog_en_vddio_q !==1
3647                                                     || (functional_mode_amux ==1 &amp;&amp; (ENABLE_H !==0 &amp;&amp; ^hld_h_n_buf === 1'bx) || (hld_h_n_buf!== 0 &amp;&amp; ^ENABLE_H=== 1'bx) || pwr_good_amux_vccd !==1 )
3648                                                     || (functional_mode_amux ==1 &amp;&amp; (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ^ANALOG_EN === 1'bx &amp;&amp; ENABLE_VDDA_H ===1 &amp;&amp; ENABLE_VSWITCH_H===1 ) ));
3649                    wire zero_on_analog_en_vddio_q =  ( (pwr_good_analog_en_vddio_q ===1 &amp;&amp; hld_h_n_buf===0)
3650                                                        || (pwr_good_analog_en_vddio_q ===1 &amp;&amp; ENABLE_H===0)
3651                                                        ||  (pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_amux_vccd &amp;&amp; ANALOG_EN===0) );
3652                    wire x_on_analog_en_vswitch = (pwr_good_analog_en_vswitch !==1
3653                                                   || (functional_mode_amux ==1 &amp;&amp; (ENABLE_H !==0 &amp;&amp; ^hld_h_n_buf === 1'bx) || (hld_h_n_buf!== 0 &amp;&amp; ^ENABLE_H=== 1'bx) || pwr_good_amux_vccd !==1 )
3654                                                   || (functional_mode_amux ==1 &amp;&amp; (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ^ANALOG_EN === 1'bx &amp;&amp; ENABLE_VDDA_H ===1 &amp;&amp; ENABLE_VSWITCH_H===1 ) || (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ANALOG_EN ===0 &amp;&amp; ^ENABLE_VSWITCH_H ===1'bx) ));
3655                    wire  zero_on_analog_en_vswitch =   ( (pwr_good_analog_en_vswitch ===1 &amp;&amp; ENABLE_VSWITCH_H ===0)
3656                                                          || (pwr_good_analog_en_vswitch ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; hld_h_n_buf===0)
3657                                                          || (pwr_good_analog_en_vswitch ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; ENABLE_H===0)
3658                                                          ||  (pwr_good_analog_en_vswitch ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_amux_vccd &amp;&amp; ANALOG_EN===0) );
3659                    always @(*)
3660                    begin : LATCH_dm
3661       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3662                        begin
3663       1/1                  dm_final 	&lt;= 3'bxxx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3664                        end
3665       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3666                        begin
3667       1/1                  dm_final 	&lt;= 3'b000;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3668                        end
3669       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3670                        begin
3671       1/1                  dm_final 	&lt;= (^dm_buf[2:0]	=== 1'bx	|| !pwr_good_active_mode) ? 3'bxxx : dm_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3672                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3673                    end
3674                    always @(notifier_enable_h or notifier_dm)
3675                    begin
3676       <font color = "red">0/2     ==>      disable LATCH_dm; dm_final &lt;= 3'bxxx;</font>
3677                    end
3678                    always @(*)
3679                    begin : LATCH_inp_dis
3680       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3681                        begin
3682       1/1                  inp_dis_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3683                        end
3684       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3685                        begin
3686       1/1                  inp_dis_final 	&lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3687                        end
3688       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3689                        begin
3690       1/1                  inp_dis_final 	&lt;= (^inp_dis_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : inp_dis_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3691                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3692                    end
3693                    always @(notifier_enable_h or notifier_inp_dis)
3694                    begin
3695       <font color = "red">0/2     ==>      disable LATCH_inp_dis; inp_dis_final &lt;= 1'bx;</font>
3696                    end
3697                    always @(*)
3698                    begin : LATCH_vtrip_sel
3699       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3700                        begin
3701       1/1                  vtrip_sel_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3702                        end
3703       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3704                        begin
3705       1/1                  vtrip_sel_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3706                        end
3707       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3708                        begin
3709       1/1                  vtrip_sel_final 	&lt;= (^vtrip_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : vtrip_sel_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3710                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3711                    end
3712                    always @(notifier_enable_h or notifier_vtrip_sel)
3713                    begin
3714       <font color = "red">0/2     ==>      disable LATCH_vtrip_sel; vtrip_sel_final &lt;= 1'bx;</font>
3715                    end
3716                    always @(*)
3717                    begin : LATCH_ib_mode_sel
3718       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3719                        begin
3720       1/1                  ib_mode_sel_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3721                        end
3722       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3723                        begin
3724       1/1                  ib_mode_sel_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3725                        end
3726       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3727                        begin
3728       1/1                  ib_mode_sel_final 	&lt;= (^ib_mode_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : ib_mode_sel_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3729                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3730                    end
3731                    always @(notifier_enable_h or notifier_ib_mode_sel)
3732                    begin
3733       <font color = "red">0/2     ==>      disable LATCH_ib_mode_sel; ib_mode_sel_final &lt;= 1'bx;</font>
3734                    end
3735                    always @(*)
3736                    begin : LATCH_slow
3737       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3738                        begin
3739       1/1                  slow_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3740                        end
3741       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3742                        begin
3743       1/1                  slow_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3744                        end
3745       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3746                        begin
3747       1/1                  slow_final 	&lt;= (^slow_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : slow_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3748                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3749                    end
3750                    always @(notifier_enable_h or notifier_slow)
3751                    begin
3752       <font color = "red">0/2     ==>      disable LATCH_slow; slow_final &lt;= 1'bx;</font>
3753                    end
3754                    always @(*)
3755                    begin : LATCH_hld_ovr
3756       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3757                        begin
3758       1/1                  hld_ovr_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3759                        end
3760       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3761                        begin
3762       1/1                  hld_ovr_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3763                        end
3764       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3765                        begin
3766       1/1                  hld_ovr_final 	&lt;= (^hld_ovr_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : hld_ovr_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3767                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3768                    end
3769                    always @(notifier_enable_h or notifier_hld_ovr)
3770                    begin
3771       <font color = "red">0/2     ==>      disable LATCH_hld_ovr; hld_ovr_final &lt;= 1'bx;</font>
3772                    end
3773                    always @(*)
3774                    begin : LATCH_oe_n
3775       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; (^hld_h_n_buf===1'bx || (hld_h_n_buf===0 &amp;&amp; hld_ovr_final===1'bx) || (hld_h_n_buf===1 &amp;&amp; hld_ovr_final===1'bx))))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3776                        begin
3777       1/1                  oe_n_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3778                        end
3779       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3780                        begin
3781       1/1                  oe_n_final 	&lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3782                        end
3783       1/1              else if (hld_h_n_buf===1 || hld_ovr_final===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3784                        begin
3785       1/1                  oe_n_final  	&lt;= (^oe_n_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : oe_n_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3786                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3787                    end
3788                    always @(notifier_enable_h or notifier_oe_n)
3789                    begin
3790       <font color = "red">0/2     ==>      disable LATCH_oe_n; oe_n_final &lt;= 1'bx;</font>
3791                    end
3792                    always @(*)
3793                    begin : LATCH_out
3794       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; (^hld_h_n_buf===1'bx ||(hld_h_n_buf===0 &amp;&amp;  hld_ovr_final===1'bx || (hld_h_n_buf===1 &amp;&amp; hld_ovr_final===1'bx)))))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3795                        begin
3796       1/1                  out_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3797                        end
3798       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3799                        begin
3800       1/1                  out_final 	&lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3801                        end
3802       1/1              else if (hld_h_n_buf===1 || hld_ovr_final===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3803                        begin
3804       1/1                  out_final  	&lt;= (^out_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : out_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3805                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3806                    end
3807                    always @(notifier_enable_h or notifier_out)
3808                    begin
3809       <font color = "red">0/2     ==>      disable LATCH_out; out_final &lt;= 1'bx;</font>
3810                    end
3811                    always @(*)
3812                    begin
3813       1/1              if (x_on_analog_en_vdda ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3814                        begin
3815       1/1                  analog_en_vdda &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3816                        end
3817       1/1              else if ( zero_on_analog_en_vdda ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3818                        begin
3819       1/1                  analog_en_vdda &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3820                        end
3821       1/1              else if (x_on_analog_en_vdda !==1 &amp;&amp; zero_on_analog_en_vdda !==1)
           Tests:       <span title = "compilation/simv/serial_shifting_0011">T13</span>&nbsp;<span title = "compilation/simv/serial_shifting_10">T18</span>&nbsp;
3822                        begin
3823       1/1                  analog_en_vdda &lt;= ANALOG_EN;
           Tests:       <span title = "compilation/simv/serial_shifting_0011">T13</span>&nbsp;<span title = "compilation/simv/serial_shifting_10">T18</span>&nbsp;
3824                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3825       1/1              if (x_on_analog_en_vddio_q  ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3826                        begin
3827       1/1                  analog_en_vddio_q  &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3828                        end
3829       1/1              else if ( zero_on_analog_en_vddio_q ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3830                        begin
3831       1/1                  analog_en_vddio_q  &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3832                        end
3833       1/1              else if ( x_on_analog_en_vddio_q !==1 &amp;&amp; zero_on_analog_en_vddio_q !==1)
           Tests:       <span title = "compilation/simv/serial_shifting_0011">T13</span>&nbsp;<span title = "compilation/simv/serial_shifting_10">T18</span>&nbsp;
3834                        begin
3835       1/1                  analog_en_vddio_q  &lt;= ANALOG_EN;
           Tests:       <span title = "compilation/simv/serial_shifting_0011">T13</span>&nbsp;<span title = "compilation/simv/serial_shifting_10">T18</span>&nbsp;
3836                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3837       1/1              if (x_on_analog_en_vswitch  ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3838                        begin
3839       1/1                  analog_en_vswitch  &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3840                        end
3841       1/1              else if ( zero_on_analog_en_vswitch ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3842                        begin
3843       1/1                  analog_en_vswitch  &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3844                        end
3845       <font color = "red">0/1     ==>      else if (x_on_analog_en_vswitch !==1 &amp;&amp; zero_on_analog_en_vswitch !==1)</font>
3846                        begin
3847       <font color = "red">0/1     ==>          analog_en_vswitch  &lt;= ANALOG_EN;</font>
3848                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3849       1/1              if ( (analog_en_vswitch ===1'bx &amp;&amp; analog_en_vdda ===1'bx) || (analog_en_vswitch ===1'bx &amp;&amp; analog_en_vddio_q ===1'bx) || (analog_en_vddio_q ===1'bx &amp;&amp; analog_en_vdda ===1'bx ) )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3850                        begin
3851       1/1                  analog_en_final  &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3852                        end
3853       1/1              else if (analog_en_vdda ===1'bx &amp;&amp; (analog_en_vddio_q ===1 ||analog_en_vswitch===1 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3854                        begin
3855       <font color = "red">0/1     ==>          analog_en_final  &lt;= 1'bx;</font>
3856                        end
3857       1/1              else if (analog_en_vddio_q ===1'bx &amp;&amp; (analog_en_vdda ===1 ||analog_en_vswitch===1 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3858                        begin
3859       <font color = "red">0/1     ==>          analog_en_final  &lt;= 1'bx;</font>
3860                        end
3861       1/1              else if (analog_en_vswitch===1'bx &amp;&amp; (analog_en_vdda ===1 || analog_en_vddio_q ===1 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3862                        begin
3863       <font color = "red">0/1     ==>          analog_en_final  &lt;= 1'bx;</font>
3864                        end
3865       1/1              else if ((analog_en_vdda ===0 &amp;&amp; analog_en_vddio_q ===0 )|| (analog_en_vdda ===0 &amp;&amp; analog_en_vswitch===0 ) ||  (analog_en_vddio_q ===0 &amp;&amp; analog_en_vswitch===0 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3866                        begin
3867       1/1                  analog_en_final  &lt;=0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3868                        end
3869       1/1              else if (analog_en_vdda ===1 &amp;&amp; analog_en_vddio_q ===1 &amp;&amp;  analog_en_vswitch ===1)
           Tests:       <span title = "compilation/simv/serial_shifting_0011">T13</span>&nbsp;<span title = "compilation/simv/serial_shifting_10">T18</span>&nbsp;
3870                        begin
3871       <font color = "red">0/1     ==>          analog_en_final  &lt;=1;</font>
3872                        end
                        MISSING_ELSE
3873                    end
3874                    wire [2:0] amux_select = {ANALOG_SEL, ANALOG_POL, out_buf};
3875                    wire invalid_controls_amux = 	(analog_en_final===1'bx &amp;&amp; inp_dis_final===1)
3876                         || !pwr_good_amux
3877                         || (analog_en_final===1 &amp;&amp; ^amux_select[2:0] === 1'bx &amp;&amp; inp_dis_final===1);
3878                    wire enable_pad_amuxbus_a = invalid_controls_amux  ? 1'bx : (amux_select===3'b001 || amux_select===3'b010) &amp;&amp; (analog_en_final===1);
3879                    wire enable_pad_amuxbus_b = invalid_controls_amux  ? 1'bx : (amux_select===3'b101 || amux_select===3'b110) &amp;&amp; (analog_en_final===1);
3880                    wire enable_pad_vssio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b100 || amux_select===3'b000) &amp;&amp; (analog_en_final===1);
3881                    wire enable_pad_vddio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b011 || amux_select===3'b111) &amp;&amp; (analog_en_final===1);
3882                    tranif1 pad_amuxbus_a 	(PAD, AMUXBUS_A, enable_pad_amuxbus_a);
3883                    tranif1 pad_amuxbus_b 	(PAD, AMUXBUS_B, enable_pad_amuxbus_b);
3884                    bufif1 pad_vddio_q	(PAD, VDDIO_Q,   enable_pad_vddio_q);
3885                    bufif1 pad_vssio_q   	(PAD, VSSIO_Q,   enable_pad_vssio_q);
3886                    reg dis_err_msgs;
3887                    integer msg_count_pad,msg_count_pad1,msg_count_pad2,msg_count_pad3,msg_count_pad4,msg_count_pad5,msg_count_pad6,msg_count_pad7,msg_count_pad8,msg_count_pad9,msg_count_pad10,msg_count_pad11,msg_count_pad12;
3888                    initial
3889                    begin
3890       1/1              dis_err_msgs = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3891       1/1              msg_count_pad  = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3892       1/1              msg_count_pad1 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3893       1/1              msg_count_pad2 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3894       1/1              msg_count_pad3 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3895       1/1              msg_count_pad4 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3896       1/1              msg_count_pad5 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3897       1/1              msg_count_pad6 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3898       1/1              msg_count_pad7 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3899       1/1              msg_count_pad8 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3900       1/1              msg_count_pad9 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3901       1/1              msg_count_pad10 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3902       1/1              msg_count_pad11 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3903       1/1              msg_count_pad12  = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3904                    `ifdef SKY130_FD_IO_TOP_GPIOV2_DIS_ERR_MSGS
3905                    `else
3906       2/2              #1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp; | <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3907       1/1              dis_err_msgs = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3908                    `endif
3909                    end
3910                    wire #100 error_enable_vddio = (ENABLE_VDDIO===0 &amp;&amp; ENABLE_H===1);
3911                    event event_error_enable_vddio;
3912                    always @(error_enable_vddio)
3913                    begin
3914       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3915                        begin
3916       1/1                  if (error_enable_vddio===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3917                            begin
3918       <font color = "red">0/1     ==>              msg_count_pad = msg_count_pad + 1;</font>
3919       <font color = "red">0/1     ==>              -&gt;event_error_enable_vddio;</font>
3920       <font color = "red">0/1     ==>              if (msg_count_pad &lt;= MAX_WARNING_COUNT)</font>
3921                                begin
3922       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 :  Enable_h (= %b) and ENABLE_VDDIO (= %b) are complement of each \other. This is an illegal combination as ENABLE_VDDIO and ENABLE_H are the same input signals IN different power \domains %m&quot;, ENABLE_H, ENABLE_VDDIO, $stime);</font>
3923                                end
3924                                else
3925       <font color = "red">0/1     ==>                  if (msg_count_pad == MAX_WARNING_COUNT+1)</font>
3926                                    begin
3927       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3928                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3929                            end
                        MISSING_ELSE
3930                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3931                    end
3932                    wire #100 error_vdda = ( VDDA===1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; ENABLE_VDDA_H===1 );
3933                    event event_error_vdda;
3934                    always @(error_vdda)
3935                    begin
3936       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3937                        begin
3938       1/1                  if (error_vdda===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3939                            begin
3940       <font color = "red">0/1     ==>              msg_count_pad1 = msg_count_pad1 + 1;</font>
3941       <font color = "red">0/1     ==>              -&gt;event_error_vdda;</font>
3942       <font color = "red">0/1     ==>              if (msg_count_pad1 &lt;= MAX_WARNING_COUNT)</font>
3943                                begin
3944       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H (= %b) cannot be 1 when VDDA (= %b) and VDDIO_Q (= %b) %m&quot;,ENABLE_VDDA_H, VDDA,VDDIO_Q,$stime);</font>
3945                                end
3946                                else
3947       <font color = "red">0/1     ==>                  if (msg_count_pad1 == MAX_WARNING_COUNT+1)</font>
3948                                    begin
3949       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3950                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3951                            end
                        MISSING_ELSE
3952                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3953                    end
3954                    wire #100 error_vdda2 = ( VDDA===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H===1 &amp;&amp; hld_h_n_buf ===1  &amp;&amp;  VCCD===1 &amp;&amp; ANALOG_EN ===1 );
3955                    event event_error_vdda2;
3956                    always @(error_vdda2)
3957                    begin
3958       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3959                        begin
3960       1/1                  if (error_vdda2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3961                            begin
3962       <font color = "red">0/1     ==>              msg_count_pad2 = msg_count_pad2 + 1;</font>
3963       <font color = "red">0/1     ==>              -&gt;event_error_vdda2;</font>
3964       <font color = "red">0/1     ==>              if (msg_count_pad2 &lt;= MAX_WARNING_COUNT)</font>
3965                                begin
3966       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b)   %m&quot;,ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);</font>
3967                                end
3968                                else
3969       <font color = "red">0/1     ==>                  if (msg_count_pad2 == MAX_WARNING_COUNT+1)</font>
3970                                    begin
3971       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3972                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3973                            end
                        MISSING_ELSE
3974                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3975                    end
3976                    wire #100 error_vdda3 =  ( VDDA===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H===1 &amp;&amp; hld_h_n_buf ===1  &amp;&amp; VCCD !==1 );
3977                    event event_error_vdda3;
3978                    always @(error_vdda3)
3979                    begin
3980       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3981                        begin
3982       1/1                  if (error_vdda3===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3983                            begin
3984       <font color = "red">0/1     ==>              msg_count_pad3 = msg_count_pad3 + 1;</font>
3985       <font color = "red">0/1     ==>              -&gt;event_error_vdda3;</font>
3986       <font color = "red">0/1     ==>              if (msg_count_pad3 &lt;= MAX_WARNING_COUNT)</font>
3987                                begin
3988       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD (= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b) and hld_h_n_buf (= %b) %m&quot;,VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);</font>
3989                                end
3990                                else
3991       <font color = "red">0/1     ==>                  if (msg_count_pad3 == MAX_WARNING_COUNT+1)</font>
3992                                    begin
3993       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3994                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3995                            end
                        MISSING_ELSE
3996                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3997                    end
3998                    wire #100 error_vswitch1 =  (VDDA !==1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; VSWITCH ===1 &amp;&amp; (ENABLE_VSWITCH_H===1)) ;
3999                    event event_error_vswitch1;
4000                    always @(error_vswitch1)
4001                    begin
4002       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4003                        begin
4004       1/1                  if (error_vswitch1===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4005                            begin
4006       <font color = "red">0/1     ==>              msg_count_pad4 = msg_count_pad4 + 1;</font>
4007       <font color = "red">0/1     ==>              -&gt;event_error_vswitch1;</font>
4008       <font color = "red">0/1     ==>              if (msg_count_pad4 &lt;= MAX_WARNING_COUNT)</font>
4009                                begin
4010       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) &amp; VSWITCH(= %b) %m&quot;,ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);</font>
4011                                end
4012                                else
4013       <font color = "red">0/1     ==>                  if (msg_count_pad4 == MAX_WARNING_COUNT+1)</font>
4014                                    begin
4015       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4016                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4017                            end
                        MISSING_ELSE
4018                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4019                    end
4020                    wire #100 error_vswitch2 =   (VDDA !==1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; VSWITCH ===1 &amp;&amp; VCCD===1 &amp;&amp; ANALOG_EN===1);
4021                    event event_error_vswitch2;
4022                    always @(error_vswitch2)
4023                    begin
4024       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4025                        begin
4026       1/1                  if (error_vswitch2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4027                            begin
4028       <font color = "red">0/1     ==>              msg_count_pad5 = msg_count_pad5 + 1;</font>
4029       <font color = "red">0/1     ==>              -&gt;event_error_vswitch2;</font>
4030       <font color = "red">0/1     ==>              if (msg_count_pad5 &lt;= MAX_WARNING_COUNT)</font>
4031                                begin
4032       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b)  &amp; VCCD(= %b) %m&quot;,ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,VCCD,$stime);</font>
4033                                end
4034                                else
4035       <font color = "red">0/1     ==>                  if (msg_count_pad5 == MAX_WARNING_COUNT+1)</font>
4036                                    begin
4037       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4038                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4039                            end
                        MISSING_ELSE
4040                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4041                    end
4042                    wire #100 error_vswitch3 =   (VDDA ===1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_VSWITCH_H===1);
4043                    event event_error_vswitch3;
4044                    always @(error_vswitch3)
4045                    begin
4046       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4047                        begin
4048       1/1                  if (error_vswitch3===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4049                            begin
4050       <font color = "red">0/1     ==>              msg_count_pad6 = msg_count_pad6 + 1;</font>
4051       <font color = "red">0/1     ==>              -&gt;event_error_vswitch3;</font>
4052       <font color = "red">0/1     ==>              if (msg_count_pad6 &lt;= MAX_WARNING_COUNT)</font>
4053                                begin
4054       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) &amp; VSWITCH(= %b) %m&quot;,ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);</font>
4055                                end
4056                                else
4057       <font color = "red">0/1     ==>                  if (msg_count_pad6 == MAX_WARNING_COUNT+1)</font>
4058                                    begin
4059       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4060                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4061                            end
                        MISSING_ELSE
4062                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4063                    end
4064                    wire #100 error_vswitch4 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_VSWITCH_H===1);
4065                    event event_error_vswitch4;
4066                    always @(error_vswitch4)
4067                    begin
4068       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4069                        begin
4070       1/1                  if (error_vswitch4===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4071                            begin
4072       <font color = "red">0/1     ==>              msg_count_pad7 = msg_count_pad7 + 1;</font>
4073       <font color = "red">0/1     ==>              -&gt;event_error_vswitch4;</font>
4074       <font color = "red">0/1     ==>              if (msg_count_pad7 &lt;= MAX_WARNING_COUNT)</font>
4075                                begin
4076       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) &amp; VSWITCH(= %b) %m&quot;,ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);</font>
4077                                end
4078                                else
4079       <font color = "red">0/1     ==>                  if (msg_count_pad7 == MAX_WARNING_COUNT+1)</font>
4080                                    begin
4081       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4082                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4083                            end
                        MISSING_ELSE
4084                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4085                    end
4086                    wire #100 error_vswitch5 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp; ANALOG_EN===1);
4087                    event event_error_vswitch5;
4088                    always @(error_vswitch5)
4089                    begin
4090       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4091                        begin
4092       1/1                  if (error_vswitch5===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4093                            begin
4094       <font color = "red">0/1     ==>              msg_count_pad8 = msg_count_pad8 + 1;</font>
4095       <font color = "red">0/1     ==>              -&gt;event_error_vswitch5;</font>
4096       <font color = "red">0/1     ==>              if (msg_count_pad8 &lt;= MAX_WARNING_COUNT)</font>
4097                                begin
4098       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b) %m&quot;,ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);</font>
4099                                end
4100                                else
4101       <font color = "red">0/1     ==>                  if (msg_count_pad8 == MAX_WARNING_COUNT+1)</font>
4102                                    begin
4103       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4104                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4105                            end
                        MISSING_ELSE
4106                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4107                    end
4108                    wire #100 error_vddio_q1 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD!==1);
4109                    event event_error_vddio_q1;
4110                    always @(error_vddio_q1)
4111                    begin
4112       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4113                        begin
4114       1/1                  if (error_vddio_q1===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4115                            begin
4116       <font color = "red">0/1     ==>              msg_count_pad9 = msg_count_pad9 + 1;</font>
4117       <font color = "red">0/1     ==>              -&gt;event_error_vddio_q1;</font>
4118       <font color = "red">0/1     ==>              if (msg_count_pad9 &lt;= MAX_WARNING_COUNT)</font>
4119                                begin
4120       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD(= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) and hld_h_n_buf (= %b)  %m&quot;,VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);</font>
4121                                end
4122                                else
4123       <font color = "red">0/1     ==>                  if (msg_count_pad9 == MAX_WARNING_COUNT+1)</font>
4124                                    begin
4125       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4126                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4127                            end
                        MISSING_ELSE
4128                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4129                    end
4130                    wire #100 error_vddio_q2 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp; ANALOG_EN===1);
4131                    event event_error_vddio_q2;
4132                    always @(error_vddio_q2)
4133                    begin
4134       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4135                        begin
4136       1/1                  if (error_vddio_q2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4137                            begin
4138       <font color = "red">0/1     ==>              msg_count_pad10 = msg_count_pad10 + 1;</font>
4139       <font color = "red">0/1     ==>              -&gt;event_error_vddio_q2;</font>
4140       <font color = "red">0/1     ==>              if (msg_count_pad10 &lt;= MAX_WARNING_COUNT)</font>
4141                                begin
4142       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) , hld_h_n_buf (= %b) &amp;&amp; VCCD (= %b) %m&quot;,ANALOG_EN, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);</font>
4143                                end
4144                                else
4145       <font color = "red">0/1     ==>                  if (msg_count_pad10 == MAX_WARNING_COUNT+1)</font>
4146                                    begin
4147       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4148                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4149                            end
                        MISSING_ELSE
4150                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4151                    end
4152                    wire #100 error_supply_good = ( VDDA ===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1  &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp;  ANALOG_EN===1 &amp;&amp; ENABLE_VSWITCH_H !==1 &amp;&amp; ENABLE_VSWITCH_H !==0 );
4153                    event event_error_supply_good;
4154                    always @(error_supply_good)
4155                    begin
4156       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4157                        begin
4158       1/1                  if (error_supply_good===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4159                            begin
4160       <font color = "red">0/1     ==>              msg_count_pad11 = msg_count_pad11 + 1;</font>
4161       <font color = "red">0/1     ==>              -&gt;event_error_supply_good;</font>
4162       <font color = "red">0/1     ==>              if (msg_count_pad11 &lt;= MAX_WARNING_COUNT)</font>
4163                                begin
4164       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m&quot;,ENABLE_VSWITCH_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);</font>
4165                                end
4166                                else
4167       <font color = "red">0/1     ==>                  if (msg_count_pad11 == MAX_WARNING_COUNT+1)</font>
4168                                    begin
4169       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4170                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4171                            end
                        MISSING_ELSE
4172                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4173                    end
4174                    wire #100 error_vdda_vddioq_vswitch2 = ( VDDA ===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp;  ANALOG_EN===1 &amp;&amp; ENABLE_VDDA_H !==1 &amp;&amp; ENABLE_VDDA_H !==0 );
4175                    event event_error_vdda_vddioq_vswitch2;
4176                    always @(error_vdda_vddioq_vswitch2)
4177                    begin
4178       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4179                        begin
4180       1/1                  if (error_vdda_vddioq_vswitch2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4181                            begin
4182       <font color = "red">0/1     ==>              msg_count_pad12 = msg_count_pad12 + 1;</font>
4183       <font color = "red">0/1     ==>              -&gt;event_error_vdda_vddioq_vswitch2;</font>
4184       <font color = "red">0/1     ==>              if (msg_count_pad12 &lt;= MAX_WARNING_COUNT)</font>
4185                                begin
4186       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m&quot;,ENABLE_VDDA_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);</font>
4187                                end
4188                                else
4189       <font color = "red">0/1     ==>                  if (msg_count_pad12 == MAX_WARNING_COUNT+1)</font>
4190                                    begin
4191       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4192                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4193                            end
                        MISSING_ELSE
4194                        end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_1648_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod17_4.html#inst_tag_1648" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[4].gpiov2_base</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>32</td><td>18</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>32</td><td>18</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3878
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b1) || (amux_select === 3'b010)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3878
 SUB-EXPRESSION (((amux_select === 3'b1) || (amux_select === 3'b010)) &amp;&amp; (analog_en_final === 1'b1))
                 --------------------------1-------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3878
 SUB-EXPRESSION ((amux_select === 3'b1) || (amux_select === 3'b010))
                 -----------1----------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu_user">T27</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3879
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b101) || (amux_select === 3'b110)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3879
 SUB-EXPRESSION (((amux_select === 3'b101) || (amux_select === 3'b110)) &amp;&amp; (analog_en_final === 1'b1))
                 ---------------------------1--------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3879
 SUB-EXPRESSION ((amux_select === 3'b101) || (amux_select === 3'b110))
                 ------------1-----------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3880
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b100) || (amux_select === 3'b0)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3880
 SUB-EXPRESSION (((amux_select === 3'b100) || (amux_select === 3'b0)) &amp;&amp; (analog_en_final === 1'b1))
                 --------------------------1-------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3880
 SUB-EXPRESSION ((amux_select === 3'b100) || (amux_select === 3'b0))
                 ------------1-----------    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3881
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b011) || (amux_select === 3'b111)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3881
 SUB-EXPRESSION (((amux_select === 3'b011) || (amux_select === 3'b111)) &amp;&amp; (analog_en_final === 1'b1))
                 ---------------------------1--------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3881
 SUB-EXPRESSION ((amux_select === 3'b011) || (amux_select === 3'b111))
                 ------------1-----------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<hr>
<a name="inst_tag_1648_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod17_4.html#inst_tag_1648" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[4].gpiov2_base</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">123</td>
<td class="rt">18</td>
<td class="rt">14.63 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">266</td>
<td class="rt">100</td>
<td class="rt">37.59 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">133</td>
<td class="rt">71</td>
<td class="rt">53.38 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">133</td>
<td class="rt">29</td>
<td class="rt">21.80 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">78</td>
<td class="rt">35</td>
<td class="rt">44.87 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">26</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">9</td>
<td class="rt">23.08 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Signals</td>
<td class="rt">86</td>
<td class="rt">10</td>
<td class="rt">11.63 </td>
</tr><tr class="s3">
<td>Signal Bits</td>
<td class="rt">188</td>
<td class="rt">65</td>
<td class="rt">34.57 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">94</td>
<td class="rt">45</td>
<td class="rt">47.87 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">94</td>
<td class="rt">20</td>
<td class="rt">21.28 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>OUT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu_user">T27</span></td>
<td>INPUT</td>
</tr><tr>
<td>OE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
<td>INPUT</td>
</tr><tr>
<td>HLD_H_N</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_INP_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_VDDA_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_VSWITCH_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_VDDIO</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>INP_DIS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
<td>INPUT</td>
</tr><tr>
<td>IB_MODE_SEL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td>INPUT</td>
</tr><tr>
<td>VTRIP_SEL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>SLOW</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td>INPUT</td>
</tr><tr>
<td>HLD_OVR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>ANALOG_EN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>ANALOG_SEL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>ANALOG_POL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>DM[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_1100">*T12</span>,<span title = "compilation/simv/gpio_all_o_user">*T15</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>DM[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
<td>INPUT</td>
</tr><tr>
<td>VDDIO</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VDDIO_Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VDDA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VCCD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VSWITCH</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VCCHIB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VSSA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>VSSD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>VSSIO_Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>VSSIO</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>PAD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>PAD_A_NOESD_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>PAD_A_ESD_0_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>PAD_A_ESD_1_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>AMUXBUS_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>AMUXBUS_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>IN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>IN_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>TIE_HI_ESD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>TIE_LO_ESD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td></tr><tr>
<td>dm_final[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_1100">*T12</span>,<span title = "compilation/simv/gpio_all_o_user">*T15</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dm_final[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
</tr><tr>
<td>slow_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>vtrip_sel_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>inp_dis_final</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
</tr><tr>
<td>out_final</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu_user">T27</span></td>
</tr><tr>
<td>oe_n_final</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
</tr><tr>
<td>hld_ovr_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr>
<td>analog_en_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ib_mode_sel_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>analog_en_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>analog_en_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>dm_buf[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_1100">*T12</span>,<span title = "compilation/simv/gpio_all_o_user">*T15</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dm_buf[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
</tr><tr>
<td>slow_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>vtrip_sel_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>inp_dis_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
</tr><tr>
<td>out_buf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu_user">T27</span></td>
</tr><tr>
<td>oe_n_buf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
</tr><tr>
<td>hld_ovr_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr>
<td>ib_mode_sel_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>dm_del[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>slow_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>vtrip_sel_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>inp_dis_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>out_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>oe_n_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>hld_ovr_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ib_mode_sel_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>hld_h_n_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>hld_h_n_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_dm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_slow</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_oe_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_vtrip_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_hld_ovr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_inp_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_ib_mode_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_enable_h</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>pwr_good_amux</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_hold_ovr_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_active_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_hold_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_active_mode_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_hold_mode_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_inpbuff_hv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_inpbuff_lv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_output_driver</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_analog_en_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_analog_en_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_amux_vccd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pad_tristate</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_pad</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "compilation/simv/serial_shifting_10">T18</span>,<span title = "RTL-check_defaults4/simv/check_defaults">T38</span>,<span title = "RTL-check_defaults6/simv/check_defaults">T36</span></td>
</tr><tr>
<td>x_on_in_hv</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>x_on_in_lv</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>disable_inp_buff</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>disable_inp_buff_lv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
</tr><tr>
<td>functional_mode_amux</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_analog_en_vdda</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>zero_on_analog_en_vdda</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_analog_en_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>zero_on_analog_en_vddio_q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>zero_on_analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>amux_select[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/gpio_all_o_user">*T15</span>,<span title = "compilation/simv/gpio_all_bidir_user">*T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu_user">T27</span></td>
</tr><tr>
<td>amux_select[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr>
<td>invalid_controls_amux</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_amuxbus_a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_amuxbus_b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_vssio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dis_err_msgs</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_enable_vddio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vddio_q1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vddio_q2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_supply_good</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda_vddioq_vswitch2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<hr>
<a name="inst_tag_1648_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod17_4.html#inst_tag_1648" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[4].gpiov2_base</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">126</td>
<td class="rt">58</td>
<td class="rt">46.03 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3878</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3879</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3880</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3881</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3603</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3661</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3680</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3699</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3718</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3737</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3756</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3775</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3794</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3813</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3825</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">3837</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">3849</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3914</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3936</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3958</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3980</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4002</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4024</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4046</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4068</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4090</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4112</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4134</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4156</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4178</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3878       wire enable_pad_amuxbus_a = invalid_controls_amux  ? 1'bx : (amux_select===3'b001 || amux_select===3'b010) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3879       wire enable_pad_amuxbus_b = invalid_controls_amux  ? 1'bx : (amux_select===3'b101 || amux_select===3'b110) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3880       wire enable_pad_vssio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b100 || amux_select===3'b000) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3881       wire enable_pad_vddio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b011 || amux_select===3'b111) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3603           if (SLOW===1)
               <font color = "green">-1-</font>  
3604               slow_delay = slow_1_delay;
           <font color = "green">        ==></font>
3605           else
3606               slow_delay = slow_0_delay;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3661           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3662           begin
3663               dm_final 	<= 3'bxxx;
           <font color = "green">        ==></font>
3664           end
3665           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3666           begin
3667               dm_final 	<= 3'b000;
           <font color = "green">        ==></font>
3668           end
3669           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3670           begin
3671               dm_final 	<= (^dm_buf[2:0]	=== 1'bx	|| !pwr_good_active_mode) ? 3'bxxx : dm_buf;
           <font color = "green">        ==></font>
3672           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3680           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3681           begin
3682               inp_dis_final 	<= 1'bx;
           <font color = "green">        ==></font>
3683           end
3684           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3685           begin
3686               inp_dis_final 	<= 1'b1;
           <font color = "green">        ==></font>
3687           end
3688           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3689           begin
3690               inp_dis_final 	<= (^inp_dis_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : inp_dis_buf;
           <font color = "green">        ==></font>
3691           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3699           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3700           begin
3701               vtrip_sel_final 	<= 1'bx;
           <font color = "green">        ==></font>
3702           end
3703           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3704           begin
3705               vtrip_sel_final 	<= 1'b0;
           <font color = "green">        ==></font>
3706           end
3707           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3708           begin
3709               vtrip_sel_final 	<= (^vtrip_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : vtrip_sel_buf;
           <font color = "green">        ==></font>
3710           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3718           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3719           begin
3720               ib_mode_sel_final 	<= 1'bx;
           <font color = "green">        ==></font>
3721           end
3722           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3723           begin
3724               ib_mode_sel_final 	<= 1'b0;
           <font color = "green">        ==></font>
3725           end
3726           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3727           begin
3728               ib_mode_sel_final 	<= (^ib_mode_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : ib_mode_sel_buf;
           <font color = "green">        ==></font>
3729           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3737           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3738           begin
3739               slow_final 	<= 1'bx;
           <font color = "green">        ==></font>
3740           end
3741           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3742           begin
3743               slow_final 	<= 1'b0;
           <font color = "green">        ==></font>
3744           end
3745           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3746           begin
3747               slow_final 	<= (^slow_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : slow_buf;
           <font color = "green">        ==></font>
3748           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3756           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3757           begin
3758               hld_ovr_final 	<= 1'bx;
           <font color = "green">        ==></font>
3759           end
3760           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3761           begin
3762               hld_ovr_final 	<= 1'b0;
           <font color = "green">        ==></font>
3763           end
3764           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3765           begin
3766               hld_ovr_final 	<= (^hld_ovr_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : hld_ovr_buf;
           <font color = "green">        ==></font>
3767           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3775           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && (^hld_h_n_buf===1'bx || (hld_h_n_buf===0 && hld_ovr_final===1'bx) || (hld_h_n_buf===1 && hld_ovr_final===1'bx))))
               <font color = "green">-1-</font>  
3776           begin
3777               oe_n_final 	<= 1'bx;
           <font color = "green">        ==></font>
3778           end
3779           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3780           begin
3781               oe_n_final 	<= 1'b1;
           <font color = "green">        ==></font>
3782           end
3783           else if (hld_h_n_buf===1 || hld_ovr_final===1)
                    <font color = "red">-3-</font>  
3784           begin
3785               oe_n_final  	<= (^oe_n_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : oe_n_buf;
           <font color = "green">        ==></font>
3786           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3794           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && (^hld_h_n_buf===1'bx ||(hld_h_n_buf===0 &&  hld_ovr_final===1'bx || (hld_h_n_buf===1 && hld_ovr_final===1'bx)))))
               <font color = "green">-1-</font>  
3795           begin
3796               out_final 	<= 1'bx;
           <font color = "green">        ==></font>
3797           end
3798           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3799           begin
3800               out_final 	<= 1'b1;
           <font color = "green">        ==></font>
3801           end
3802           else if (hld_h_n_buf===1 || hld_ovr_final===1)
                    <font color = "red">-3-</font>  
3803           begin
3804               out_final  	<= (^out_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : out_buf;
           <font color = "green">        ==></font>
3805           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3813           if (x_on_analog_en_vdda ===1 )
               <font color = "green">-1-</font>  
3814           begin
3815               analog_en_vdda <= 1'bx;
           <font color = "green">        ==></font>
3816           end
3817           else if ( zero_on_analog_en_vdda ===1 )
                    <font color = "green">-2-</font>  
3818           begin
3819               analog_en_vdda <= 1'b0;
           <font color = "green">        ==></font>
3820           end
3821           else if (x_on_analog_en_vdda !==1 && zero_on_analog_en_vdda !==1)
                    <font color = "red">-3-</font>  
3822           begin
3823               analog_en_vdda <= ANALOG_EN;
           <font color = "green">        ==></font>
3824           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3825           if (x_on_analog_en_vddio_q  ===1 )
               <font color = "green">-1-</font>  
3826           begin
3827               analog_en_vddio_q  <= 1'bx;
           <font color = "green">        ==></font>
3828           end
3829           else if ( zero_on_analog_en_vddio_q ===1 )
                    <font color = "green">-2-</font>  
3830           begin
3831               analog_en_vddio_q  <= 1'b0;
           <font color = "green">        ==></font>
3832           end
3833           else if ( x_on_analog_en_vddio_q !==1 && zero_on_analog_en_vddio_q !==1)
                    <font color = "red">-3-</font>  
3834           begin
3835               analog_en_vddio_q  <= ANALOG_EN;
           <font color = "green">        ==></font>
3836           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3837           if (x_on_analog_en_vswitch  ===1 )
               <font color = "green">-1-</font>  
3838           begin
3839               analog_en_vswitch  <= 1'bx;
           <font color = "green">        ==></font>
3840           end
3841           else if ( zero_on_analog_en_vswitch ===1 )
                    <font color = "red">-2-</font>  
3842           begin
3843               analog_en_vswitch  <= 1'b0;
           <font color = "green">        ==></font>
3844           end
3845           else if (x_on_analog_en_vswitch !==1 && zero_on_analog_en_vswitch !==1)
                    <font color = "red">-3-</font>  
3846           begin
3847               analog_en_vswitch  <= ANALOG_EN;
           <font color = "red">        ==></font>
3848           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3849           if ( (analog_en_vswitch ===1'bx && analog_en_vdda ===1'bx) || (analog_en_vswitch ===1'bx && analog_en_vddio_q ===1'bx) || (analog_en_vddio_q ===1'bx && analog_en_vdda ===1'bx ) )
               <font color = "green">-1-</font>  
3850           begin
3851               analog_en_final  <= 1'bx;
           <font color = "green">        ==></font>
3852           end
3853           else if (analog_en_vdda ===1'bx && (analog_en_vddio_q ===1 ||analog_en_vswitch===1 ))
                    <font color = "red">-2-</font>  
3854           begin
3855               analog_en_final  <= 1'bx;
           <font color = "red">        ==></font>
3856           end
3857           else if (analog_en_vddio_q ===1'bx && (analog_en_vdda ===1 ||analog_en_vswitch===1 ))
                    <font color = "red">-3-</font>  
3858           begin
3859               analog_en_final  <= 1'bx;
           <font color = "red">        ==></font>
3860           end
3861           else if (analog_en_vswitch===1'bx && (analog_en_vdda ===1 || analog_en_vddio_q ===1 ))
                    <font color = "red">-4-</font>  
3862           begin
3863               analog_en_final  <= 1'bx;
           <font color = "red">        ==></font>
3864           end
3865           else if ((analog_en_vdda ===0 && analog_en_vddio_q ===0 )|| (analog_en_vdda ===0 && analog_en_vswitch===0 ) ||  (analog_en_vddio_q ===0 && analog_en_vswitch===0 ))
                    <font color = "green">-5-</font>  
3866           begin
3867               analog_en_final  <=0;
           <font color = "green">        ==></font>
3868           end
3869           else if (analog_en_vdda ===1 && analog_en_vddio_q ===1 &&  analog_en_vswitch ===1)
                    <font color = "red">-6-</font>  
3870           begin
3871               analog_en_final  <=1;
           <font color = "red">        ==></font>
3872           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3914           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3915           begin
3916               if (error_enable_vddio===1)
                   <font color = "red">-2-</font>  
3917               begin
3918                   msg_count_pad = msg_count_pad + 1;
3919                   ->event_error_enable_vddio;
3920                   if (msg_count_pad <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3921                   begin
3922                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 :  Enable_h (= %b) and ENABLE_VDDIO (= %b) are complement of each \other. This is an illegal combination as ENABLE_VDDIO and ENABLE_H are the same input signals IN different power \domains %m", ENABLE_H, ENABLE_VDDIO, $stime);
           <font color = "red">                ==></font>
3923                   end
3924                   else
3925                       if (msg_count_pad == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3926                       begin
3927                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3928                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3929               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3930           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3936           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3937           begin
3938               if (error_vdda===1)
                   <font color = "red">-2-</font>  
3939               begin
3940                   msg_count_pad1 = msg_count_pad1 + 1;
3941                   ->event_error_vdda;
3942                   if (msg_count_pad1 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3943                   begin
3944                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H (= %b) cannot be 1 when VDDA (= %b) and VDDIO_Q (= %b) %m",ENABLE_VDDA_H, VDDA,VDDIO_Q,$stime);
           <font color = "red">                ==></font>
3945                   end
3946                   else
3947                       if (msg_count_pad1 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3948                       begin
3949                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3950                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3951               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3952           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3958           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3959           begin
3960               if (error_vdda2===1)
                   <font color = "red">-2-</font>  
3961               begin
3962                   msg_count_pad2 = msg_count_pad2 + 1;
3963                   ->event_error_vdda2;
3964                   if (msg_count_pad2 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3965                   begin
3966                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b)   %m",ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);
           <font color = "red">                ==></font>
3967                   end
3968                   else
3969                       if (msg_count_pad2 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3970                       begin
3971                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3972                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3973               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3974           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3980           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3981           begin
3982               if (error_vdda3===1)
                   <font color = "red">-2-</font>  
3983               begin
3984                   msg_count_pad3 = msg_count_pad3 + 1;
3985                   ->event_error_vdda3;
3986                   if (msg_count_pad3 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3987                   begin
3988                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD (= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b) and hld_h_n_buf (= %b) %m",VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);
           <font color = "red">                ==></font>
3989                   end
3990                   else
3991                       if (msg_count_pad3 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3992                       begin
3993                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3994                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3995               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3996           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4002           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4003           begin
4004               if (error_vswitch1===1)
                   <font color = "red">-2-</font>  
4005               begin
4006                   msg_count_pad4 = msg_count_pad4 + 1;
4007                   ->event_error_vswitch1;
4008                   if (msg_count_pad4 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4009                   begin
4010                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) & VSWITCH(= %b) %m",ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);
           <font color = "red">                ==></font>
4011                   end
4012                   else
4013                       if (msg_count_pad4 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4014                       begin
4015                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4016                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4017               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4018           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4024           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4025           begin
4026               if (error_vswitch2===1)
                   <font color = "red">-2-</font>  
4027               begin
4028                   msg_count_pad5 = msg_count_pad5 + 1;
4029                   ->event_error_vswitch2;
4030                   if (msg_count_pad5 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4031                   begin
4032                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b)  & VCCD(= %b) %m",ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,VCCD,$stime);
           <font color = "red">                ==></font>
4033                   end
4034                   else
4035                       if (msg_count_pad5 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4036                       begin
4037                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4038                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4039               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4040           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4046           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4047           begin
4048               if (error_vswitch3===1)
                   <font color = "red">-2-</font>  
4049               begin
4050                   msg_count_pad6 = msg_count_pad6 + 1;
4051                   ->event_error_vswitch3;
4052                   if (msg_count_pad6 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4053                   begin
4054                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) & VSWITCH(= %b) %m",ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);
           <font color = "red">                ==></font>
4055                   end
4056                   else
4057                       if (msg_count_pad6 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4058                       begin
4059                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4060                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4061               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4062           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4068           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4069           begin
4070               if (error_vswitch4===1)
                   <font color = "red">-2-</font>  
4071               begin
4072                   msg_count_pad7 = msg_count_pad7 + 1;
4073                   ->event_error_vswitch4;
4074                   if (msg_count_pad7 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4075                   begin
4076                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) & VSWITCH(= %b) %m",ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);
           <font color = "red">                ==></font>
4077                   end
4078                   else
4079                       if (msg_count_pad7 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4080                       begin
4081                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4082                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4083               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4084           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4090           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4091           begin
4092               if (error_vswitch5===1)
                   <font color = "red">-2-</font>  
4093               begin
4094                   msg_count_pad8 = msg_count_pad8 + 1;
4095                   ->event_error_vswitch5;
4096                   if (msg_count_pad8 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4097                   begin
4098                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b) %m",ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);
           <font color = "red">                ==></font>
4099                   end
4100                   else
4101                       if (msg_count_pad8 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4102                       begin
4103                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4104                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4105               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4106           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4112           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4113           begin
4114               if (error_vddio_q1===1)
                   <font color = "red">-2-</font>  
4115               begin
4116                   msg_count_pad9 = msg_count_pad9 + 1;
4117                   ->event_error_vddio_q1;
4118                   if (msg_count_pad9 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4119                   begin
4120                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD(= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) and hld_h_n_buf (= %b)  %m",VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);
           <font color = "red">                ==></font>
4121                   end
4122                   else
4123                       if (msg_count_pad9 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4124                       begin
4125                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4126                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4127               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4128           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4134           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4135           begin
4136               if (error_vddio_q2===1)
                   <font color = "red">-2-</font>  
4137               begin
4138                   msg_count_pad10 = msg_count_pad10 + 1;
4139                   ->event_error_vddio_q2;
4140                   if (msg_count_pad10 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4141                   begin
4142                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) , hld_h_n_buf (= %b) && VCCD (= %b) %m",ANALOG_EN, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);
           <font color = "red">                ==></font>
4143                   end
4144                   else
4145                       if (msg_count_pad10 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4146                       begin
4147                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4148                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4149               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4150           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4156           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4157           begin
4158               if (error_supply_good===1)
                   <font color = "red">-2-</font>  
4159               begin
4160                   msg_count_pad11 = msg_count_pad11 + 1;
4161                   ->event_error_supply_good;
4162                   if (msg_count_pad11 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4163                   begin
4164                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m",ENABLE_VSWITCH_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);
           <font color = "red">                ==></font>
4165                   end
4166                   else
4167                       if (msg_count_pad11 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4168                       begin
4169                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4170                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4171               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4172           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4178           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4179           begin
4180               if (error_vdda_vddioq_vswitch2===1)
                   <font color = "red">-2-</font>  
4181               begin
4182                   msg_count_pad12 = msg_count_pad12 + 1;
4183                   ->event_error_vdda_vddioq_vswitch2;
4184                   if (msg_count_pad12 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4185                   begin
4186                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m",ENABLE_VDDA_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);
           <font color = "red">                ==></font>
4187                   end
4188                   else
4189                       if (msg_count_pad12 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4190                       begin
4191                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4192                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4193               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4194           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1649'>
<a name="inst_tag_1649_Line"></a>
<b>Line Coverage for Instance : <a href="mod17_4.html#inst_tag_1649" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[5].gpiov2_base</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>220</td><td>120</td><td>54.55</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>3599</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>3600</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3603</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3661</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3676</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3680</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3695</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3699</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3714</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3718</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3733</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3737</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3752</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3756</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3771</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3775</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3790</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3794</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3809</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>3813</td><td>30</td><td>24</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>3890</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3914</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3936</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3958</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3980</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4002</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4024</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4046</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4068</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4090</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4112</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4134</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4156</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4178</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
3598                    integer slow_1_delay,slow_0_delay,slow_delay;
3599       1/1          initial slow_1_delay = SLOW_1_DELAY;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3600       1/1          initial slow_0_delay = SLOW_0_DELAY;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3601                    always @(*)
3602                    begin
3603       1/1              if (SLOW===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3604       1/1                  slow_delay = slow_1_delay;
           Tests:       <span title = "compilation/simv/serial_shifting_0011">T13</span>&nbsp;<span title = "compilation/simv/serial_shifting_10">T18</span>&nbsp;
3605                        else
3606       1/1                  slow_delay = slow_0_delay;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3607                    end
3608                    bufif1 (pull1, strong0) #slow_delay dm2 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b010));
3609                    bufif1 (strong1, pull0) #slow_delay dm3 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b011));
3610                    bufif1 (highz1, strong0) #slow_delay dm4 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b100));
3611                    bufif1 (strong1, highz0) #slow_delay dm5 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b101));
3612                    bufif1 (strong1, strong0) #slow_delay dm6 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b110));
3613                    bufif1 (pull1, pull0)  #slow_delay dm7 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b111));
3614                    tran pad_esd_1 (PAD,PAD_A_NOESD_H);
3615                    tran pad_esd_2 (PAD,PAD_A_ESD_0_H);
3616                    tran pad_esd_3 (PAD,PAD_A_ESD_1_H);
3617                    wire x_on_in_hv  =  (ENABLE_H===0  &amp;&amp; ^ENABLE_INP_H===1'bx)
3618                         || (inp_dis_final===1'bx  &amp;&amp; ^dm_final[2:0]!==1'bx &amp;&amp; dm_final !== 3'b000)
3619                         || (^ENABLE_H===1'bx)
3620                         || (inp_dis_final===0 	       	&amp;&amp; ^dm_final[2:0] === 1'bx)
3621                         || (ib_mode_sel_final===1'bx  	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000)
3622                         || (^ENABLE_VDDIO===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000	&amp;&amp; ib_mode_sel_final===1'b1)
3623                         || (vtrip_sel_final===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000	&amp;&amp; ib_mode_sel_final===1'b0);
3624                    wire x_on_in_lv  =  (ENABLE_H===0  &amp;&amp; ^ENABLE_INP_H===1'bx)
3625                         || (inp_dis_final===1'bx  &amp;&amp; ^dm_final[2:0]!==1'bx &amp;&amp; dm_final !== 3'b000)
3626                         || (ENABLE_H===0  &amp;&amp; ^ENABLE_VDDIO===1'bx)
3627                         || (^ENABLE_H===1'bx)
3628                         || (inp_dis_final===0 	       	&amp;&amp; ^dm_final[2:0] === 1'bx)
3629                         || (ib_mode_sel_final===1'bx  	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000)
3630                         || (^ENABLE_VDDIO===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000)
3631                         || (vtrip_sel_final===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000	&amp;&amp; ib_mode_sel_final===1'b0);
3632                    wire disable_inp_buff = ENABLE_H===1 ? (dm_final===3'b000 || inp_dis_final===1) : ENABLE_INP_H===0;
3633                    assign IN_H = (x_on_in_hv===1 || pwr_good_inpbuff_hv===0) ? 1'bx : (disable_inp_buff===1 ? 0 : (^PAD===1'bx ? 1'bx : PAD));
3634                    wire disable_inp_buff_lv = ENABLE_H===1 ? (dm_final===3'b000 || inp_dis_final===1) : ENABLE_VDDIO===0;
3635                    assign IN =   (x_on_in_lv===1 || pwr_good_inpbuff_lv===0 ) ? 1'bx : (disable_inp_buff_lv===1 ? 0 : (^PAD===1'bx ? 1'bx : PAD));
3636                    assign TIE_HI_ESD = VDDIO===1'b1 ? 1'b1 : 1'bx;
3637                    assign TIE_LO_ESD = VSSIO===1'b0 ? 1'b0 : 1'bx;
3638                    wire functional_mode_amux = (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_analog_en_vswitch ===1 );
3639                    wire x_on_analog_en_vdda = (pwr_good_analog_en_vdda !==1
3640                                                || (functional_mode_amux ==1 &amp;&amp; (ENABLE_H !==0 &amp;&amp; ^hld_h_n_buf === 1'bx) || (hld_h_n_buf!== 0 &amp;&amp; ^ENABLE_H=== 1'bx) || pwr_good_amux_vccd !==1 )
3641                                                || (functional_mode_amux ==1 &amp;&amp; (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ^ANALOG_EN === 1'bx &amp;&amp; ENABLE_VDDA_H ===1 &amp;&amp; ENABLE_VSWITCH_H===1 ) || (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ANALOG_EN ===0 &amp;&amp; ^ENABLE_VDDA_H ===1'bx) ));
3642                    wire zero_on_analog_en_vdda = ( (pwr_good_analog_en_vdda ===1 &amp;&amp; ENABLE_VDDA_H ===0)
3643                                                    || (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; hld_h_n_buf===0)
3644                                                    || (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; ENABLE_H===0)
3645                                                    ||  (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_amux_vccd &amp;&amp; ANALOG_EN===0) );
3646                    wire x_on_analog_en_vddio_q =  ( pwr_good_analog_en_vddio_q !==1
3647                                                     || (functional_mode_amux ==1 &amp;&amp; (ENABLE_H !==0 &amp;&amp; ^hld_h_n_buf === 1'bx) || (hld_h_n_buf!== 0 &amp;&amp; ^ENABLE_H=== 1'bx) || pwr_good_amux_vccd !==1 )
3648                                                     || (functional_mode_amux ==1 &amp;&amp; (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ^ANALOG_EN === 1'bx &amp;&amp; ENABLE_VDDA_H ===1 &amp;&amp; ENABLE_VSWITCH_H===1 ) ));
3649                    wire zero_on_analog_en_vddio_q =  ( (pwr_good_analog_en_vddio_q ===1 &amp;&amp; hld_h_n_buf===0)
3650                                                        || (pwr_good_analog_en_vddio_q ===1 &amp;&amp; ENABLE_H===0)
3651                                                        ||  (pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_amux_vccd &amp;&amp; ANALOG_EN===0) );
3652                    wire x_on_analog_en_vswitch = (pwr_good_analog_en_vswitch !==1
3653                                                   || (functional_mode_amux ==1 &amp;&amp; (ENABLE_H !==0 &amp;&amp; ^hld_h_n_buf === 1'bx) || (hld_h_n_buf!== 0 &amp;&amp; ^ENABLE_H=== 1'bx) || pwr_good_amux_vccd !==1 )
3654                                                   || (functional_mode_amux ==1 &amp;&amp; (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ^ANALOG_EN === 1'bx &amp;&amp; ENABLE_VDDA_H ===1 &amp;&amp; ENABLE_VSWITCH_H===1 ) || (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ANALOG_EN ===0 &amp;&amp; ^ENABLE_VSWITCH_H ===1'bx) ));
3655                    wire  zero_on_analog_en_vswitch =   ( (pwr_good_analog_en_vswitch ===1 &amp;&amp; ENABLE_VSWITCH_H ===0)
3656                                                          || (pwr_good_analog_en_vswitch ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; hld_h_n_buf===0)
3657                                                          || (pwr_good_analog_en_vswitch ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; ENABLE_H===0)
3658                                                          ||  (pwr_good_analog_en_vswitch ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_amux_vccd &amp;&amp; ANALOG_EN===0) );
3659                    always @(*)
3660                    begin : LATCH_dm
3661       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3662                        begin
3663       1/1                  dm_final 	&lt;= 3'bxxx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3664                        end
3665       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3666                        begin
3667       1/1                  dm_final 	&lt;= 3'b000;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3668                        end
3669       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3670                        begin
3671       1/1                  dm_final 	&lt;= (^dm_buf[2:0]	=== 1'bx	|| !pwr_good_active_mode) ? 3'bxxx : dm_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3672                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3673                    end
3674                    always @(notifier_enable_h or notifier_dm)
3675                    begin
3676       <font color = "red">0/2     ==>      disable LATCH_dm; dm_final &lt;= 3'bxxx;</font>
3677                    end
3678                    always @(*)
3679                    begin : LATCH_inp_dis
3680       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3681                        begin
3682       1/1                  inp_dis_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3683                        end
3684       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3685                        begin
3686       1/1                  inp_dis_final 	&lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3687                        end
3688       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3689                        begin
3690       1/1                  inp_dis_final 	&lt;= (^inp_dis_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : inp_dis_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3691                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3692                    end
3693                    always @(notifier_enable_h or notifier_inp_dis)
3694                    begin
3695       <font color = "red">0/2     ==>      disable LATCH_inp_dis; inp_dis_final &lt;= 1'bx;</font>
3696                    end
3697                    always @(*)
3698                    begin : LATCH_vtrip_sel
3699       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3700                        begin
3701       1/1                  vtrip_sel_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3702                        end
3703       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3704                        begin
3705       1/1                  vtrip_sel_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3706                        end
3707       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3708                        begin
3709       1/1                  vtrip_sel_final 	&lt;= (^vtrip_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : vtrip_sel_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3710                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3711                    end
3712                    always @(notifier_enable_h or notifier_vtrip_sel)
3713                    begin
3714       <font color = "red">0/2     ==>      disable LATCH_vtrip_sel; vtrip_sel_final &lt;= 1'bx;</font>
3715                    end
3716                    always @(*)
3717                    begin : LATCH_ib_mode_sel
3718       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3719                        begin
3720       1/1                  ib_mode_sel_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3721                        end
3722       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3723                        begin
3724       1/1                  ib_mode_sel_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3725                        end
3726       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3727                        begin
3728       1/1                  ib_mode_sel_final 	&lt;= (^ib_mode_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : ib_mode_sel_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3729                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3730                    end
3731                    always @(notifier_enable_h or notifier_ib_mode_sel)
3732                    begin
3733       <font color = "red">0/2     ==>      disable LATCH_ib_mode_sel; ib_mode_sel_final &lt;= 1'bx;</font>
3734                    end
3735                    always @(*)
3736                    begin : LATCH_slow
3737       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3738                        begin
3739       1/1                  slow_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3740                        end
3741       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3742                        begin
3743       1/1                  slow_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3744                        end
3745       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3746                        begin
3747       1/1                  slow_final 	&lt;= (^slow_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : slow_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3748                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3749                    end
3750                    always @(notifier_enable_h or notifier_slow)
3751                    begin
3752       <font color = "red">0/2     ==>      disable LATCH_slow; slow_final &lt;= 1'bx;</font>
3753                    end
3754                    always @(*)
3755                    begin : LATCH_hld_ovr
3756       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3757                        begin
3758       1/1                  hld_ovr_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3759                        end
3760       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3761                        begin
3762       1/1                  hld_ovr_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3763                        end
3764       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3765                        begin
3766       1/1                  hld_ovr_final 	&lt;= (^hld_ovr_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : hld_ovr_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3767                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3768                    end
3769                    always @(notifier_enable_h or notifier_hld_ovr)
3770                    begin
3771       <font color = "red">0/2     ==>      disable LATCH_hld_ovr; hld_ovr_final &lt;= 1'bx;</font>
3772                    end
3773                    always @(*)
3774                    begin : LATCH_oe_n
3775       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; (^hld_h_n_buf===1'bx || (hld_h_n_buf===0 &amp;&amp; hld_ovr_final===1'bx) || (hld_h_n_buf===1 &amp;&amp; hld_ovr_final===1'bx))))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3776                        begin
3777       1/1                  oe_n_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3778                        end
3779       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3780                        begin
3781       1/1                  oe_n_final 	&lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3782                        end
3783       1/1              else if (hld_h_n_buf===1 || hld_ovr_final===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3784                        begin
3785       1/1                  oe_n_final  	&lt;= (^oe_n_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : oe_n_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3786                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3787                    end
3788                    always @(notifier_enable_h or notifier_oe_n)
3789                    begin
3790       <font color = "red">0/2     ==>      disable LATCH_oe_n; oe_n_final &lt;= 1'bx;</font>
3791                    end
3792                    always @(*)
3793                    begin : LATCH_out
3794       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; (^hld_h_n_buf===1'bx ||(hld_h_n_buf===0 &amp;&amp;  hld_ovr_final===1'bx || (hld_h_n_buf===1 &amp;&amp; hld_ovr_final===1'bx)))))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3795                        begin
3796       1/1                  out_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3797                        end
3798       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3799                        begin
3800       1/1                  out_final 	&lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3801                        end
3802       1/1              else if (hld_h_n_buf===1 || hld_ovr_final===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3803                        begin
3804       1/1                  out_final  	&lt;= (^out_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : out_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3805                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3806                    end
3807                    always @(notifier_enable_h or notifier_out)
3808                    begin
3809       <font color = "red">0/2     ==>      disable LATCH_out; out_final &lt;= 1'bx;</font>
3810                    end
3811                    always @(*)
3812                    begin
3813       1/1              if (x_on_analog_en_vdda ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3814                        begin
3815       1/1                  analog_en_vdda &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3816                        end
3817       1/1              else if ( zero_on_analog_en_vdda ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3818                        begin
3819       1/1                  analog_en_vdda &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3820                        end
3821       1/1              else if (x_on_analog_en_vdda !==1 &amp;&amp; zero_on_analog_en_vdda !==1)
           Tests:       <span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_0011">T13</span>&nbsp;
3822                        begin
3823       1/1                  analog_en_vdda &lt;= ANALOG_EN;
           Tests:       <span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_0011">T13</span>&nbsp;
3824                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3825       1/1              if (x_on_analog_en_vddio_q  ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3826                        begin
3827       1/1                  analog_en_vddio_q  &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3828                        end
3829       1/1              else if ( zero_on_analog_en_vddio_q ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3830                        begin
3831       1/1                  analog_en_vddio_q  &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3832                        end
3833       1/1              else if ( x_on_analog_en_vddio_q !==1 &amp;&amp; zero_on_analog_en_vddio_q !==1)
           Tests:       <span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_0011">T13</span>&nbsp;
3834                        begin
3835       1/1                  analog_en_vddio_q  &lt;= ANALOG_EN;
           Tests:       <span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_0011">T13</span>&nbsp;
3836                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3837       1/1              if (x_on_analog_en_vswitch  ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3838                        begin
3839       1/1                  analog_en_vswitch  &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3840                        end
3841       1/1              else if ( zero_on_analog_en_vswitch ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3842                        begin
3843       1/1                  analog_en_vswitch  &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3844                        end
3845       <font color = "red">0/1     ==>      else if (x_on_analog_en_vswitch !==1 &amp;&amp; zero_on_analog_en_vswitch !==1)</font>
3846                        begin
3847       <font color = "red">0/1     ==>          analog_en_vswitch  &lt;= ANALOG_EN;</font>
3848                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3849       1/1              if ( (analog_en_vswitch ===1'bx &amp;&amp; analog_en_vdda ===1'bx) || (analog_en_vswitch ===1'bx &amp;&amp; analog_en_vddio_q ===1'bx) || (analog_en_vddio_q ===1'bx &amp;&amp; analog_en_vdda ===1'bx ) )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3850                        begin
3851       1/1                  analog_en_final  &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3852                        end
3853       1/1              else if (analog_en_vdda ===1'bx &amp;&amp; (analog_en_vddio_q ===1 ||analog_en_vswitch===1 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3854                        begin
3855       <font color = "red">0/1     ==>          analog_en_final  &lt;= 1'bx;</font>
3856                        end
3857       1/1              else if (analog_en_vddio_q ===1'bx &amp;&amp; (analog_en_vdda ===1 ||analog_en_vswitch===1 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3858                        begin
3859       <font color = "red">0/1     ==>          analog_en_final  &lt;= 1'bx;</font>
3860                        end
3861       1/1              else if (analog_en_vswitch===1'bx &amp;&amp; (analog_en_vdda ===1 || analog_en_vddio_q ===1 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3862                        begin
3863       <font color = "red">0/1     ==>          analog_en_final  &lt;= 1'bx;</font>
3864                        end
3865       1/1              else if ((analog_en_vdda ===0 &amp;&amp; analog_en_vddio_q ===0 )|| (analog_en_vdda ===0 &amp;&amp; analog_en_vswitch===0 ) ||  (analog_en_vddio_q ===0 &amp;&amp; analog_en_vswitch===0 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3866                        begin
3867       1/1                  analog_en_final  &lt;=0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3868                        end
3869       1/1              else if (analog_en_vdda ===1 &amp;&amp; analog_en_vddio_q ===1 &amp;&amp;  analog_en_vswitch ===1)
           Tests:       <span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_0011">T13</span>&nbsp;
3870                        begin
3871       <font color = "red">0/1     ==>          analog_en_final  &lt;=1;</font>
3872                        end
                        MISSING_ELSE
3873                    end
3874                    wire [2:0] amux_select = {ANALOG_SEL, ANALOG_POL, out_buf};
3875                    wire invalid_controls_amux = 	(analog_en_final===1'bx &amp;&amp; inp_dis_final===1)
3876                         || !pwr_good_amux
3877                         || (analog_en_final===1 &amp;&amp; ^amux_select[2:0] === 1'bx &amp;&amp; inp_dis_final===1);
3878                    wire enable_pad_amuxbus_a = invalid_controls_amux  ? 1'bx : (amux_select===3'b001 || amux_select===3'b010) &amp;&amp; (analog_en_final===1);
3879                    wire enable_pad_amuxbus_b = invalid_controls_amux  ? 1'bx : (amux_select===3'b101 || amux_select===3'b110) &amp;&amp; (analog_en_final===1);
3880                    wire enable_pad_vssio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b100 || amux_select===3'b000) &amp;&amp; (analog_en_final===1);
3881                    wire enable_pad_vddio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b011 || amux_select===3'b111) &amp;&amp; (analog_en_final===1);
3882                    tranif1 pad_amuxbus_a 	(PAD, AMUXBUS_A, enable_pad_amuxbus_a);
3883                    tranif1 pad_amuxbus_b 	(PAD, AMUXBUS_B, enable_pad_amuxbus_b);
3884                    bufif1 pad_vddio_q	(PAD, VDDIO_Q,   enable_pad_vddio_q);
3885                    bufif1 pad_vssio_q   	(PAD, VSSIO_Q,   enable_pad_vssio_q);
3886                    reg dis_err_msgs;
3887                    integer msg_count_pad,msg_count_pad1,msg_count_pad2,msg_count_pad3,msg_count_pad4,msg_count_pad5,msg_count_pad6,msg_count_pad7,msg_count_pad8,msg_count_pad9,msg_count_pad10,msg_count_pad11,msg_count_pad12;
3888                    initial
3889                    begin
3890       1/1              dis_err_msgs = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3891       1/1              msg_count_pad  = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3892       1/1              msg_count_pad1 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3893       1/1              msg_count_pad2 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3894       1/1              msg_count_pad3 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3895       1/1              msg_count_pad4 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3896       1/1              msg_count_pad5 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3897       1/1              msg_count_pad6 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3898       1/1              msg_count_pad7 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3899       1/1              msg_count_pad8 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3900       1/1              msg_count_pad9 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3901       1/1              msg_count_pad10 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3902       1/1              msg_count_pad11 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3903       1/1              msg_count_pad12  = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3904                    `ifdef SKY130_FD_IO_TOP_GPIOV2_DIS_ERR_MSGS
3905                    `else
3906       2/2              #1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp; | <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3907       1/1              dis_err_msgs = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3908                    `endif
3909                    end
3910                    wire #100 error_enable_vddio = (ENABLE_VDDIO===0 &amp;&amp; ENABLE_H===1);
3911                    event event_error_enable_vddio;
3912                    always @(error_enable_vddio)
3913                    begin
3914       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3915                        begin
3916       1/1                  if (error_enable_vddio===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3917                            begin
3918       <font color = "red">0/1     ==>              msg_count_pad = msg_count_pad + 1;</font>
3919       <font color = "red">0/1     ==>              -&gt;event_error_enable_vddio;</font>
3920       <font color = "red">0/1     ==>              if (msg_count_pad &lt;= MAX_WARNING_COUNT)</font>
3921                                begin
3922       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 :  Enable_h (= %b) and ENABLE_VDDIO (= %b) are complement of each \other. This is an illegal combination as ENABLE_VDDIO and ENABLE_H are the same input signals IN different power \domains %m&quot;, ENABLE_H, ENABLE_VDDIO, $stime);</font>
3923                                end
3924                                else
3925       <font color = "red">0/1     ==>                  if (msg_count_pad == MAX_WARNING_COUNT+1)</font>
3926                                    begin
3927       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3928                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3929                            end
                        MISSING_ELSE
3930                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3931                    end
3932                    wire #100 error_vdda = ( VDDA===1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; ENABLE_VDDA_H===1 );
3933                    event event_error_vdda;
3934                    always @(error_vdda)
3935                    begin
3936       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3937                        begin
3938       1/1                  if (error_vdda===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3939                            begin
3940       <font color = "red">0/1     ==>              msg_count_pad1 = msg_count_pad1 + 1;</font>
3941       <font color = "red">0/1     ==>              -&gt;event_error_vdda;</font>
3942       <font color = "red">0/1     ==>              if (msg_count_pad1 &lt;= MAX_WARNING_COUNT)</font>
3943                                begin
3944       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H (= %b) cannot be 1 when VDDA (= %b) and VDDIO_Q (= %b) %m&quot;,ENABLE_VDDA_H, VDDA,VDDIO_Q,$stime);</font>
3945                                end
3946                                else
3947       <font color = "red">0/1     ==>                  if (msg_count_pad1 == MAX_WARNING_COUNT+1)</font>
3948                                    begin
3949       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3950                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3951                            end
                        MISSING_ELSE
3952                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3953                    end
3954                    wire #100 error_vdda2 = ( VDDA===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H===1 &amp;&amp; hld_h_n_buf ===1  &amp;&amp;  VCCD===1 &amp;&amp; ANALOG_EN ===1 );
3955                    event event_error_vdda2;
3956                    always @(error_vdda2)
3957                    begin
3958       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3959                        begin
3960       1/1                  if (error_vdda2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3961                            begin
3962       <font color = "red">0/1     ==>              msg_count_pad2 = msg_count_pad2 + 1;</font>
3963       <font color = "red">0/1     ==>              -&gt;event_error_vdda2;</font>
3964       <font color = "red">0/1     ==>              if (msg_count_pad2 &lt;= MAX_WARNING_COUNT)</font>
3965                                begin
3966       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b)   %m&quot;,ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);</font>
3967                                end
3968                                else
3969       <font color = "red">0/1     ==>                  if (msg_count_pad2 == MAX_WARNING_COUNT+1)</font>
3970                                    begin
3971       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3972                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3973                            end
                        MISSING_ELSE
3974                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3975                    end
3976                    wire #100 error_vdda3 =  ( VDDA===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H===1 &amp;&amp; hld_h_n_buf ===1  &amp;&amp; VCCD !==1 );
3977                    event event_error_vdda3;
3978                    always @(error_vdda3)
3979                    begin
3980       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3981                        begin
3982       1/1                  if (error_vdda3===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3983                            begin
3984       <font color = "red">0/1     ==>              msg_count_pad3 = msg_count_pad3 + 1;</font>
3985       <font color = "red">0/1     ==>              -&gt;event_error_vdda3;</font>
3986       <font color = "red">0/1     ==>              if (msg_count_pad3 &lt;= MAX_WARNING_COUNT)</font>
3987                                begin
3988       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD (= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b) and hld_h_n_buf (= %b) %m&quot;,VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);</font>
3989                                end
3990                                else
3991       <font color = "red">0/1     ==>                  if (msg_count_pad3 == MAX_WARNING_COUNT+1)</font>
3992                                    begin
3993       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3994                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3995                            end
                        MISSING_ELSE
3996                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3997                    end
3998                    wire #100 error_vswitch1 =  (VDDA !==1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; VSWITCH ===1 &amp;&amp; (ENABLE_VSWITCH_H===1)) ;
3999                    event event_error_vswitch1;
4000                    always @(error_vswitch1)
4001                    begin
4002       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4003                        begin
4004       1/1                  if (error_vswitch1===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4005                            begin
4006       <font color = "red">0/1     ==>              msg_count_pad4 = msg_count_pad4 + 1;</font>
4007       <font color = "red">0/1     ==>              -&gt;event_error_vswitch1;</font>
4008       <font color = "red">0/1     ==>              if (msg_count_pad4 &lt;= MAX_WARNING_COUNT)</font>
4009                                begin
4010       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) &amp; VSWITCH(= %b) %m&quot;,ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);</font>
4011                                end
4012                                else
4013       <font color = "red">0/1     ==>                  if (msg_count_pad4 == MAX_WARNING_COUNT+1)</font>
4014                                    begin
4015       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4016                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4017                            end
                        MISSING_ELSE
4018                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4019                    end
4020                    wire #100 error_vswitch2 =   (VDDA !==1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; VSWITCH ===1 &amp;&amp; VCCD===1 &amp;&amp; ANALOG_EN===1);
4021                    event event_error_vswitch2;
4022                    always @(error_vswitch2)
4023                    begin
4024       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4025                        begin
4026       1/1                  if (error_vswitch2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4027                            begin
4028       <font color = "red">0/1     ==>              msg_count_pad5 = msg_count_pad5 + 1;</font>
4029       <font color = "red">0/1     ==>              -&gt;event_error_vswitch2;</font>
4030       <font color = "red">0/1     ==>              if (msg_count_pad5 &lt;= MAX_WARNING_COUNT)</font>
4031                                begin
4032       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b)  &amp; VCCD(= %b) %m&quot;,ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,VCCD,$stime);</font>
4033                                end
4034                                else
4035       <font color = "red">0/1     ==>                  if (msg_count_pad5 == MAX_WARNING_COUNT+1)</font>
4036                                    begin
4037       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4038                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4039                            end
                        MISSING_ELSE
4040                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4041                    end
4042                    wire #100 error_vswitch3 =   (VDDA ===1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_VSWITCH_H===1);
4043                    event event_error_vswitch3;
4044                    always @(error_vswitch3)
4045                    begin
4046       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4047                        begin
4048       1/1                  if (error_vswitch3===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4049                            begin
4050       <font color = "red">0/1     ==>              msg_count_pad6 = msg_count_pad6 + 1;</font>
4051       <font color = "red">0/1     ==>              -&gt;event_error_vswitch3;</font>
4052       <font color = "red">0/1     ==>              if (msg_count_pad6 &lt;= MAX_WARNING_COUNT)</font>
4053                                begin
4054       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) &amp; VSWITCH(= %b) %m&quot;,ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);</font>
4055                                end
4056                                else
4057       <font color = "red">0/1     ==>                  if (msg_count_pad6 == MAX_WARNING_COUNT+1)</font>
4058                                    begin
4059       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4060                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4061                            end
                        MISSING_ELSE
4062                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4063                    end
4064                    wire #100 error_vswitch4 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_VSWITCH_H===1);
4065                    event event_error_vswitch4;
4066                    always @(error_vswitch4)
4067                    begin
4068       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4069                        begin
4070       1/1                  if (error_vswitch4===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4071                            begin
4072       <font color = "red">0/1     ==>              msg_count_pad7 = msg_count_pad7 + 1;</font>
4073       <font color = "red">0/1     ==>              -&gt;event_error_vswitch4;</font>
4074       <font color = "red">0/1     ==>              if (msg_count_pad7 &lt;= MAX_WARNING_COUNT)</font>
4075                                begin
4076       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) &amp; VSWITCH(= %b) %m&quot;,ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);</font>
4077                                end
4078                                else
4079       <font color = "red">0/1     ==>                  if (msg_count_pad7 == MAX_WARNING_COUNT+1)</font>
4080                                    begin
4081       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4082                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4083                            end
                        MISSING_ELSE
4084                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4085                    end
4086                    wire #100 error_vswitch5 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp; ANALOG_EN===1);
4087                    event event_error_vswitch5;
4088                    always @(error_vswitch5)
4089                    begin
4090       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4091                        begin
4092       1/1                  if (error_vswitch5===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4093                            begin
4094       <font color = "red">0/1     ==>              msg_count_pad8 = msg_count_pad8 + 1;</font>
4095       <font color = "red">0/1     ==>              -&gt;event_error_vswitch5;</font>
4096       <font color = "red">0/1     ==>              if (msg_count_pad8 &lt;= MAX_WARNING_COUNT)</font>
4097                                begin
4098       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b) %m&quot;,ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);</font>
4099                                end
4100                                else
4101       <font color = "red">0/1     ==>                  if (msg_count_pad8 == MAX_WARNING_COUNT+1)</font>
4102                                    begin
4103       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4104                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4105                            end
                        MISSING_ELSE
4106                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4107                    end
4108                    wire #100 error_vddio_q1 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD!==1);
4109                    event event_error_vddio_q1;
4110                    always @(error_vddio_q1)
4111                    begin
4112       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4113                        begin
4114       1/1                  if (error_vddio_q1===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4115                            begin
4116       <font color = "red">0/1     ==>              msg_count_pad9 = msg_count_pad9 + 1;</font>
4117       <font color = "red">0/1     ==>              -&gt;event_error_vddio_q1;</font>
4118       <font color = "red">0/1     ==>              if (msg_count_pad9 &lt;= MAX_WARNING_COUNT)</font>
4119                                begin
4120       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD(= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) and hld_h_n_buf (= %b)  %m&quot;,VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);</font>
4121                                end
4122                                else
4123       <font color = "red">0/1     ==>                  if (msg_count_pad9 == MAX_WARNING_COUNT+1)</font>
4124                                    begin
4125       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4126                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4127                            end
                        MISSING_ELSE
4128                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4129                    end
4130                    wire #100 error_vddio_q2 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp; ANALOG_EN===1);
4131                    event event_error_vddio_q2;
4132                    always @(error_vddio_q2)
4133                    begin
4134       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4135                        begin
4136       1/1                  if (error_vddio_q2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4137                            begin
4138       <font color = "red">0/1     ==>              msg_count_pad10 = msg_count_pad10 + 1;</font>
4139       <font color = "red">0/1     ==>              -&gt;event_error_vddio_q2;</font>
4140       <font color = "red">0/1     ==>              if (msg_count_pad10 &lt;= MAX_WARNING_COUNT)</font>
4141                                begin
4142       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) , hld_h_n_buf (= %b) &amp;&amp; VCCD (= %b) %m&quot;,ANALOG_EN, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);</font>
4143                                end
4144                                else
4145       <font color = "red">0/1     ==>                  if (msg_count_pad10 == MAX_WARNING_COUNT+1)</font>
4146                                    begin
4147       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4148                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4149                            end
                        MISSING_ELSE
4150                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4151                    end
4152                    wire #100 error_supply_good = ( VDDA ===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1  &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp;  ANALOG_EN===1 &amp;&amp; ENABLE_VSWITCH_H !==1 &amp;&amp; ENABLE_VSWITCH_H !==0 );
4153                    event event_error_supply_good;
4154                    always @(error_supply_good)
4155                    begin
4156       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4157                        begin
4158       1/1                  if (error_supply_good===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4159                            begin
4160       <font color = "red">0/1     ==>              msg_count_pad11 = msg_count_pad11 + 1;</font>
4161       <font color = "red">0/1     ==>              -&gt;event_error_supply_good;</font>
4162       <font color = "red">0/1     ==>              if (msg_count_pad11 &lt;= MAX_WARNING_COUNT)</font>
4163                                begin
4164       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m&quot;,ENABLE_VSWITCH_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);</font>
4165                                end
4166                                else
4167       <font color = "red">0/1     ==>                  if (msg_count_pad11 == MAX_WARNING_COUNT+1)</font>
4168                                    begin
4169       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4170                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4171                            end
                        MISSING_ELSE
4172                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4173                    end
4174                    wire #100 error_vdda_vddioq_vswitch2 = ( VDDA ===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp;  ANALOG_EN===1 &amp;&amp; ENABLE_VDDA_H !==1 &amp;&amp; ENABLE_VDDA_H !==0 );
4175                    event event_error_vdda_vddioq_vswitch2;
4176                    always @(error_vdda_vddioq_vswitch2)
4177                    begin
4178       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4179                        begin
4180       1/1                  if (error_vdda_vddioq_vswitch2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4181                            begin
4182       <font color = "red">0/1     ==>              msg_count_pad12 = msg_count_pad12 + 1;</font>
4183       <font color = "red">0/1     ==>              -&gt;event_error_vdda_vddioq_vswitch2;</font>
4184       <font color = "red">0/1     ==>              if (msg_count_pad12 &lt;= MAX_WARNING_COUNT)</font>
4185                                begin
4186       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m&quot;,ENABLE_VDDA_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);</font>
4187                                end
4188                                else
4189       <font color = "red">0/1     ==>                  if (msg_count_pad12 == MAX_WARNING_COUNT+1)</font>
4190                                    begin
4191       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4192                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4193                            end
                        MISSING_ELSE
4194                        end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_1649_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod17_4.html#inst_tag_1649" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[5].gpiov2_base</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>32</td><td>20</td><td>62.50</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>32</td><td>20</td><td>62.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3878
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b1) || (amux_select === 3'b010)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3878
 SUB-EXPRESSION (((amux_select === 3'b1) || (amux_select === 3'b010)) &amp;&amp; (analog_en_final === 1'b1))
                 --------------------------1-------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3878
 SUB-EXPRESSION ((amux_select === 3'b1) || (amux_select === 3'b010))
                 -----------1----------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu_user">T27</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3879
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b101) || (amux_select === 3'b110)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3879
 SUB-EXPRESSION (((amux_select === 3'b101) || (amux_select === 3'b110)) &amp;&amp; (analog_en_final === 1'b1))
                 ---------------------------1--------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3879
 SUB-EXPRESSION ((amux_select === 3'b101) || (amux_select === 3'b110))
                 ------------1-----------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3880
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b100) || (amux_select === 3'b0)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3880
 SUB-EXPRESSION (((amux_select === 3'b100) || (amux_select === 3'b0)) &amp;&amp; (analog_en_final === 1'b1))
                 --------------------------1-------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3880
 SUB-EXPRESSION ((amux_select === 3'b100) || (amux_select === 3'b0))
                 ------------1-----------    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3881
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b011) || (amux_select === 3'b111)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3881
 SUB-EXPRESSION (((amux_select === 3'b011) || (amux_select === 3'b111)) &amp;&amp; (analog_en_final === 1'b1))
                 ---------------------------1--------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3881
 SUB-EXPRESSION ((amux_select === 3'b011) || (amux_select === 3'b111))
                 ------------1-----------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<hr>
<a name="inst_tag_1649_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod17_4.html#inst_tag_1649" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[5].gpiov2_base</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">123</td>
<td class="rt">18</td>
<td class="rt">14.63 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">266</td>
<td class="rt">100</td>
<td class="rt">37.59 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">133</td>
<td class="rt">71</td>
<td class="rt">53.38 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">133</td>
<td class="rt">29</td>
<td class="rt">21.80 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">37</td>
<td class="rt">8</td>
<td class="rt">21.62 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">78</td>
<td class="rt">35</td>
<td class="rt">44.87 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">26</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">9</td>
<td class="rt">23.08 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Signals</td>
<td class="rt">86</td>
<td class="rt">10</td>
<td class="rt">11.63 </td>
</tr><tr class="s3">
<td>Signal Bits</td>
<td class="rt">188</td>
<td class="rt">65</td>
<td class="rt">34.57 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">94</td>
<td class="rt">45</td>
<td class="rt">47.87 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">94</td>
<td class="rt">20</td>
<td class="rt">21.28 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>OUT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu_user">T27</span></td>
<td>INPUT</td>
</tr><tr>
<td>OE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
<td>INPUT</td>
</tr><tr>
<td>HLD_H_N</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_INP_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_VDDA_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_VSWITCH_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_VDDIO</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>INP_DIS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td>INPUT</td>
</tr><tr>
<td>IB_MODE_SEL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>VTRIP_SEL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>SLOW</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>HLD_OVR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>ANALOG_EN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>ANALOG_SEL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>ANALOG_POL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td>INPUT</td>
</tr><tr>
<td>DM[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span>,<span title = "compilation/simv/serial_shifting_0011">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>DM[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td>INPUT</td>
</tr><tr>
<td>VDDIO</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VDDIO_Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VDDA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VCCD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VSWITCH</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VCCHIB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VSSA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>VSSD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>VSSIO_Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>VSSIO</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>PAD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>PAD_A_NOESD_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>PAD_A_ESD_0_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>PAD_A_ESD_1_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>AMUXBUS_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>AMUXBUS_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>IN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>IN_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>TIE_HI_ESD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>TIE_LO_ESD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td></tr><tr>
<td>dm_final[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span>,<span title = "compilation/simv/serial_shifting_0011">*T13</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dm_final[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>slow_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>vtrip_sel_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr>
<td>inp_dis_final</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>out_final</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu_user">T27</span></td>
</tr><tr>
<td>oe_n_final</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
</tr><tr>
<td>hld_ovr_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>analog_en_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ib_mode_sel_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>analog_en_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr>
<td>analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>analog_en_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr>
<td>dm_buf[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span>,<span title = "compilation/simv/serial_shifting_0011">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dm_buf[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>slow_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>vtrip_sel_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr>
<td>inp_dis_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>out_buf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu_user">T27</span></td>
</tr><tr>
<td>oe_n_buf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
</tr><tr>
<td>hld_ovr_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>ib_mode_sel_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>dm_del[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>slow_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>vtrip_sel_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>inp_dis_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>out_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>oe_n_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>hld_ovr_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ib_mode_sel_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>hld_h_n_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>hld_h_n_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_dm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_slow</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_oe_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_vtrip_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_hld_ovr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_inp_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_ib_mode_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_enable_h</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>pwr_good_amux</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_hold_ovr_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_active_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_hold_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_active_mode_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_hold_mode_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_inpbuff_hv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_inpbuff_lv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_output_driver</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_analog_en_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_analog_en_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_amux_vccd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pad_tristate</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_pad</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "RTL-check_defaults0/simv/check_defaults">T33</span></td>
</tr><tr>
<td>x_on_in_hv</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>x_on_in_lv</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>disable_inp_buff</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr>
<td>disable_inp_buff_lv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>functional_mode_amux</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_analog_en_vdda</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>zero_on_analog_en_vdda</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_analog_en_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>zero_on_analog_en_vddio_q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>zero_on_analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>amux_select[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/gpio_all_o_user">*T15</span>,<span title = "compilation/simv/gpio_all_bidir_user">*T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu_user">T27</span></td>
</tr><tr>
<td>amux_select[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>invalid_controls_amux</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_amuxbus_a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_amuxbus_b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_vssio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dis_err_msgs</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_enable_vddio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vddio_q1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vddio_q2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_supply_good</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda_vddioq_vswitch2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<hr>
<a name="inst_tag_1649_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod17_4.html#inst_tag_1649" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[5].gpiov2_base</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">126</td>
<td class="rt">58</td>
<td class="rt">46.03 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3878</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3879</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3880</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3881</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3603</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3661</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3680</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3699</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3718</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3737</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3756</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3775</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3794</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3813</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3825</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">3837</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">3849</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3914</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3936</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3958</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3980</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4002</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4024</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4046</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4068</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4090</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4112</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4134</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4156</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4178</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3878       wire enable_pad_amuxbus_a = invalid_controls_amux  ? 1'bx : (amux_select===3'b001 || amux_select===3'b010) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3879       wire enable_pad_amuxbus_b = invalid_controls_amux  ? 1'bx : (amux_select===3'b101 || amux_select===3'b110) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3880       wire enable_pad_vssio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b100 || amux_select===3'b000) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3881       wire enable_pad_vddio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b011 || amux_select===3'b111) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3603           if (SLOW===1)
               <font color = "green">-1-</font>  
3604               slow_delay = slow_1_delay;
           <font color = "green">        ==></font>
3605           else
3606               slow_delay = slow_0_delay;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3661           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3662           begin
3663               dm_final 	<= 3'bxxx;
           <font color = "green">        ==></font>
3664           end
3665           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3666           begin
3667               dm_final 	<= 3'b000;
           <font color = "green">        ==></font>
3668           end
3669           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3670           begin
3671               dm_final 	<= (^dm_buf[2:0]	=== 1'bx	|| !pwr_good_active_mode) ? 3'bxxx : dm_buf;
           <font color = "green">        ==></font>
3672           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3680           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3681           begin
3682               inp_dis_final 	<= 1'bx;
           <font color = "green">        ==></font>
3683           end
3684           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3685           begin
3686               inp_dis_final 	<= 1'b1;
           <font color = "green">        ==></font>
3687           end
3688           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3689           begin
3690               inp_dis_final 	<= (^inp_dis_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : inp_dis_buf;
           <font color = "green">        ==></font>
3691           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3699           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3700           begin
3701               vtrip_sel_final 	<= 1'bx;
           <font color = "green">        ==></font>
3702           end
3703           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3704           begin
3705               vtrip_sel_final 	<= 1'b0;
           <font color = "green">        ==></font>
3706           end
3707           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3708           begin
3709               vtrip_sel_final 	<= (^vtrip_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : vtrip_sel_buf;
           <font color = "green">        ==></font>
3710           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3718           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3719           begin
3720               ib_mode_sel_final 	<= 1'bx;
           <font color = "green">        ==></font>
3721           end
3722           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3723           begin
3724               ib_mode_sel_final 	<= 1'b0;
           <font color = "green">        ==></font>
3725           end
3726           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3727           begin
3728               ib_mode_sel_final 	<= (^ib_mode_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : ib_mode_sel_buf;
           <font color = "green">        ==></font>
3729           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3737           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3738           begin
3739               slow_final 	<= 1'bx;
           <font color = "green">        ==></font>
3740           end
3741           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3742           begin
3743               slow_final 	<= 1'b0;
           <font color = "green">        ==></font>
3744           end
3745           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3746           begin
3747               slow_final 	<= (^slow_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : slow_buf;
           <font color = "green">        ==></font>
3748           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3756           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3757           begin
3758               hld_ovr_final 	<= 1'bx;
           <font color = "green">        ==></font>
3759           end
3760           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3761           begin
3762               hld_ovr_final 	<= 1'b0;
           <font color = "green">        ==></font>
3763           end
3764           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3765           begin
3766               hld_ovr_final 	<= (^hld_ovr_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : hld_ovr_buf;
           <font color = "green">        ==></font>
3767           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3775           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && (^hld_h_n_buf===1'bx || (hld_h_n_buf===0 && hld_ovr_final===1'bx) || (hld_h_n_buf===1 && hld_ovr_final===1'bx))))
               <font color = "green">-1-</font>  
3776           begin
3777               oe_n_final 	<= 1'bx;
           <font color = "green">        ==></font>
3778           end
3779           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3780           begin
3781               oe_n_final 	<= 1'b1;
           <font color = "green">        ==></font>
3782           end
3783           else if (hld_h_n_buf===1 || hld_ovr_final===1)
                    <font color = "red">-3-</font>  
3784           begin
3785               oe_n_final  	<= (^oe_n_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : oe_n_buf;
           <font color = "green">        ==></font>
3786           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3794           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && (^hld_h_n_buf===1'bx ||(hld_h_n_buf===0 &&  hld_ovr_final===1'bx || (hld_h_n_buf===1 && hld_ovr_final===1'bx)))))
               <font color = "green">-1-</font>  
3795           begin
3796               out_final 	<= 1'bx;
           <font color = "green">        ==></font>
3797           end
3798           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3799           begin
3800               out_final 	<= 1'b1;
           <font color = "green">        ==></font>
3801           end
3802           else if (hld_h_n_buf===1 || hld_ovr_final===1)
                    <font color = "red">-3-</font>  
3803           begin
3804               out_final  	<= (^out_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : out_buf;
           <font color = "green">        ==></font>
3805           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3813           if (x_on_analog_en_vdda ===1 )
               <font color = "green">-1-</font>  
3814           begin
3815               analog_en_vdda <= 1'bx;
           <font color = "green">        ==></font>
3816           end
3817           else if ( zero_on_analog_en_vdda ===1 )
                    <font color = "green">-2-</font>  
3818           begin
3819               analog_en_vdda <= 1'b0;
           <font color = "green">        ==></font>
3820           end
3821           else if (x_on_analog_en_vdda !==1 && zero_on_analog_en_vdda !==1)
                    <font color = "red">-3-</font>  
3822           begin
3823               analog_en_vdda <= ANALOG_EN;
           <font color = "green">        ==></font>
3824           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3825           if (x_on_analog_en_vddio_q  ===1 )
               <font color = "green">-1-</font>  
3826           begin
3827               analog_en_vddio_q  <= 1'bx;
           <font color = "green">        ==></font>
3828           end
3829           else if ( zero_on_analog_en_vddio_q ===1 )
                    <font color = "green">-2-</font>  
3830           begin
3831               analog_en_vddio_q  <= 1'b0;
           <font color = "green">        ==></font>
3832           end
3833           else if ( x_on_analog_en_vddio_q !==1 && zero_on_analog_en_vddio_q !==1)
                    <font color = "red">-3-</font>  
3834           begin
3835               analog_en_vddio_q  <= ANALOG_EN;
           <font color = "green">        ==></font>
3836           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3837           if (x_on_analog_en_vswitch  ===1 )
               <font color = "green">-1-</font>  
3838           begin
3839               analog_en_vswitch  <= 1'bx;
           <font color = "green">        ==></font>
3840           end
3841           else if ( zero_on_analog_en_vswitch ===1 )
                    <font color = "red">-2-</font>  
3842           begin
3843               analog_en_vswitch  <= 1'b0;
           <font color = "green">        ==></font>
3844           end
3845           else if (x_on_analog_en_vswitch !==1 && zero_on_analog_en_vswitch !==1)
                    <font color = "red">-3-</font>  
3846           begin
3847               analog_en_vswitch  <= ANALOG_EN;
           <font color = "red">        ==></font>
3848           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3849           if ( (analog_en_vswitch ===1'bx && analog_en_vdda ===1'bx) || (analog_en_vswitch ===1'bx && analog_en_vddio_q ===1'bx) || (analog_en_vddio_q ===1'bx && analog_en_vdda ===1'bx ) )
               <font color = "green">-1-</font>  
3850           begin
3851               analog_en_final  <= 1'bx;
           <font color = "green">        ==></font>
3852           end
3853           else if (analog_en_vdda ===1'bx && (analog_en_vddio_q ===1 ||analog_en_vswitch===1 ))
                    <font color = "red">-2-</font>  
3854           begin
3855               analog_en_final  <= 1'bx;
           <font color = "red">        ==></font>
3856           end
3857           else if (analog_en_vddio_q ===1'bx && (analog_en_vdda ===1 ||analog_en_vswitch===1 ))
                    <font color = "red">-3-</font>  
3858           begin
3859               analog_en_final  <= 1'bx;
           <font color = "red">        ==></font>
3860           end
3861           else if (analog_en_vswitch===1'bx && (analog_en_vdda ===1 || analog_en_vddio_q ===1 ))
                    <font color = "red">-4-</font>  
3862           begin
3863               analog_en_final  <= 1'bx;
           <font color = "red">        ==></font>
3864           end
3865           else if ((analog_en_vdda ===0 && analog_en_vddio_q ===0 )|| (analog_en_vdda ===0 && analog_en_vswitch===0 ) ||  (analog_en_vddio_q ===0 && analog_en_vswitch===0 ))
                    <font color = "green">-5-</font>  
3866           begin
3867               analog_en_final  <=0;
           <font color = "green">        ==></font>
3868           end
3869           else if (analog_en_vdda ===1 && analog_en_vddio_q ===1 &&  analog_en_vswitch ===1)
                    <font color = "red">-6-</font>  
3870           begin
3871               analog_en_final  <=1;
           <font color = "red">        ==></font>
3872           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3914           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3915           begin
3916               if (error_enable_vddio===1)
                   <font color = "red">-2-</font>  
3917               begin
3918                   msg_count_pad = msg_count_pad + 1;
3919                   ->event_error_enable_vddio;
3920                   if (msg_count_pad <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3921                   begin
3922                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 :  Enable_h (= %b) and ENABLE_VDDIO (= %b) are complement of each \other. This is an illegal combination as ENABLE_VDDIO and ENABLE_H are the same input signals IN different power \domains %m", ENABLE_H, ENABLE_VDDIO, $stime);
           <font color = "red">                ==></font>
3923                   end
3924                   else
3925                       if (msg_count_pad == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3926                       begin
3927                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3928                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3929               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3930           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3936           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3937           begin
3938               if (error_vdda===1)
                   <font color = "red">-2-</font>  
3939               begin
3940                   msg_count_pad1 = msg_count_pad1 + 1;
3941                   ->event_error_vdda;
3942                   if (msg_count_pad1 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3943                   begin
3944                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H (= %b) cannot be 1 when VDDA (= %b) and VDDIO_Q (= %b) %m",ENABLE_VDDA_H, VDDA,VDDIO_Q,$stime);
           <font color = "red">                ==></font>
3945                   end
3946                   else
3947                       if (msg_count_pad1 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3948                       begin
3949                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3950                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3951               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3952           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3958           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3959           begin
3960               if (error_vdda2===1)
                   <font color = "red">-2-</font>  
3961               begin
3962                   msg_count_pad2 = msg_count_pad2 + 1;
3963                   ->event_error_vdda2;
3964                   if (msg_count_pad2 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3965                   begin
3966                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b)   %m",ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);
           <font color = "red">                ==></font>
3967                   end
3968                   else
3969                       if (msg_count_pad2 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3970                       begin
3971                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3972                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3973               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3974           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3980           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3981           begin
3982               if (error_vdda3===1)
                   <font color = "red">-2-</font>  
3983               begin
3984                   msg_count_pad3 = msg_count_pad3 + 1;
3985                   ->event_error_vdda3;
3986                   if (msg_count_pad3 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3987                   begin
3988                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD (= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b) and hld_h_n_buf (= %b) %m",VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);
           <font color = "red">                ==></font>
3989                   end
3990                   else
3991                       if (msg_count_pad3 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3992                       begin
3993                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3994                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3995               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3996           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4002           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4003           begin
4004               if (error_vswitch1===1)
                   <font color = "red">-2-</font>  
4005               begin
4006                   msg_count_pad4 = msg_count_pad4 + 1;
4007                   ->event_error_vswitch1;
4008                   if (msg_count_pad4 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4009                   begin
4010                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) & VSWITCH(= %b) %m",ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);
           <font color = "red">                ==></font>
4011                   end
4012                   else
4013                       if (msg_count_pad4 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4014                       begin
4015                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4016                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4017               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4018           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4024           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4025           begin
4026               if (error_vswitch2===1)
                   <font color = "red">-2-</font>  
4027               begin
4028                   msg_count_pad5 = msg_count_pad5 + 1;
4029                   ->event_error_vswitch2;
4030                   if (msg_count_pad5 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4031                   begin
4032                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b)  & VCCD(= %b) %m",ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,VCCD,$stime);
           <font color = "red">                ==></font>
4033                   end
4034                   else
4035                       if (msg_count_pad5 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4036                       begin
4037                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4038                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4039               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4040           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4046           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4047           begin
4048               if (error_vswitch3===1)
                   <font color = "red">-2-</font>  
4049               begin
4050                   msg_count_pad6 = msg_count_pad6 + 1;
4051                   ->event_error_vswitch3;
4052                   if (msg_count_pad6 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4053                   begin
4054                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) & VSWITCH(= %b) %m",ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);
           <font color = "red">                ==></font>
4055                   end
4056                   else
4057                       if (msg_count_pad6 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4058                       begin
4059                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4060                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4061               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4062           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4068           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4069           begin
4070               if (error_vswitch4===1)
                   <font color = "red">-2-</font>  
4071               begin
4072                   msg_count_pad7 = msg_count_pad7 + 1;
4073                   ->event_error_vswitch4;
4074                   if (msg_count_pad7 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4075                   begin
4076                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) & VSWITCH(= %b) %m",ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);
           <font color = "red">                ==></font>
4077                   end
4078                   else
4079                       if (msg_count_pad7 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4080                       begin
4081                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4082                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4083               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4084           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4090           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4091           begin
4092               if (error_vswitch5===1)
                   <font color = "red">-2-</font>  
4093               begin
4094                   msg_count_pad8 = msg_count_pad8 + 1;
4095                   ->event_error_vswitch5;
4096                   if (msg_count_pad8 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4097                   begin
4098                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b) %m",ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);
           <font color = "red">                ==></font>
4099                   end
4100                   else
4101                       if (msg_count_pad8 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4102                       begin
4103                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4104                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4105               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4106           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4112           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4113           begin
4114               if (error_vddio_q1===1)
                   <font color = "red">-2-</font>  
4115               begin
4116                   msg_count_pad9 = msg_count_pad9 + 1;
4117                   ->event_error_vddio_q1;
4118                   if (msg_count_pad9 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4119                   begin
4120                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD(= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) and hld_h_n_buf (= %b)  %m",VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);
           <font color = "red">                ==></font>
4121                   end
4122                   else
4123                       if (msg_count_pad9 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4124                       begin
4125                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4126                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4127               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4128           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4134           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4135           begin
4136               if (error_vddio_q2===1)
                   <font color = "red">-2-</font>  
4137               begin
4138                   msg_count_pad10 = msg_count_pad10 + 1;
4139                   ->event_error_vddio_q2;
4140                   if (msg_count_pad10 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4141                   begin
4142                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) , hld_h_n_buf (= %b) && VCCD (= %b) %m",ANALOG_EN, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);
           <font color = "red">                ==></font>
4143                   end
4144                   else
4145                       if (msg_count_pad10 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4146                       begin
4147                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4148                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4149               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4150           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4156           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4157           begin
4158               if (error_supply_good===1)
                   <font color = "red">-2-</font>  
4159               begin
4160                   msg_count_pad11 = msg_count_pad11 + 1;
4161                   ->event_error_supply_good;
4162                   if (msg_count_pad11 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4163                   begin
4164                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m",ENABLE_VSWITCH_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);
           <font color = "red">                ==></font>
4165                   end
4166                   else
4167                       if (msg_count_pad11 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4168                       begin
4169                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4170                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4171               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4172           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4178           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4179           begin
4180               if (error_vdda_vddioq_vswitch2===1)
                   <font color = "red">-2-</font>  
4181               begin
4182                   msg_count_pad12 = msg_count_pad12 + 1;
4183                   ->event_error_vdda_vddioq_vswitch2;
4184                   if (msg_count_pad12 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4185                   begin
4186                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m",ENABLE_VDDA_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);
           <font color = "red">                ==></font>
4187                   end
4188                   else
4189                       if (msg_count_pad12 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4190                       begin
4191                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4192                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4193               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4194           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1650'>
<a name="inst_tag_1650_Line"></a>
<b>Line Coverage for Instance : <a href="mod17_4.html#inst_tag_1650" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[6].gpiov2_base</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>220</td><td>120</td><td>54.55</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>3599</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>3600</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3603</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3661</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3676</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3680</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3695</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3699</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3714</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3718</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3733</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3737</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3752</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3756</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3771</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3775</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3790</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3794</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3809</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>3813</td><td>30</td><td>24</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>3890</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3914</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3936</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3958</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3980</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4002</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4024</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4046</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4068</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4090</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4112</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4134</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4156</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4178</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
3598                    integer slow_1_delay,slow_0_delay,slow_delay;
3599       1/1          initial slow_1_delay = SLOW_1_DELAY;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3600       1/1          initial slow_0_delay = SLOW_0_DELAY;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3601                    always @(*)
3602                    begin
3603       1/1              if (SLOW===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3604       1/1                  slow_delay = slow_1_delay;
           Tests:       <span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_0011">T13</span>&nbsp;
3605                        else
3606       1/1                  slow_delay = slow_0_delay;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3607                    end
3608                    bufif1 (pull1, strong0) #slow_delay dm2 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b010));
3609                    bufif1 (strong1, pull0) #slow_delay dm3 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b011));
3610                    bufif1 (highz1, strong0) #slow_delay dm4 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b100));
3611                    bufif1 (strong1, highz0) #slow_delay dm5 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b101));
3612                    bufif1 (strong1, strong0) #slow_delay dm6 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b110));
3613                    bufif1 (pull1, pull0)  #slow_delay dm7 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b111));
3614                    tran pad_esd_1 (PAD,PAD_A_NOESD_H);
3615                    tran pad_esd_2 (PAD,PAD_A_ESD_0_H);
3616                    tran pad_esd_3 (PAD,PAD_A_ESD_1_H);
3617                    wire x_on_in_hv  =  (ENABLE_H===0  &amp;&amp; ^ENABLE_INP_H===1'bx)
3618                         || (inp_dis_final===1'bx  &amp;&amp; ^dm_final[2:0]!==1'bx &amp;&amp; dm_final !== 3'b000)
3619                         || (^ENABLE_H===1'bx)
3620                         || (inp_dis_final===0 	       	&amp;&amp; ^dm_final[2:0] === 1'bx)
3621                         || (ib_mode_sel_final===1'bx  	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000)
3622                         || (^ENABLE_VDDIO===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000	&amp;&amp; ib_mode_sel_final===1'b1)
3623                         || (vtrip_sel_final===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000	&amp;&amp; ib_mode_sel_final===1'b0);
3624                    wire x_on_in_lv  =  (ENABLE_H===0  &amp;&amp; ^ENABLE_INP_H===1'bx)
3625                         || (inp_dis_final===1'bx  &amp;&amp; ^dm_final[2:0]!==1'bx &amp;&amp; dm_final !== 3'b000)
3626                         || (ENABLE_H===0  &amp;&amp; ^ENABLE_VDDIO===1'bx)
3627                         || (^ENABLE_H===1'bx)
3628                         || (inp_dis_final===0 	       	&amp;&amp; ^dm_final[2:0] === 1'bx)
3629                         || (ib_mode_sel_final===1'bx  	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000)
3630                         || (^ENABLE_VDDIO===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000)
3631                         || (vtrip_sel_final===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000	&amp;&amp; ib_mode_sel_final===1'b0);
3632                    wire disable_inp_buff = ENABLE_H===1 ? (dm_final===3'b000 || inp_dis_final===1) : ENABLE_INP_H===0;
3633                    assign IN_H = (x_on_in_hv===1 || pwr_good_inpbuff_hv===0) ? 1'bx : (disable_inp_buff===1 ? 0 : (^PAD===1'bx ? 1'bx : PAD));
3634                    wire disable_inp_buff_lv = ENABLE_H===1 ? (dm_final===3'b000 || inp_dis_final===1) : ENABLE_VDDIO===0;
3635                    assign IN =   (x_on_in_lv===1 || pwr_good_inpbuff_lv===0 ) ? 1'bx : (disable_inp_buff_lv===1 ? 0 : (^PAD===1'bx ? 1'bx : PAD));
3636                    assign TIE_HI_ESD = VDDIO===1'b1 ? 1'b1 : 1'bx;
3637                    assign TIE_LO_ESD = VSSIO===1'b0 ? 1'b0 : 1'bx;
3638                    wire functional_mode_amux = (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_analog_en_vswitch ===1 );
3639                    wire x_on_analog_en_vdda = (pwr_good_analog_en_vdda !==1
3640                                                || (functional_mode_amux ==1 &amp;&amp; (ENABLE_H !==0 &amp;&amp; ^hld_h_n_buf === 1'bx) || (hld_h_n_buf!== 0 &amp;&amp; ^ENABLE_H=== 1'bx) || pwr_good_amux_vccd !==1 )
3641                                                || (functional_mode_amux ==1 &amp;&amp; (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ^ANALOG_EN === 1'bx &amp;&amp; ENABLE_VDDA_H ===1 &amp;&amp; ENABLE_VSWITCH_H===1 ) || (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ANALOG_EN ===0 &amp;&amp; ^ENABLE_VDDA_H ===1'bx) ));
3642                    wire zero_on_analog_en_vdda = ( (pwr_good_analog_en_vdda ===1 &amp;&amp; ENABLE_VDDA_H ===0)
3643                                                    || (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; hld_h_n_buf===0)
3644                                                    || (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; ENABLE_H===0)
3645                                                    ||  (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_amux_vccd &amp;&amp; ANALOG_EN===0) );
3646                    wire x_on_analog_en_vddio_q =  ( pwr_good_analog_en_vddio_q !==1
3647                                                     || (functional_mode_amux ==1 &amp;&amp; (ENABLE_H !==0 &amp;&amp; ^hld_h_n_buf === 1'bx) || (hld_h_n_buf!== 0 &amp;&amp; ^ENABLE_H=== 1'bx) || pwr_good_amux_vccd !==1 )
3648                                                     || (functional_mode_amux ==1 &amp;&amp; (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ^ANALOG_EN === 1'bx &amp;&amp; ENABLE_VDDA_H ===1 &amp;&amp; ENABLE_VSWITCH_H===1 ) ));
3649                    wire zero_on_analog_en_vddio_q =  ( (pwr_good_analog_en_vddio_q ===1 &amp;&amp; hld_h_n_buf===0)
3650                                                        || (pwr_good_analog_en_vddio_q ===1 &amp;&amp; ENABLE_H===0)
3651                                                        ||  (pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_amux_vccd &amp;&amp; ANALOG_EN===0) );
3652                    wire x_on_analog_en_vswitch = (pwr_good_analog_en_vswitch !==1
3653                                                   || (functional_mode_amux ==1 &amp;&amp; (ENABLE_H !==0 &amp;&amp; ^hld_h_n_buf === 1'bx) || (hld_h_n_buf!== 0 &amp;&amp; ^ENABLE_H=== 1'bx) || pwr_good_amux_vccd !==1 )
3654                                                   || (functional_mode_amux ==1 &amp;&amp; (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ^ANALOG_EN === 1'bx &amp;&amp; ENABLE_VDDA_H ===1 &amp;&amp; ENABLE_VSWITCH_H===1 ) || (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ANALOG_EN ===0 &amp;&amp; ^ENABLE_VSWITCH_H ===1'bx) ));
3655                    wire  zero_on_analog_en_vswitch =   ( (pwr_good_analog_en_vswitch ===1 &amp;&amp; ENABLE_VSWITCH_H ===0)
3656                                                          || (pwr_good_analog_en_vswitch ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; hld_h_n_buf===0)
3657                                                          || (pwr_good_analog_en_vswitch ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; ENABLE_H===0)
3658                                                          ||  (pwr_good_analog_en_vswitch ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_amux_vccd &amp;&amp; ANALOG_EN===0) );
3659                    always @(*)
3660                    begin : LATCH_dm
3661       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3662                        begin
3663       1/1                  dm_final 	&lt;= 3'bxxx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3664                        end
3665       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3666                        begin
3667       1/1                  dm_final 	&lt;= 3'b000;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3668                        end
3669       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3670                        begin
3671       1/1                  dm_final 	&lt;= (^dm_buf[2:0]	=== 1'bx	|| !pwr_good_active_mode) ? 3'bxxx : dm_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3672                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3673                    end
3674                    always @(notifier_enable_h or notifier_dm)
3675                    begin
3676       <font color = "red">0/2     ==>      disable LATCH_dm; dm_final &lt;= 3'bxxx;</font>
3677                    end
3678                    always @(*)
3679                    begin : LATCH_inp_dis
3680       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3681                        begin
3682       1/1                  inp_dis_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3683                        end
3684       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3685                        begin
3686       1/1                  inp_dis_final 	&lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3687                        end
3688       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3689                        begin
3690       1/1                  inp_dis_final 	&lt;= (^inp_dis_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : inp_dis_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3691                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3692                    end
3693                    always @(notifier_enable_h or notifier_inp_dis)
3694                    begin
3695       <font color = "red">0/2     ==>      disable LATCH_inp_dis; inp_dis_final &lt;= 1'bx;</font>
3696                    end
3697                    always @(*)
3698                    begin : LATCH_vtrip_sel
3699       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3700                        begin
3701       1/1                  vtrip_sel_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3702                        end
3703       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3704                        begin
3705       1/1                  vtrip_sel_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3706                        end
3707       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3708                        begin
3709       1/1                  vtrip_sel_final 	&lt;= (^vtrip_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : vtrip_sel_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3710                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3711                    end
3712                    always @(notifier_enable_h or notifier_vtrip_sel)
3713                    begin
3714       <font color = "red">0/2     ==>      disable LATCH_vtrip_sel; vtrip_sel_final &lt;= 1'bx;</font>
3715                    end
3716                    always @(*)
3717                    begin : LATCH_ib_mode_sel
3718       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3719                        begin
3720       1/1                  ib_mode_sel_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3721                        end
3722       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3723                        begin
3724       1/1                  ib_mode_sel_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3725                        end
3726       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3727                        begin
3728       1/1                  ib_mode_sel_final 	&lt;= (^ib_mode_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : ib_mode_sel_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3729                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3730                    end
3731                    always @(notifier_enable_h or notifier_ib_mode_sel)
3732                    begin
3733       <font color = "red">0/2     ==>      disable LATCH_ib_mode_sel; ib_mode_sel_final &lt;= 1'bx;</font>
3734                    end
3735                    always @(*)
3736                    begin : LATCH_slow
3737       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3738                        begin
3739       1/1                  slow_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3740                        end
3741       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3742                        begin
3743       1/1                  slow_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3744                        end
3745       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3746                        begin
3747       1/1                  slow_final 	&lt;= (^slow_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : slow_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3748                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3749                    end
3750                    always @(notifier_enable_h or notifier_slow)
3751                    begin
3752       <font color = "red">0/2     ==>      disable LATCH_slow; slow_final &lt;= 1'bx;</font>
3753                    end
3754                    always @(*)
3755                    begin : LATCH_hld_ovr
3756       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3757                        begin
3758       1/1                  hld_ovr_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3759                        end
3760       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3761                        begin
3762       1/1                  hld_ovr_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3763                        end
3764       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3765                        begin
3766       1/1                  hld_ovr_final 	&lt;= (^hld_ovr_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : hld_ovr_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3767                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3768                    end
3769                    always @(notifier_enable_h or notifier_hld_ovr)
3770                    begin
3771       <font color = "red">0/2     ==>      disable LATCH_hld_ovr; hld_ovr_final &lt;= 1'bx;</font>
3772                    end
3773                    always @(*)
3774                    begin : LATCH_oe_n
3775       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; (^hld_h_n_buf===1'bx || (hld_h_n_buf===0 &amp;&amp; hld_ovr_final===1'bx) || (hld_h_n_buf===1 &amp;&amp; hld_ovr_final===1'bx))))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3776                        begin
3777       1/1                  oe_n_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3778                        end
3779       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3780                        begin
3781       1/1                  oe_n_final 	&lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3782                        end
3783       1/1              else if (hld_h_n_buf===1 || hld_ovr_final===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3784                        begin
3785       1/1                  oe_n_final  	&lt;= (^oe_n_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : oe_n_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3786                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3787                    end
3788                    always @(notifier_enable_h or notifier_oe_n)
3789                    begin
3790       <font color = "red">0/2     ==>      disable LATCH_oe_n; oe_n_final &lt;= 1'bx;</font>
3791                    end
3792                    always @(*)
3793                    begin : LATCH_out
3794       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; (^hld_h_n_buf===1'bx ||(hld_h_n_buf===0 &amp;&amp;  hld_ovr_final===1'bx || (hld_h_n_buf===1 &amp;&amp; hld_ovr_final===1'bx)))))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3795                        begin
3796       1/1                  out_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3797                        end
3798       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3799                        begin
3800       1/1                  out_final 	&lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3801                        end
3802       1/1              else if (hld_h_n_buf===1 || hld_ovr_final===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3803                        begin
3804       1/1                  out_final  	&lt;= (^out_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : out_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3805                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3806                    end
3807                    always @(notifier_enable_h or notifier_out)
3808                    begin
3809       <font color = "red">0/2     ==>      disable LATCH_out; out_final &lt;= 1'bx;</font>
3810                    end
3811                    always @(*)
3812                    begin
3813       1/1              if (x_on_analog_en_vdda ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3814                        begin
3815       1/1                  analog_en_vdda &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3816                        end
3817       1/1              else if ( zero_on_analog_en_vdda ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3818                        begin
3819       1/1                  analog_en_vdda &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3820                        end
3821       1/1              else if (x_on_analog_en_vdda !==1 &amp;&amp; zero_on_analog_en_vdda !==1)
           Tests:       <span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;<span title = "compilation/simv/serial_shifting_10">T18</span>&nbsp;
3822                        begin
3823       1/1                  analog_en_vdda &lt;= ANALOG_EN;
           Tests:       <span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;<span title = "compilation/simv/serial_shifting_10">T18</span>&nbsp;
3824                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3825       1/1              if (x_on_analog_en_vddio_q  ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3826                        begin
3827       1/1                  analog_en_vddio_q  &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3828                        end
3829       1/1              else if ( zero_on_analog_en_vddio_q ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3830                        begin
3831       1/1                  analog_en_vddio_q  &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3832                        end
3833       1/1              else if ( x_on_analog_en_vddio_q !==1 &amp;&amp; zero_on_analog_en_vddio_q !==1)
           Tests:       <span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;<span title = "compilation/simv/serial_shifting_10">T18</span>&nbsp;
3834                        begin
3835       1/1                  analog_en_vddio_q  &lt;= ANALOG_EN;
           Tests:       <span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;<span title = "compilation/simv/serial_shifting_10">T18</span>&nbsp;
3836                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3837       1/1              if (x_on_analog_en_vswitch  ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3838                        begin
3839       1/1                  analog_en_vswitch  &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3840                        end
3841       1/1              else if ( zero_on_analog_en_vswitch ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3842                        begin
3843       1/1                  analog_en_vswitch  &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3844                        end
3845       <font color = "red">0/1     ==>      else if (x_on_analog_en_vswitch !==1 &amp;&amp; zero_on_analog_en_vswitch !==1)</font>
3846                        begin
3847       <font color = "red">0/1     ==>          analog_en_vswitch  &lt;= ANALOG_EN;</font>
3848                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3849       1/1              if ( (analog_en_vswitch ===1'bx &amp;&amp; analog_en_vdda ===1'bx) || (analog_en_vswitch ===1'bx &amp;&amp; analog_en_vddio_q ===1'bx) || (analog_en_vddio_q ===1'bx &amp;&amp; analog_en_vdda ===1'bx ) )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3850                        begin
3851       1/1                  analog_en_final  &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3852                        end
3853       1/1              else if (analog_en_vdda ===1'bx &amp;&amp; (analog_en_vddio_q ===1 ||analog_en_vswitch===1 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3854                        begin
3855       <font color = "red">0/1     ==>          analog_en_final  &lt;= 1'bx;</font>
3856                        end
3857       1/1              else if (analog_en_vddio_q ===1'bx &amp;&amp; (analog_en_vdda ===1 ||analog_en_vswitch===1 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3858                        begin
3859       <font color = "red">0/1     ==>          analog_en_final  &lt;= 1'bx;</font>
3860                        end
3861       1/1              else if (analog_en_vswitch===1'bx &amp;&amp; (analog_en_vdda ===1 || analog_en_vddio_q ===1 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3862                        begin
3863       <font color = "red">0/1     ==>          analog_en_final  &lt;= 1'bx;</font>
3864                        end
3865       1/1              else if ((analog_en_vdda ===0 &amp;&amp; analog_en_vddio_q ===0 )|| (analog_en_vdda ===0 &amp;&amp; analog_en_vswitch===0 ) ||  (analog_en_vddio_q ===0 &amp;&amp; analog_en_vswitch===0 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3866                        begin
3867       1/1                  analog_en_final  &lt;=0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3868                        end
3869       1/1              else if (analog_en_vdda ===1 &amp;&amp; analog_en_vddio_q ===1 &amp;&amp;  analog_en_vswitch ===1)
           Tests:       <span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;<span title = "compilation/simv/serial_shifting_10">T18</span>&nbsp;
3870                        begin
3871       <font color = "red">0/1     ==>          analog_en_final  &lt;=1;</font>
3872                        end
                        MISSING_ELSE
3873                    end
3874                    wire [2:0] amux_select = {ANALOG_SEL, ANALOG_POL, out_buf};
3875                    wire invalid_controls_amux = 	(analog_en_final===1'bx &amp;&amp; inp_dis_final===1)
3876                         || !pwr_good_amux
3877                         || (analog_en_final===1 &amp;&amp; ^amux_select[2:0] === 1'bx &amp;&amp; inp_dis_final===1);
3878                    wire enable_pad_amuxbus_a = invalid_controls_amux  ? 1'bx : (amux_select===3'b001 || amux_select===3'b010) &amp;&amp; (analog_en_final===1);
3879                    wire enable_pad_amuxbus_b = invalid_controls_amux  ? 1'bx : (amux_select===3'b101 || amux_select===3'b110) &amp;&amp; (analog_en_final===1);
3880                    wire enable_pad_vssio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b100 || amux_select===3'b000) &amp;&amp; (analog_en_final===1);
3881                    wire enable_pad_vddio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b011 || amux_select===3'b111) &amp;&amp; (analog_en_final===1);
3882                    tranif1 pad_amuxbus_a 	(PAD, AMUXBUS_A, enable_pad_amuxbus_a);
3883                    tranif1 pad_amuxbus_b 	(PAD, AMUXBUS_B, enable_pad_amuxbus_b);
3884                    bufif1 pad_vddio_q	(PAD, VDDIO_Q,   enable_pad_vddio_q);
3885                    bufif1 pad_vssio_q   	(PAD, VSSIO_Q,   enable_pad_vssio_q);
3886                    reg dis_err_msgs;
3887                    integer msg_count_pad,msg_count_pad1,msg_count_pad2,msg_count_pad3,msg_count_pad4,msg_count_pad5,msg_count_pad6,msg_count_pad7,msg_count_pad8,msg_count_pad9,msg_count_pad10,msg_count_pad11,msg_count_pad12;
3888                    initial
3889                    begin
3890       1/1              dis_err_msgs = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3891       1/1              msg_count_pad  = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3892       1/1              msg_count_pad1 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3893       1/1              msg_count_pad2 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3894       1/1              msg_count_pad3 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3895       1/1              msg_count_pad4 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3896       1/1              msg_count_pad5 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3897       1/1              msg_count_pad6 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3898       1/1              msg_count_pad7 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3899       1/1              msg_count_pad8 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3900       1/1              msg_count_pad9 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3901       1/1              msg_count_pad10 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3902       1/1              msg_count_pad11 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3903       1/1              msg_count_pad12  = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3904                    `ifdef SKY130_FD_IO_TOP_GPIOV2_DIS_ERR_MSGS
3905                    `else
3906       2/2              #1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp; | <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3907       1/1              dis_err_msgs = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3908                    `endif
3909                    end
3910                    wire #100 error_enable_vddio = (ENABLE_VDDIO===0 &amp;&amp; ENABLE_H===1);
3911                    event event_error_enable_vddio;
3912                    always @(error_enable_vddio)
3913                    begin
3914       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3915                        begin
3916       1/1                  if (error_enable_vddio===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3917                            begin
3918       <font color = "red">0/1     ==>              msg_count_pad = msg_count_pad + 1;</font>
3919       <font color = "red">0/1     ==>              -&gt;event_error_enable_vddio;</font>
3920       <font color = "red">0/1     ==>              if (msg_count_pad &lt;= MAX_WARNING_COUNT)</font>
3921                                begin
3922       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 :  Enable_h (= %b) and ENABLE_VDDIO (= %b) are complement of each \other. This is an illegal combination as ENABLE_VDDIO and ENABLE_H are the same input signals IN different power \domains %m&quot;, ENABLE_H, ENABLE_VDDIO, $stime);</font>
3923                                end
3924                                else
3925       <font color = "red">0/1     ==>                  if (msg_count_pad == MAX_WARNING_COUNT+1)</font>
3926                                    begin
3927       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3928                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3929                            end
                        MISSING_ELSE
3930                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3931                    end
3932                    wire #100 error_vdda = ( VDDA===1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; ENABLE_VDDA_H===1 );
3933                    event event_error_vdda;
3934                    always @(error_vdda)
3935                    begin
3936       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3937                        begin
3938       1/1                  if (error_vdda===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3939                            begin
3940       <font color = "red">0/1     ==>              msg_count_pad1 = msg_count_pad1 + 1;</font>
3941       <font color = "red">0/1     ==>              -&gt;event_error_vdda;</font>
3942       <font color = "red">0/1     ==>              if (msg_count_pad1 &lt;= MAX_WARNING_COUNT)</font>
3943                                begin
3944       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H (= %b) cannot be 1 when VDDA (= %b) and VDDIO_Q (= %b) %m&quot;,ENABLE_VDDA_H, VDDA,VDDIO_Q,$stime);</font>
3945                                end
3946                                else
3947       <font color = "red">0/1     ==>                  if (msg_count_pad1 == MAX_WARNING_COUNT+1)</font>
3948                                    begin
3949       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3950                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3951                            end
                        MISSING_ELSE
3952                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3953                    end
3954                    wire #100 error_vdda2 = ( VDDA===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H===1 &amp;&amp; hld_h_n_buf ===1  &amp;&amp;  VCCD===1 &amp;&amp; ANALOG_EN ===1 );
3955                    event event_error_vdda2;
3956                    always @(error_vdda2)
3957                    begin
3958       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3959                        begin
3960       1/1                  if (error_vdda2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3961                            begin
3962       <font color = "red">0/1     ==>              msg_count_pad2 = msg_count_pad2 + 1;</font>
3963       <font color = "red">0/1     ==>              -&gt;event_error_vdda2;</font>
3964       <font color = "red">0/1     ==>              if (msg_count_pad2 &lt;= MAX_WARNING_COUNT)</font>
3965                                begin
3966       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b)   %m&quot;,ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);</font>
3967                                end
3968                                else
3969       <font color = "red">0/1     ==>                  if (msg_count_pad2 == MAX_WARNING_COUNT+1)</font>
3970                                    begin
3971       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3972                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3973                            end
                        MISSING_ELSE
3974                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3975                    end
3976                    wire #100 error_vdda3 =  ( VDDA===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H===1 &amp;&amp; hld_h_n_buf ===1  &amp;&amp; VCCD !==1 );
3977                    event event_error_vdda3;
3978                    always @(error_vdda3)
3979                    begin
3980       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3981                        begin
3982       1/1                  if (error_vdda3===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3983                            begin
3984       <font color = "red">0/1     ==>              msg_count_pad3 = msg_count_pad3 + 1;</font>
3985       <font color = "red">0/1     ==>              -&gt;event_error_vdda3;</font>
3986       <font color = "red">0/1     ==>              if (msg_count_pad3 &lt;= MAX_WARNING_COUNT)</font>
3987                                begin
3988       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD (= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b) and hld_h_n_buf (= %b) %m&quot;,VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);</font>
3989                                end
3990                                else
3991       <font color = "red">0/1     ==>                  if (msg_count_pad3 == MAX_WARNING_COUNT+1)</font>
3992                                    begin
3993       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3994                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3995                            end
                        MISSING_ELSE
3996                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3997                    end
3998                    wire #100 error_vswitch1 =  (VDDA !==1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; VSWITCH ===1 &amp;&amp; (ENABLE_VSWITCH_H===1)) ;
3999                    event event_error_vswitch1;
4000                    always @(error_vswitch1)
4001                    begin
4002       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4003                        begin
4004       1/1                  if (error_vswitch1===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4005                            begin
4006       <font color = "red">0/1     ==>              msg_count_pad4 = msg_count_pad4 + 1;</font>
4007       <font color = "red">0/1     ==>              -&gt;event_error_vswitch1;</font>
4008       <font color = "red">0/1     ==>              if (msg_count_pad4 &lt;= MAX_WARNING_COUNT)</font>
4009                                begin
4010       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) &amp; VSWITCH(= %b) %m&quot;,ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);</font>
4011                                end
4012                                else
4013       <font color = "red">0/1     ==>                  if (msg_count_pad4 == MAX_WARNING_COUNT+1)</font>
4014                                    begin
4015       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4016                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4017                            end
                        MISSING_ELSE
4018                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4019                    end
4020                    wire #100 error_vswitch2 =   (VDDA !==1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; VSWITCH ===1 &amp;&amp; VCCD===1 &amp;&amp; ANALOG_EN===1);
4021                    event event_error_vswitch2;
4022                    always @(error_vswitch2)
4023                    begin
4024       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4025                        begin
4026       1/1                  if (error_vswitch2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4027                            begin
4028       <font color = "red">0/1     ==>              msg_count_pad5 = msg_count_pad5 + 1;</font>
4029       <font color = "red">0/1     ==>              -&gt;event_error_vswitch2;</font>
4030       <font color = "red">0/1     ==>              if (msg_count_pad5 &lt;= MAX_WARNING_COUNT)</font>
4031                                begin
4032       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b)  &amp; VCCD(= %b) %m&quot;,ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,VCCD,$stime);</font>
4033                                end
4034                                else
4035       <font color = "red">0/1     ==>                  if (msg_count_pad5 == MAX_WARNING_COUNT+1)</font>
4036                                    begin
4037       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4038                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4039                            end
                        MISSING_ELSE
4040                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4041                    end
4042                    wire #100 error_vswitch3 =   (VDDA ===1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_VSWITCH_H===1);
4043                    event event_error_vswitch3;
4044                    always @(error_vswitch3)
4045                    begin
4046       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4047                        begin
4048       1/1                  if (error_vswitch3===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4049                            begin
4050       <font color = "red">0/1     ==>              msg_count_pad6 = msg_count_pad6 + 1;</font>
4051       <font color = "red">0/1     ==>              -&gt;event_error_vswitch3;</font>
4052       <font color = "red">0/1     ==>              if (msg_count_pad6 &lt;= MAX_WARNING_COUNT)</font>
4053                                begin
4054       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) &amp; VSWITCH(= %b) %m&quot;,ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);</font>
4055                                end
4056                                else
4057       <font color = "red">0/1     ==>                  if (msg_count_pad6 == MAX_WARNING_COUNT+1)</font>
4058                                    begin
4059       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4060                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4061                            end
                        MISSING_ELSE
4062                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4063                    end
4064                    wire #100 error_vswitch4 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_VSWITCH_H===1);
4065                    event event_error_vswitch4;
4066                    always @(error_vswitch4)
4067                    begin
4068       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4069                        begin
4070       1/1                  if (error_vswitch4===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4071                            begin
4072       <font color = "red">0/1     ==>              msg_count_pad7 = msg_count_pad7 + 1;</font>
4073       <font color = "red">0/1     ==>              -&gt;event_error_vswitch4;</font>
4074       <font color = "red">0/1     ==>              if (msg_count_pad7 &lt;= MAX_WARNING_COUNT)</font>
4075                                begin
4076       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) &amp; VSWITCH(= %b) %m&quot;,ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);</font>
4077                                end
4078                                else
4079       <font color = "red">0/1     ==>                  if (msg_count_pad7 == MAX_WARNING_COUNT+1)</font>
4080                                    begin
4081       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4082                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4083                            end
                        MISSING_ELSE
4084                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4085                    end
4086                    wire #100 error_vswitch5 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp; ANALOG_EN===1);
4087                    event event_error_vswitch5;
4088                    always @(error_vswitch5)
4089                    begin
4090       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4091                        begin
4092       1/1                  if (error_vswitch5===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4093                            begin
4094       <font color = "red">0/1     ==>              msg_count_pad8 = msg_count_pad8 + 1;</font>
4095       <font color = "red">0/1     ==>              -&gt;event_error_vswitch5;</font>
4096       <font color = "red">0/1     ==>              if (msg_count_pad8 &lt;= MAX_WARNING_COUNT)</font>
4097                                begin
4098       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b) %m&quot;,ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);</font>
4099                                end
4100                                else
4101       <font color = "red">0/1     ==>                  if (msg_count_pad8 == MAX_WARNING_COUNT+1)</font>
4102                                    begin
4103       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4104                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4105                            end
                        MISSING_ELSE
4106                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4107                    end
4108                    wire #100 error_vddio_q1 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD!==1);
4109                    event event_error_vddio_q1;
4110                    always @(error_vddio_q1)
4111                    begin
4112       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4113                        begin
4114       1/1                  if (error_vddio_q1===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4115                            begin
4116       <font color = "red">0/1     ==>              msg_count_pad9 = msg_count_pad9 + 1;</font>
4117       <font color = "red">0/1     ==>              -&gt;event_error_vddio_q1;</font>
4118       <font color = "red">0/1     ==>              if (msg_count_pad9 &lt;= MAX_WARNING_COUNT)</font>
4119                                begin
4120       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD(= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) and hld_h_n_buf (= %b)  %m&quot;,VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);</font>
4121                                end
4122                                else
4123       <font color = "red">0/1     ==>                  if (msg_count_pad9 == MAX_WARNING_COUNT+1)</font>
4124                                    begin
4125       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4126                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4127                            end
                        MISSING_ELSE
4128                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4129                    end
4130                    wire #100 error_vddio_q2 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp; ANALOG_EN===1);
4131                    event event_error_vddio_q2;
4132                    always @(error_vddio_q2)
4133                    begin
4134       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4135                        begin
4136       1/1                  if (error_vddio_q2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4137                            begin
4138       <font color = "red">0/1     ==>              msg_count_pad10 = msg_count_pad10 + 1;</font>
4139       <font color = "red">0/1     ==>              -&gt;event_error_vddio_q2;</font>
4140       <font color = "red">0/1     ==>              if (msg_count_pad10 &lt;= MAX_WARNING_COUNT)</font>
4141                                begin
4142       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) , hld_h_n_buf (= %b) &amp;&amp; VCCD (= %b) %m&quot;,ANALOG_EN, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);</font>
4143                                end
4144                                else
4145       <font color = "red">0/1     ==>                  if (msg_count_pad10 == MAX_WARNING_COUNT+1)</font>
4146                                    begin
4147       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4148                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4149                            end
                        MISSING_ELSE
4150                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4151                    end
4152                    wire #100 error_supply_good = ( VDDA ===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1  &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp;  ANALOG_EN===1 &amp;&amp; ENABLE_VSWITCH_H !==1 &amp;&amp; ENABLE_VSWITCH_H !==0 );
4153                    event event_error_supply_good;
4154                    always @(error_supply_good)
4155                    begin
4156       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4157                        begin
4158       1/1                  if (error_supply_good===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4159                            begin
4160       <font color = "red">0/1     ==>              msg_count_pad11 = msg_count_pad11 + 1;</font>
4161       <font color = "red">0/1     ==>              -&gt;event_error_supply_good;</font>
4162       <font color = "red">0/1     ==>              if (msg_count_pad11 &lt;= MAX_WARNING_COUNT)</font>
4163                                begin
4164       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m&quot;,ENABLE_VSWITCH_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);</font>
4165                                end
4166                                else
4167       <font color = "red">0/1     ==>                  if (msg_count_pad11 == MAX_WARNING_COUNT+1)</font>
4168                                    begin
4169       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4170                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4171                            end
                        MISSING_ELSE
4172                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4173                    end
4174                    wire #100 error_vdda_vddioq_vswitch2 = ( VDDA ===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp;  ANALOG_EN===1 &amp;&amp; ENABLE_VDDA_H !==1 &amp;&amp; ENABLE_VDDA_H !==0 );
4175                    event event_error_vdda_vddioq_vswitch2;
4176                    always @(error_vdda_vddioq_vswitch2)
4177                    begin
4178       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4179                        begin
4180       1/1                  if (error_vdda_vddioq_vswitch2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4181                            begin
4182       <font color = "red">0/1     ==>              msg_count_pad12 = msg_count_pad12 + 1;</font>
4183       <font color = "red">0/1     ==>              -&gt;event_error_vdda_vddioq_vswitch2;</font>
4184       <font color = "red">0/1     ==>              if (msg_count_pad12 &lt;= MAX_WARNING_COUNT)</font>
4185                                begin
4186       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m&quot;,ENABLE_VDDA_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);</font>
4187                                end
4188                                else
4189       <font color = "red">0/1     ==>                  if (msg_count_pad12 == MAX_WARNING_COUNT+1)</font>
4190                                    begin
4191       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4192                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4193                            end
                        MISSING_ELSE
4194                        end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_1650_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod17_4.html#inst_tag_1650" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[6].gpiov2_base</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>32</td><td>18</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>32</td><td>18</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3878
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b1) || (amux_select === 3'b010)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3878
 SUB-EXPRESSION (((amux_select === 3'b1) || (amux_select === 3'b010)) &amp;&amp; (analog_en_final === 1'b1))
                 --------------------------1-------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3878
 SUB-EXPRESSION ((amux_select === 3'b1) || (amux_select === 3'b010))
                 -----------1----------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu_user">T27</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3879
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b101) || (amux_select === 3'b110)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3879
 SUB-EXPRESSION (((amux_select === 3'b101) || (amux_select === 3'b110)) &amp;&amp; (analog_en_final === 1'b1))
                 ---------------------------1--------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3879
 SUB-EXPRESSION ((amux_select === 3'b101) || (amux_select === 3'b110))
                 ------------1-----------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3880
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b100) || (amux_select === 3'b0)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3880
 SUB-EXPRESSION (((amux_select === 3'b100) || (amux_select === 3'b0)) &amp;&amp; (analog_en_final === 1'b1))
                 --------------------------1-------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3880
 SUB-EXPRESSION ((amux_select === 3'b100) || (amux_select === 3'b0))
                 ------------1-----------    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3881
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b011) || (amux_select === 3'b111)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3881
 SUB-EXPRESSION (((amux_select === 3'b011) || (amux_select === 3'b111)) &amp;&amp; (analog_en_final === 1'b1))
                 ---------------------------1--------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3881
 SUB-EXPRESSION ((amux_select === 3'b011) || (amux_select === 3'b111))
                 ------------1-----------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<hr>
<a name="inst_tag_1650_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod17_4.html#inst_tag_1650" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[6].gpiov2_base</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">123</td>
<td class="rt">16</td>
<td class="rt">13.01 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">266</td>
<td class="rt">98</td>
<td class="rt">36.84 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">133</td>
<td class="rt">71</td>
<td class="rt">53.38 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">133</td>
<td class="rt">27</td>
<td class="rt">20.30 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">78</td>
<td class="rt">34</td>
<td class="rt">43.59 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">26</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">8</td>
<td class="rt">20.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Signals</td>
<td class="rt">86</td>
<td class="rt">9</td>
<td class="rt">10.47 </td>
</tr><tr class="s3">
<td>Signal Bits</td>
<td class="rt">188</td>
<td class="rt">64</td>
<td class="rt">34.04 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">94</td>
<td class="rt">45</td>
<td class="rt">47.87 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">94</td>
<td class="rt">19</td>
<td class="rt">20.21 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>OUT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu">T24</span></td>
<td>INPUT</td>
</tr><tr>
<td>OE_N</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
<td>INPUT</td>
</tr><tr>
<td>HLD_H_N</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_INP_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_VDDA_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_VSWITCH_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_VDDIO</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>INP_DIS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
<td>INPUT</td>
</tr><tr>
<td>IB_MODE_SEL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>VTRIP_SEL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>SLOW</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>HLD_OVR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td>INPUT</td>
</tr><tr>
<td>ANALOG_EN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>ANALOG_SEL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td>INPUT</td>
</tr><tr>
<td>ANALOG_POL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>DM[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_0011">*T13</span>,<span title = "compilation/simv/gpio_all_o_user">*T15</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>DM[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
<td>INPUT</td>
</tr><tr>
<td>VDDIO</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VDDIO_Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VDDA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VCCD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VSWITCH</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VCCHIB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VSSA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>VSSD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>VSSIO_Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>VSSIO</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>PAD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>PAD_A_NOESD_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>PAD_A_ESD_0_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>PAD_A_ESD_1_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>AMUXBUS_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>AMUXBUS_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>IN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>IN_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>TIE_HI_ESD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>TIE_LO_ESD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td></tr><tr>
<td>dm_final[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_0011">*T13</span>,<span title = "compilation/simv/gpio_all_o_user">*T15</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dm_final[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
</tr><tr>
<td>slow_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr>
<td>vtrip_sel_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>inp_dis_final</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
</tr><tr>
<td>out_final</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu">T24</span></td>
</tr><tr>
<td>oe_n_final</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
</tr><tr>
<td>hld_ovr_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>analog_en_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ib_mode_sel_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr>
<td>analog_en_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>analog_en_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>dm_buf[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_0011">*T13</span>,<span title = "compilation/simv/gpio_all_o_user">*T15</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dm_buf[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
</tr><tr>
<td>slow_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr>
<td>vtrip_sel_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>inp_dis_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
</tr><tr>
<td>out_buf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu">T24</span></td>
</tr><tr>
<td>oe_n_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
</tr><tr>
<td>hld_ovr_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>ib_mode_sel_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr>
<td>dm_del[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>slow_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>vtrip_sel_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>inp_dis_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>out_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>oe_n_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>hld_ovr_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ib_mode_sel_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>hld_h_n_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>hld_h_n_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_dm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_slow</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_oe_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_vtrip_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_hld_ovr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_inp_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_ib_mode_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_enable_h</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>pwr_good_amux</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_hold_ovr_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_active_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_hold_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_active_mode_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_hold_mode_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_inpbuff_hv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_inpbuff_lv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_output_driver</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_analog_en_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_analog_en_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_amux_vccd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pad_tristate</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_pad</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl" nowrap><span title = "compilation/simv/serial_shifting_10">T18</span>,<span title = "RTL-check_defaults2/simv/check_defaults">T34</span>,<span title = "RTL-check_defaults6/simv/check_defaults">T36</span></td>
</tr><tr>
<td>x_on_in_hv</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>x_on_in_lv</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>disable_inp_buff</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr>
<td>disable_inp_buff_lv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
</tr><tr>
<td>functional_mode_amux</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_analog_en_vdda</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>zero_on_analog_en_vdda</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_analog_en_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>zero_on_analog_en_vddio_q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>zero_on_analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>amux_select[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/gpio_all_o_user">*T15</span>,<span title = "compilation/simv/gpio_all_bidir_user">*T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu">T24</span></td>
</tr><tr>
<td>amux_select[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr>
<td>invalid_controls_amux</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_amuxbus_a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_amuxbus_b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_vssio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dis_err_msgs</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_enable_vddio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vddio_q1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vddio_q2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_supply_good</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda_vddioq_vswitch2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<hr>
<a name="inst_tag_1650_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod17_4.html#inst_tag_1650" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[6].gpiov2_base</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">126</td>
<td class="rt">58</td>
<td class="rt">46.03 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3878</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3879</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3880</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3881</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3603</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3661</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3680</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3699</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3718</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3737</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3756</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3775</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3794</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3813</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3825</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">3837</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">3849</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3914</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3936</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3958</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3980</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4002</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4024</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4046</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4068</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4090</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4112</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4134</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4156</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4178</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3878       wire enable_pad_amuxbus_a = invalid_controls_amux  ? 1'bx : (amux_select===3'b001 || amux_select===3'b010) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3879       wire enable_pad_amuxbus_b = invalid_controls_amux  ? 1'bx : (amux_select===3'b101 || amux_select===3'b110) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3880       wire enable_pad_vssio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b100 || amux_select===3'b000) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3881       wire enable_pad_vddio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b011 || amux_select===3'b111) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3603           if (SLOW===1)
               <font color = "green">-1-</font>  
3604               slow_delay = slow_1_delay;
           <font color = "green">        ==></font>
3605           else
3606               slow_delay = slow_0_delay;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3661           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3662           begin
3663               dm_final 	<= 3'bxxx;
           <font color = "green">        ==></font>
3664           end
3665           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3666           begin
3667               dm_final 	<= 3'b000;
           <font color = "green">        ==></font>
3668           end
3669           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3670           begin
3671               dm_final 	<= (^dm_buf[2:0]	=== 1'bx	|| !pwr_good_active_mode) ? 3'bxxx : dm_buf;
           <font color = "green">        ==></font>
3672           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3680           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3681           begin
3682               inp_dis_final 	<= 1'bx;
           <font color = "green">        ==></font>
3683           end
3684           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3685           begin
3686               inp_dis_final 	<= 1'b1;
           <font color = "green">        ==></font>
3687           end
3688           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3689           begin
3690               inp_dis_final 	<= (^inp_dis_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : inp_dis_buf;
           <font color = "green">        ==></font>
3691           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3699           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3700           begin
3701               vtrip_sel_final 	<= 1'bx;
           <font color = "green">        ==></font>
3702           end
3703           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3704           begin
3705               vtrip_sel_final 	<= 1'b0;
           <font color = "green">        ==></font>
3706           end
3707           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3708           begin
3709               vtrip_sel_final 	<= (^vtrip_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : vtrip_sel_buf;
           <font color = "green">        ==></font>
3710           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3718           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3719           begin
3720               ib_mode_sel_final 	<= 1'bx;
           <font color = "green">        ==></font>
3721           end
3722           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3723           begin
3724               ib_mode_sel_final 	<= 1'b0;
           <font color = "green">        ==></font>
3725           end
3726           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3727           begin
3728               ib_mode_sel_final 	<= (^ib_mode_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : ib_mode_sel_buf;
           <font color = "green">        ==></font>
3729           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3737           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3738           begin
3739               slow_final 	<= 1'bx;
           <font color = "green">        ==></font>
3740           end
3741           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3742           begin
3743               slow_final 	<= 1'b0;
           <font color = "green">        ==></font>
3744           end
3745           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3746           begin
3747               slow_final 	<= (^slow_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : slow_buf;
           <font color = "green">        ==></font>
3748           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3756           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3757           begin
3758               hld_ovr_final 	<= 1'bx;
           <font color = "green">        ==></font>
3759           end
3760           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3761           begin
3762               hld_ovr_final 	<= 1'b0;
           <font color = "green">        ==></font>
3763           end
3764           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3765           begin
3766               hld_ovr_final 	<= (^hld_ovr_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : hld_ovr_buf;
           <font color = "green">        ==></font>
3767           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3775           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && (^hld_h_n_buf===1'bx || (hld_h_n_buf===0 && hld_ovr_final===1'bx) || (hld_h_n_buf===1 && hld_ovr_final===1'bx))))
               <font color = "green">-1-</font>  
3776           begin
3777               oe_n_final 	<= 1'bx;
           <font color = "green">        ==></font>
3778           end
3779           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3780           begin
3781               oe_n_final 	<= 1'b1;
           <font color = "green">        ==></font>
3782           end
3783           else if (hld_h_n_buf===1 || hld_ovr_final===1)
                    <font color = "red">-3-</font>  
3784           begin
3785               oe_n_final  	<= (^oe_n_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : oe_n_buf;
           <font color = "green">        ==></font>
3786           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3794           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && (^hld_h_n_buf===1'bx ||(hld_h_n_buf===0 &&  hld_ovr_final===1'bx || (hld_h_n_buf===1 && hld_ovr_final===1'bx)))))
               <font color = "green">-1-</font>  
3795           begin
3796               out_final 	<= 1'bx;
           <font color = "green">        ==></font>
3797           end
3798           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3799           begin
3800               out_final 	<= 1'b1;
           <font color = "green">        ==></font>
3801           end
3802           else if (hld_h_n_buf===1 || hld_ovr_final===1)
                    <font color = "red">-3-</font>  
3803           begin
3804               out_final  	<= (^out_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : out_buf;
           <font color = "green">        ==></font>
3805           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3813           if (x_on_analog_en_vdda ===1 )
               <font color = "green">-1-</font>  
3814           begin
3815               analog_en_vdda <= 1'bx;
           <font color = "green">        ==></font>
3816           end
3817           else if ( zero_on_analog_en_vdda ===1 )
                    <font color = "green">-2-</font>  
3818           begin
3819               analog_en_vdda <= 1'b0;
           <font color = "green">        ==></font>
3820           end
3821           else if (x_on_analog_en_vdda !==1 && zero_on_analog_en_vdda !==1)
                    <font color = "red">-3-</font>  
3822           begin
3823               analog_en_vdda <= ANALOG_EN;
           <font color = "green">        ==></font>
3824           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3825           if (x_on_analog_en_vddio_q  ===1 )
               <font color = "green">-1-</font>  
3826           begin
3827               analog_en_vddio_q  <= 1'bx;
           <font color = "green">        ==></font>
3828           end
3829           else if ( zero_on_analog_en_vddio_q ===1 )
                    <font color = "green">-2-</font>  
3830           begin
3831               analog_en_vddio_q  <= 1'b0;
           <font color = "green">        ==></font>
3832           end
3833           else if ( x_on_analog_en_vddio_q !==1 && zero_on_analog_en_vddio_q !==1)
                    <font color = "red">-3-</font>  
3834           begin
3835               analog_en_vddio_q  <= ANALOG_EN;
           <font color = "green">        ==></font>
3836           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3837           if (x_on_analog_en_vswitch  ===1 )
               <font color = "green">-1-</font>  
3838           begin
3839               analog_en_vswitch  <= 1'bx;
           <font color = "green">        ==></font>
3840           end
3841           else if ( zero_on_analog_en_vswitch ===1 )
                    <font color = "red">-2-</font>  
3842           begin
3843               analog_en_vswitch  <= 1'b0;
           <font color = "green">        ==></font>
3844           end
3845           else if (x_on_analog_en_vswitch !==1 && zero_on_analog_en_vswitch !==1)
                    <font color = "red">-3-</font>  
3846           begin
3847               analog_en_vswitch  <= ANALOG_EN;
           <font color = "red">        ==></font>
3848           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3849           if ( (analog_en_vswitch ===1'bx && analog_en_vdda ===1'bx) || (analog_en_vswitch ===1'bx && analog_en_vddio_q ===1'bx) || (analog_en_vddio_q ===1'bx && analog_en_vdda ===1'bx ) )
               <font color = "green">-1-</font>  
3850           begin
3851               analog_en_final  <= 1'bx;
           <font color = "green">        ==></font>
3852           end
3853           else if (analog_en_vdda ===1'bx && (analog_en_vddio_q ===1 ||analog_en_vswitch===1 ))
                    <font color = "red">-2-</font>  
3854           begin
3855               analog_en_final  <= 1'bx;
           <font color = "red">        ==></font>
3856           end
3857           else if (analog_en_vddio_q ===1'bx && (analog_en_vdda ===1 ||analog_en_vswitch===1 ))
                    <font color = "red">-3-</font>  
3858           begin
3859               analog_en_final  <= 1'bx;
           <font color = "red">        ==></font>
3860           end
3861           else if (analog_en_vswitch===1'bx && (analog_en_vdda ===1 || analog_en_vddio_q ===1 ))
                    <font color = "red">-4-</font>  
3862           begin
3863               analog_en_final  <= 1'bx;
           <font color = "red">        ==></font>
3864           end
3865           else if ((analog_en_vdda ===0 && analog_en_vddio_q ===0 )|| (analog_en_vdda ===0 && analog_en_vswitch===0 ) ||  (analog_en_vddio_q ===0 && analog_en_vswitch===0 ))
                    <font color = "green">-5-</font>  
3866           begin
3867               analog_en_final  <=0;
           <font color = "green">        ==></font>
3868           end
3869           else if (analog_en_vdda ===1 && analog_en_vddio_q ===1 &&  analog_en_vswitch ===1)
                    <font color = "red">-6-</font>  
3870           begin
3871               analog_en_final  <=1;
           <font color = "red">        ==></font>
3872           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3914           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3915           begin
3916               if (error_enable_vddio===1)
                   <font color = "red">-2-</font>  
3917               begin
3918                   msg_count_pad = msg_count_pad + 1;
3919                   ->event_error_enable_vddio;
3920                   if (msg_count_pad <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3921                   begin
3922                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 :  Enable_h (= %b) and ENABLE_VDDIO (= %b) are complement of each \other. This is an illegal combination as ENABLE_VDDIO and ENABLE_H are the same input signals IN different power \domains %m", ENABLE_H, ENABLE_VDDIO, $stime);
           <font color = "red">                ==></font>
3923                   end
3924                   else
3925                       if (msg_count_pad == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3926                       begin
3927                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3928                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3929               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3930           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3936           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3937           begin
3938               if (error_vdda===1)
                   <font color = "red">-2-</font>  
3939               begin
3940                   msg_count_pad1 = msg_count_pad1 + 1;
3941                   ->event_error_vdda;
3942                   if (msg_count_pad1 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3943                   begin
3944                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H (= %b) cannot be 1 when VDDA (= %b) and VDDIO_Q (= %b) %m",ENABLE_VDDA_H, VDDA,VDDIO_Q,$stime);
           <font color = "red">                ==></font>
3945                   end
3946                   else
3947                       if (msg_count_pad1 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3948                       begin
3949                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3950                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3951               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3952           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3958           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3959           begin
3960               if (error_vdda2===1)
                   <font color = "red">-2-</font>  
3961               begin
3962                   msg_count_pad2 = msg_count_pad2 + 1;
3963                   ->event_error_vdda2;
3964                   if (msg_count_pad2 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3965                   begin
3966                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b)   %m",ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);
           <font color = "red">                ==></font>
3967                   end
3968                   else
3969                       if (msg_count_pad2 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3970                       begin
3971                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3972                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3973               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3974           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3980           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3981           begin
3982               if (error_vdda3===1)
                   <font color = "red">-2-</font>  
3983               begin
3984                   msg_count_pad3 = msg_count_pad3 + 1;
3985                   ->event_error_vdda3;
3986                   if (msg_count_pad3 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3987                   begin
3988                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD (= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b) and hld_h_n_buf (= %b) %m",VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);
           <font color = "red">                ==></font>
3989                   end
3990                   else
3991                       if (msg_count_pad3 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3992                       begin
3993                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3994                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3995               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3996           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4002           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4003           begin
4004               if (error_vswitch1===1)
                   <font color = "red">-2-</font>  
4005               begin
4006                   msg_count_pad4 = msg_count_pad4 + 1;
4007                   ->event_error_vswitch1;
4008                   if (msg_count_pad4 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4009                   begin
4010                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) & VSWITCH(= %b) %m",ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);
           <font color = "red">                ==></font>
4011                   end
4012                   else
4013                       if (msg_count_pad4 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4014                       begin
4015                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4016                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4017               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4018           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4024           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4025           begin
4026               if (error_vswitch2===1)
                   <font color = "red">-2-</font>  
4027               begin
4028                   msg_count_pad5 = msg_count_pad5 + 1;
4029                   ->event_error_vswitch2;
4030                   if (msg_count_pad5 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4031                   begin
4032                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b)  & VCCD(= %b) %m",ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,VCCD,$stime);
           <font color = "red">                ==></font>
4033                   end
4034                   else
4035                       if (msg_count_pad5 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4036                       begin
4037                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4038                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4039               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4040           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4046           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4047           begin
4048               if (error_vswitch3===1)
                   <font color = "red">-2-</font>  
4049               begin
4050                   msg_count_pad6 = msg_count_pad6 + 1;
4051                   ->event_error_vswitch3;
4052                   if (msg_count_pad6 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4053                   begin
4054                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) & VSWITCH(= %b) %m",ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);
           <font color = "red">                ==></font>
4055                   end
4056                   else
4057                       if (msg_count_pad6 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4058                       begin
4059                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4060                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4061               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4062           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4068           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4069           begin
4070               if (error_vswitch4===1)
                   <font color = "red">-2-</font>  
4071               begin
4072                   msg_count_pad7 = msg_count_pad7 + 1;
4073                   ->event_error_vswitch4;
4074                   if (msg_count_pad7 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4075                   begin
4076                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) & VSWITCH(= %b) %m",ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);
           <font color = "red">                ==></font>
4077                   end
4078                   else
4079                       if (msg_count_pad7 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4080                       begin
4081                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4082                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4083               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4084           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4090           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4091           begin
4092               if (error_vswitch5===1)
                   <font color = "red">-2-</font>  
4093               begin
4094                   msg_count_pad8 = msg_count_pad8 + 1;
4095                   ->event_error_vswitch5;
4096                   if (msg_count_pad8 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4097                   begin
4098                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b) %m",ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);
           <font color = "red">                ==></font>
4099                   end
4100                   else
4101                       if (msg_count_pad8 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4102                       begin
4103                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4104                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4105               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4106           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4112           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4113           begin
4114               if (error_vddio_q1===1)
                   <font color = "red">-2-</font>  
4115               begin
4116                   msg_count_pad9 = msg_count_pad9 + 1;
4117                   ->event_error_vddio_q1;
4118                   if (msg_count_pad9 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4119                   begin
4120                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD(= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) and hld_h_n_buf (= %b)  %m",VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);
           <font color = "red">                ==></font>
4121                   end
4122                   else
4123                       if (msg_count_pad9 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4124                       begin
4125                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4126                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4127               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4128           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4134           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4135           begin
4136               if (error_vddio_q2===1)
                   <font color = "red">-2-</font>  
4137               begin
4138                   msg_count_pad10 = msg_count_pad10 + 1;
4139                   ->event_error_vddio_q2;
4140                   if (msg_count_pad10 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4141                   begin
4142                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) , hld_h_n_buf (= %b) && VCCD (= %b) %m",ANALOG_EN, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);
           <font color = "red">                ==></font>
4143                   end
4144                   else
4145                       if (msg_count_pad10 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4146                       begin
4147                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4148                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4149               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4150           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4156           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4157           begin
4158               if (error_supply_good===1)
                   <font color = "red">-2-</font>  
4159               begin
4160                   msg_count_pad11 = msg_count_pad11 + 1;
4161                   ->event_error_supply_good;
4162                   if (msg_count_pad11 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4163                   begin
4164                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m",ENABLE_VSWITCH_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);
           <font color = "red">                ==></font>
4165                   end
4166                   else
4167                       if (msg_count_pad11 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4168                       begin
4169                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4170                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4171               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4172           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4178           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4179           begin
4180               if (error_vdda_vddioq_vswitch2===1)
                   <font color = "red">-2-</font>  
4181               begin
4182                   msg_count_pad12 = msg_count_pad12 + 1;
4183                   ->event_error_vdda_vddioq_vswitch2;
4184                   if (msg_count_pad12 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4185                   begin
4186                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m",ENABLE_VDDA_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);
           <font color = "red">                ==></font>
4187                   end
4188                   else
4189                       if (msg_count_pad12 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4190                       begin
4191                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4192                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4193               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4194           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1651'>
<a name="inst_tag_1651_Line"></a>
<b>Line Coverage for Instance : <a href="mod17_4.html#inst_tag_1651" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[7].gpiov2_base</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>220</td><td>120</td><td>54.55</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>3599</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>3600</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3603</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3661</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3676</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3680</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3695</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3699</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3714</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3718</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3733</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3737</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3752</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3756</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3771</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3775</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3790</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3794</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3809</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>3813</td><td>30</td><td>24</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>3890</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3914</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3936</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3958</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3980</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4002</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4024</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4046</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4068</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4090</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4112</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4134</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4156</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4178</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
3598                    integer slow_1_delay,slow_0_delay,slow_delay;
3599       1/1          initial slow_1_delay = SLOW_1_DELAY;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3600       1/1          initial slow_0_delay = SLOW_0_DELAY;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3601                    always @(*)
3602                    begin
3603       1/1              if (SLOW===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3604       1/1                  slow_delay = slow_1_delay;
           Tests:       <span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;<span title = "compilation/simv/serial_shifting_10">T18</span>&nbsp;
3605                        else
3606       1/1                  slow_delay = slow_0_delay;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3607                    end
3608                    bufif1 (pull1, strong0) #slow_delay dm2 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b010));
3609                    bufif1 (strong1, pull0) #slow_delay dm3 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b011));
3610                    bufif1 (highz1, strong0) #slow_delay dm4 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b100));
3611                    bufif1 (strong1, highz0) #slow_delay dm5 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b101));
3612                    bufif1 (strong1, strong0) #slow_delay dm6 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b110));
3613                    bufif1 (pull1, pull0)  #slow_delay dm7 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b111));
3614                    tran pad_esd_1 (PAD,PAD_A_NOESD_H);
3615                    tran pad_esd_2 (PAD,PAD_A_ESD_0_H);
3616                    tran pad_esd_3 (PAD,PAD_A_ESD_1_H);
3617                    wire x_on_in_hv  =  (ENABLE_H===0  &amp;&amp; ^ENABLE_INP_H===1'bx)
3618                         || (inp_dis_final===1'bx  &amp;&amp; ^dm_final[2:0]!==1'bx &amp;&amp; dm_final !== 3'b000)
3619                         || (^ENABLE_H===1'bx)
3620                         || (inp_dis_final===0 	       	&amp;&amp; ^dm_final[2:0] === 1'bx)
3621                         || (ib_mode_sel_final===1'bx  	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000)
3622                         || (^ENABLE_VDDIO===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000	&amp;&amp; ib_mode_sel_final===1'b1)
3623                         || (vtrip_sel_final===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000	&amp;&amp; ib_mode_sel_final===1'b0);
3624                    wire x_on_in_lv  =  (ENABLE_H===0  &amp;&amp; ^ENABLE_INP_H===1'bx)
3625                         || (inp_dis_final===1'bx  &amp;&amp; ^dm_final[2:0]!==1'bx &amp;&amp; dm_final !== 3'b000)
3626                         || (ENABLE_H===0  &amp;&amp; ^ENABLE_VDDIO===1'bx)
3627                         || (^ENABLE_H===1'bx)
3628                         || (inp_dis_final===0 	       	&amp;&amp; ^dm_final[2:0] === 1'bx)
3629                         || (ib_mode_sel_final===1'bx  	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000)
3630                         || (^ENABLE_VDDIO===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000)
3631                         || (vtrip_sel_final===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000	&amp;&amp; ib_mode_sel_final===1'b0);
3632                    wire disable_inp_buff = ENABLE_H===1 ? (dm_final===3'b000 || inp_dis_final===1) : ENABLE_INP_H===0;
3633                    assign IN_H = (x_on_in_hv===1 || pwr_good_inpbuff_hv===0) ? 1'bx : (disable_inp_buff===1 ? 0 : (^PAD===1'bx ? 1'bx : PAD));
3634                    wire disable_inp_buff_lv = ENABLE_H===1 ? (dm_final===3'b000 || inp_dis_final===1) : ENABLE_VDDIO===0;
3635                    assign IN =   (x_on_in_lv===1 || pwr_good_inpbuff_lv===0 ) ? 1'bx : (disable_inp_buff_lv===1 ? 0 : (^PAD===1'bx ? 1'bx : PAD));
3636                    assign TIE_HI_ESD = VDDIO===1'b1 ? 1'b1 : 1'bx;
3637                    assign TIE_LO_ESD = VSSIO===1'b0 ? 1'b0 : 1'bx;
3638                    wire functional_mode_amux = (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_analog_en_vswitch ===1 );
3639                    wire x_on_analog_en_vdda = (pwr_good_analog_en_vdda !==1
3640                                                || (functional_mode_amux ==1 &amp;&amp; (ENABLE_H !==0 &amp;&amp; ^hld_h_n_buf === 1'bx) || (hld_h_n_buf!== 0 &amp;&amp; ^ENABLE_H=== 1'bx) || pwr_good_amux_vccd !==1 )
3641                                                || (functional_mode_amux ==1 &amp;&amp; (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ^ANALOG_EN === 1'bx &amp;&amp; ENABLE_VDDA_H ===1 &amp;&amp; ENABLE_VSWITCH_H===1 ) || (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ANALOG_EN ===0 &amp;&amp; ^ENABLE_VDDA_H ===1'bx) ));
3642                    wire zero_on_analog_en_vdda = ( (pwr_good_analog_en_vdda ===1 &amp;&amp; ENABLE_VDDA_H ===0)
3643                                                    || (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; hld_h_n_buf===0)
3644                                                    || (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; ENABLE_H===0)
3645                                                    ||  (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_amux_vccd &amp;&amp; ANALOG_EN===0) );
3646                    wire x_on_analog_en_vddio_q =  ( pwr_good_analog_en_vddio_q !==1
3647                                                     || (functional_mode_amux ==1 &amp;&amp; (ENABLE_H !==0 &amp;&amp; ^hld_h_n_buf === 1'bx) || (hld_h_n_buf!== 0 &amp;&amp; ^ENABLE_H=== 1'bx) || pwr_good_amux_vccd !==1 )
3648                                                     || (functional_mode_amux ==1 &amp;&amp; (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ^ANALOG_EN === 1'bx &amp;&amp; ENABLE_VDDA_H ===1 &amp;&amp; ENABLE_VSWITCH_H===1 ) ));
3649                    wire zero_on_analog_en_vddio_q =  ( (pwr_good_analog_en_vddio_q ===1 &amp;&amp; hld_h_n_buf===0)
3650                                                        || (pwr_good_analog_en_vddio_q ===1 &amp;&amp; ENABLE_H===0)
3651                                                        ||  (pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_amux_vccd &amp;&amp; ANALOG_EN===0) );
3652                    wire x_on_analog_en_vswitch = (pwr_good_analog_en_vswitch !==1
3653                                                   || (functional_mode_amux ==1 &amp;&amp; (ENABLE_H !==0 &amp;&amp; ^hld_h_n_buf === 1'bx) || (hld_h_n_buf!== 0 &amp;&amp; ^ENABLE_H=== 1'bx) || pwr_good_amux_vccd !==1 )
3654                                                   || (functional_mode_amux ==1 &amp;&amp; (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ^ANALOG_EN === 1'bx &amp;&amp; ENABLE_VDDA_H ===1 &amp;&amp; ENABLE_VSWITCH_H===1 ) || (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ANALOG_EN ===0 &amp;&amp; ^ENABLE_VSWITCH_H ===1'bx) ));
3655                    wire  zero_on_analog_en_vswitch =   ( (pwr_good_analog_en_vswitch ===1 &amp;&amp; ENABLE_VSWITCH_H ===0)
3656                                                          || (pwr_good_analog_en_vswitch ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; hld_h_n_buf===0)
3657                                                          || (pwr_good_analog_en_vswitch ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; ENABLE_H===0)
3658                                                          ||  (pwr_good_analog_en_vswitch ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_amux_vccd &amp;&amp; ANALOG_EN===0) );
3659                    always @(*)
3660                    begin : LATCH_dm
3661       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3662                        begin
3663       1/1                  dm_final 	&lt;= 3'bxxx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3664                        end
3665       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3666                        begin
3667       1/1                  dm_final 	&lt;= 3'b000;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3668                        end
3669       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3670                        begin
3671       1/1                  dm_final 	&lt;= (^dm_buf[2:0]	=== 1'bx	|| !pwr_good_active_mode) ? 3'bxxx : dm_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3672                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3673                    end
3674                    always @(notifier_enable_h or notifier_dm)
3675                    begin
3676       <font color = "red">0/2     ==>      disable LATCH_dm; dm_final &lt;= 3'bxxx;</font>
3677                    end
3678                    always @(*)
3679                    begin : LATCH_inp_dis
3680       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3681                        begin
3682       1/1                  inp_dis_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3683                        end
3684       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3685                        begin
3686       1/1                  inp_dis_final 	&lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3687                        end
3688       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3689                        begin
3690       1/1                  inp_dis_final 	&lt;= (^inp_dis_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : inp_dis_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3691                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3692                    end
3693                    always @(notifier_enable_h or notifier_inp_dis)
3694                    begin
3695       <font color = "red">0/2     ==>      disable LATCH_inp_dis; inp_dis_final &lt;= 1'bx;</font>
3696                    end
3697                    always @(*)
3698                    begin : LATCH_vtrip_sel
3699       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3700                        begin
3701       1/1                  vtrip_sel_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3702                        end
3703       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3704                        begin
3705       1/1                  vtrip_sel_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3706                        end
3707       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3708                        begin
3709       1/1                  vtrip_sel_final 	&lt;= (^vtrip_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : vtrip_sel_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3710                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3711                    end
3712                    always @(notifier_enable_h or notifier_vtrip_sel)
3713                    begin
3714       <font color = "red">0/2     ==>      disable LATCH_vtrip_sel; vtrip_sel_final &lt;= 1'bx;</font>
3715                    end
3716                    always @(*)
3717                    begin : LATCH_ib_mode_sel
3718       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3719                        begin
3720       1/1                  ib_mode_sel_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3721                        end
3722       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3723                        begin
3724       1/1                  ib_mode_sel_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3725                        end
3726       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3727                        begin
3728       1/1                  ib_mode_sel_final 	&lt;= (^ib_mode_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : ib_mode_sel_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3729                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3730                    end
3731                    always @(notifier_enable_h or notifier_ib_mode_sel)
3732                    begin
3733       <font color = "red">0/2     ==>      disable LATCH_ib_mode_sel; ib_mode_sel_final &lt;= 1'bx;</font>
3734                    end
3735                    always @(*)
3736                    begin : LATCH_slow
3737       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3738                        begin
3739       1/1                  slow_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3740                        end
3741       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3742                        begin
3743       1/1                  slow_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3744                        end
3745       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3746                        begin
3747       1/1                  slow_final 	&lt;= (^slow_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : slow_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3748                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3749                    end
3750                    always @(notifier_enable_h or notifier_slow)
3751                    begin
3752       <font color = "red">0/2     ==>      disable LATCH_slow; slow_final &lt;= 1'bx;</font>
3753                    end
3754                    always @(*)
3755                    begin : LATCH_hld_ovr
3756       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3757                        begin
3758       1/1                  hld_ovr_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3759                        end
3760       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3761                        begin
3762       1/1                  hld_ovr_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3763                        end
3764       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3765                        begin
3766       1/1                  hld_ovr_final 	&lt;= (^hld_ovr_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : hld_ovr_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3767                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3768                    end
3769                    always @(notifier_enable_h or notifier_hld_ovr)
3770                    begin
3771       <font color = "red">0/2     ==>      disable LATCH_hld_ovr; hld_ovr_final &lt;= 1'bx;</font>
3772                    end
3773                    always @(*)
3774                    begin : LATCH_oe_n
3775       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; (^hld_h_n_buf===1'bx || (hld_h_n_buf===0 &amp;&amp; hld_ovr_final===1'bx) || (hld_h_n_buf===1 &amp;&amp; hld_ovr_final===1'bx))))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3776                        begin
3777       1/1                  oe_n_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3778                        end
3779       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3780                        begin
3781       1/1                  oe_n_final 	&lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3782                        end
3783       1/1              else if (hld_h_n_buf===1 || hld_ovr_final===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3784                        begin
3785       1/1                  oe_n_final  	&lt;= (^oe_n_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : oe_n_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3786                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3787                    end
3788                    always @(notifier_enable_h or notifier_oe_n)
3789                    begin
3790       <font color = "red">0/2     ==>      disable LATCH_oe_n; oe_n_final &lt;= 1'bx;</font>
3791                    end
3792                    always @(*)
3793                    begin : LATCH_out
3794       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; (^hld_h_n_buf===1'bx ||(hld_h_n_buf===0 &amp;&amp;  hld_ovr_final===1'bx || (hld_h_n_buf===1 &amp;&amp; hld_ovr_final===1'bx)))))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3795                        begin
3796       1/1                  out_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3797                        end
3798       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3799                        begin
3800       1/1                  out_final 	&lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3801                        end
3802       1/1              else if (hld_h_n_buf===1 || hld_ovr_final===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3803                        begin
3804       1/1                  out_final  	&lt;= (^out_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : out_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3805                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3806                    end
3807                    always @(notifier_enable_h or notifier_out)
3808                    begin
3809       <font color = "red">0/2     ==>      disable LATCH_out; out_final &lt;= 1'bx;</font>
3810                    end
3811                    always @(*)
3812                    begin
3813       1/1              if (x_on_analog_en_vdda ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3814                        begin
3815       1/1                  analog_en_vdda &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3816                        end
3817       1/1              else if ( zero_on_analog_en_vdda ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3818                        begin
3819       1/1                  analog_en_vdda &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3820                        end
3821       1/1              else if (x_on_analog_en_vdda !==1 &amp;&amp; zero_on_analog_en_vdda !==1)
           Tests:       <span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
3822                        begin
3823       1/1                  analog_en_vdda &lt;= ANALOG_EN;
           Tests:       <span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
3824                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3825       1/1              if (x_on_analog_en_vddio_q  ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3826                        begin
3827       1/1                  analog_en_vddio_q  &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3828                        end
3829       1/1              else if ( zero_on_analog_en_vddio_q ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3830                        begin
3831       1/1                  analog_en_vddio_q  &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3832                        end
3833       1/1              else if ( x_on_analog_en_vddio_q !==1 &amp;&amp; zero_on_analog_en_vddio_q !==1)
           Tests:       <span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
3834                        begin
3835       1/1                  analog_en_vddio_q  &lt;= ANALOG_EN;
           Tests:       <span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
3836                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3837       1/1              if (x_on_analog_en_vswitch  ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3838                        begin
3839       1/1                  analog_en_vswitch  &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3840                        end
3841       1/1              else if ( zero_on_analog_en_vswitch ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3842                        begin
3843       1/1                  analog_en_vswitch  &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3844                        end
3845       <font color = "red">0/1     ==>      else if (x_on_analog_en_vswitch !==1 &amp;&amp; zero_on_analog_en_vswitch !==1)</font>
3846                        begin
3847       <font color = "red">0/1     ==>          analog_en_vswitch  &lt;= ANALOG_EN;</font>
3848                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3849       1/1              if ( (analog_en_vswitch ===1'bx &amp;&amp; analog_en_vdda ===1'bx) || (analog_en_vswitch ===1'bx &amp;&amp; analog_en_vddio_q ===1'bx) || (analog_en_vddio_q ===1'bx &amp;&amp; analog_en_vdda ===1'bx ) )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3850                        begin
3851       1/1                  analog_en_final  &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3852                        end
3853       1/1              else if (analog_en_vdda ===1'bx &amp;&amp; (analog_en_vddio_q ===1 ||analog_en_vswitch===1 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3854                        begin
3855       <font color = "red">0/1     ==>          analog_en_final  &lt;= 1'bx;</font>
3856                        end
3857       1/1              else if (analog_en_vddio_q ===1'bx &amp;&amp; (analog_en_vdda ===1 ||analog_en_vswitch===1 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3858                        begin
3859       <font color = "red">0/1     ==>          analog_en_final  &lt;= 1'bx;</font>
3860                        end
3861       1/1              else if (analog_en_vswitch===1'bx &amp;&amp; (analog_en_vdda ===1 || analog_en_vddio_q ===1 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3862                        begin
3863       <font color = "red">0/1     ==>          analog_en_final  &lt;= 1'bx;</font>
3864                        end
3865       1/1              else if ((analog_en_vdda ===0 &amp;&amp; analog_en_vddio_q ===0 )|| (analog_en_vdda ===0 &amp;&amp; analog_en_vswitch===0 ) ||  (analog_en_vddio_q ===0 &amp;&amp; analog_en_vswitch===0 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3866                        begin
3867       1/1                  analog_en_final  &lt;=0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3868                        end
3869       1/1              else if (analog_en_vdda ===1 &amp;&amp; analog_en_vddio_q ===1 &amp;&amp;  analog_en_vswitch ===1)
           Tests:       <span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
3870                        begin
3871       <font color = "red">0/1     ==>          analog_en_final  &lt;=1;</font>
3872                        end
                        MISSING_ELSE
3873                    end
3874                    wire [2:0] amux_select = {ANALOG_SEL, ANALOG_POL, out_buf};
3875                    wire invalid_controls_amux = 	(analog_en_final===1'bx &amp;&amp; inp_dis_final===1)
3876                         || !pwr_good_amux
3877                         || (analog_en_final===1 &amp;&amp; ^amux_select[2:0] === 1'bx &amp;&amp; inp_dis_final===1);
3878                    wire enable_pad_amuxbus_a = invalid_controls_amux  ? 1'bx : (amux_select===3'b001 || amux_select===3'b010) &amp;&amp; (analog_en_final===1);
3879                    wire enable_pad_amuxbus_b = invalid_controls_amux  ? 1'bx : (amux_select===3'b101 || amux_select===3'b110) &amp;&amp; (analog_en_final===1);
3880                    wire enable_pad_vssio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b100 || amux_select===3'b000) &amp;&amp; (analog_en_final===1);
3881                    wire enable_pad_vddio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b011 || amux_select===3'b111) &amp;&amp; (analog_en_final===1);
3882                    tranif1 pad_amuxbus_a 	(PAD, AMUXBUS_A, enable_pad_amuxbus_a);
3883                    tranif1 pad_amuxbus_b 	(PAD, AMUXBUS_B, enable_pad_amuxbus_b);
3884                    bufif1 pad_vddio_q	(PAD, VDDIO_Q,   enable_pad_vddio_q);
3885                    bufif1 pad_vssio_q   	(PAD, VSSIO_Q,   enable_pad_vssio_q);
3886                    reg dis_err_msgs;
3887                    integer msg_count_pad,msg_count_pad1,msg_count_pad2,msg_count_pad3,msg_count_pad4,msg_count_pad5,msg_count_pad6,msg_count_pad7,msg_count_pad8,msg_count_pad9,msg_count_pad10,msg_count_pad11,msg_count_pad12;
3888                    initial
3889                    begin
3890       1/1              dis_err_msgs = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3891       1/1              msg_count_pad  = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3892       1/1              msg_count_pad1 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3893       1/1              msg_count_pad2 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3894       1/1              msg_count_pad3 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3895       1/1              msg_count_pad4 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3896       1/1              msg_count_pad5 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3897       1/1              msg_count_pad6 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3898       1/1              msg_count_pad7 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3899       1/1              msg_count_pad8 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3900       1/1              msg_count_pad9 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3901       1/1              msg_count_pad10 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3902       1/1              msg_count_pad11 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3903       1/1              msg_count_pad12  = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3904                    `ifdef SKY130_FD_IO_TOP_GPIOV2_DIS_ERR_MSGS
3905                    `else
3906       2/2              #1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp; | <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3907       1/1              dis_err_msgs = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3908                    `endif
3909                    end
3910                    wire #100 error_enable_vddio = (ENABLE_VDDIO===0 &amp;&amp; ENABLE_H===1);
3911                    event event_error_enable_vddio;
3912                    always @(error_enable_vddio)
3913                    begin
3914       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3915                        begin
3916       1/1                  if (error_enable_vddio===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3917                            begin
3918       <font color = "red">0/1     ==>              msg_count_pad = msg_count_pad + 1;</font>
3919       <font color = "red">0/1     ==>              -&gt;event_error_enable_vddio;</font>
3920       <font color = "red">0/1     ==>              if (msg_count_pad &lt;= MAX_WARNING_COUNT)</font>
3921                                begin
3922       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 :  Enable_h (= %b) and ENABLE_VDDIO (= %b) are complement of each \other. This is an illegal combination as ENABLE_VDDIO and ENABLE_H are the same input signals IN different power \domains %m&quot;, ENABLE_H, ENABLE_VDDIO, $stime);</font>
3923                                end
3924                                else
3925       <font color = "red">0/1     ==>                  if (msg_count_pad == MAX_WARNING_COUNT+1)</font>
3926                                    begin
3927       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3928                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3929                            end
                        MISSING_ELSE
3930                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3931                    end
3932                    wire #100 error_vdda = ( VDDA===1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; ENABLE_VDDA_H===1 );
3933                    event event_error_vdda;
3934                    always @(error_vdda)
3935                    begin
3936       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3937                        begin
3938       1/1                  if (error_vdda===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3939                            begin
3940       <font color = "red">0/1     ==>              msg_count_pad1 = msg_count_pad1 + 1;</font>
3941       <font color = "red">0/1     ==>              -&gt;event_error_vdda;</font>
3942       <font color = "red">0/1     ==>              if (msg_count_pad1 &lt;= MAX_WARNING_COUNT)</font>
3943                                begin
3944       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H (= %b) cannot be 1 when VDDA (= %b) and VDDIO_Q (= %b) %m&quot;,ENABLE_VDDA_H, VDDA,VDDIO_Q,$stime);</font>
3945                                end
3946                                else
3947       <font color = "red">0/1     ==>                  if (msg_count_pad1 == MAX_WARNING_COUNT+1)</font>
3948                                    begin
3949       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3950                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3951                            end
                        MISSING_ELSE
3952                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3953                    end
3954                    wire #100 error_vdda2 = ( VDDA===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H===1 &amp;&amp; hld_h_n_buf ===1  &amp;&amp;  VCCD===1 &amp;&amp; ANALOG_EN ===1 );
3955                    event event_error_vdda2;
3956                    always @(error_vdda2)
3957                    begin
3958       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3959                        begin
3960       1/1                  if (error_vdda2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3961                            begin
3962       <font color = "red">0/1     ==>              msg_count_pad2 = msg_count_pad2 + 1;</font>
3963       <font color = "red">0/1     ==>              -&gt;event_error_vdda2;</font>
3964       <font color = "red">0/1     ==>              if (msg_count_pad2 &lt;= MAX_WARNING_COUNT)</font>
3965                                begin
3966       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b)   %m&quot;,ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);</font>
3967                                end
3968                                else
3969       <font color = "red">0/1     ==>                  if (msg_count_pad2 == MAX_WARNING_COUNT+1)</font>
3970                                    begin
3971       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3972                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3973                            end
                        MISSING_ELSE
3974                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3975                    end
3976                    wire #100 error_vdda3 =  ( VDDA===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H===1 &amp;&amp; hld_h_n_buf ===1  &amp;&amp; VCCD !==1 );
3977                    event event_error_vdda3;
3978                    always @(error_vdda3)
3979                    begin
3980       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3981                        begin
3982       1/1                  if (error_vdda3===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3983                            begin
3984       <font color = "red">0/1     ==>              msg_count_pad3 = msg_count_pad3 + 1;</font>
3985       <font color = "red">0/1     ==>              -&gt;event_error_vdda3;</font>
3986       <font color = "red">0/1     ==>              if (msg_count_pad3 &lt;= MAX_WARNING_COUNT)</font>
3987                                begin
3988       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD (= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b) and hld_h_n_buf (= %b) %m&quot;,VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);</font>
3989                                end
3990                                else
3991       <font color = "red">0/1     ==>                  if (msg_count_pad3 == MAX_WARNING_COUNT+1)</font>
3992                                    begin
3993       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3994                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3995                            end
                        MISSING_ELSE
3996                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3997                    end
3998                    wire #100 error_vswitch1 =  (VDDA !==1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; VSWITCH ===1 &amp;&amp; (ENABLE_VSWITCH_H===1)) ;
3999                    event event_error_vswitch1;
4000                    always @(error_vswitch1)
4001                    begin
4002       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4003                        begin
4004       1/1                  if (error_vswitch1===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4005                            begin
4006       <font color = "red">0/1     ==>              msg_count_pad4 = msg_count_pad4 + 1;</font>
4007       <font color = "red">0/1     ==>              -&gt;event_error_vswitch1;</font>
4008       <font color = "red">0/1     ==>              if (msg_count_pad4 &lt;= MAX_WARNING_COUNT)</font>
4009                                begin
4010       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) &amp; VSWITCH(= %b) %m&quot;,ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);</font>
4011                                end
4012                                else
4013       <font color = "red">0/1     ==>                  if (msg_count_pad4 == MAX_WARNING_COUNT+1)</font>
4014                                    begin
4015       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4016                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4017                            end
                        MISSING_ELSE
4018                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4019                    end
4020                    wire #100 error_vswitch2 =   (VDDA !==1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; VSWITCH ===1 &amp;&amp; VCCD===1 &amp;&amp; ANALOG_EN===1);
4021                    event event_error_vswitch2;
4022                    always @(error_vswitch2)
4023                    begin
4024       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4025                        begin
4026       1/1                  if (error_vswitch2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4027                            begin
4028       <font color = "red">0/1     ==>              msg_count_pad5 = msg_count_pad5 + 1;</font>
4029       <font color = "red">0/1     ==>              -&gt;event_error_vswitch2;</font>
4030       <font color = "red">0/1     ==>              if (msg_count_pad5 &lt;= MAX_WARNING_COUNT)</font>
4031                                begin
4032       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b)  &amp; VCCD(= %b) %m&quot;,ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,VCCD,$stime);</font>
4033                                end
4034                                else
4035       <font color = "red">0/1     ==>                  if (msg_count_pad5 == MAX_WARNING_COUNT+1)</font>
4036                                    begin
4037       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4038                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4039                            end
                        MISSING_ELSE
4040                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4041                    end
4042                    wire #100 error_vswitch3 =   (VDDA ===1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_VSWITCH_H===1);
4043                    event event_error_vswitch3;
4044                    always @(error_vswitch3)
4045                    begin
4046       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4047                        begin
4048       1/1                  if (error_vswitch3===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4049                            begin
4050       <font color = "red">0/1     ==>              msg_count_pad6 = msg_count_pad6 + 1;</font>
4051       <font color = "red">0/1     ==>              -&gt;event_error_vswitch3;</font>
4052       <font color = "red">0/1     ==>              if (msg_count_pad6 &lt;= MAX_WARNING_COUNT)</font>
4053                                begin
4054       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) &amp; VSWITCH(= %b) %m&quot;,ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);</font>
4055                                end
4056                                else
4057       <font color = "red">0/1     ==>                  if (msg_count_pad6 == MAX_WARNING_COUNT+1)</font>
4058                                    begin
4059       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4060                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4061                            end
                        MISSING_ELSE
4062                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4063                    end
4064                    wire #100 error_vswitch4 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_VSWITCH_H===1);
4065                    event event_error_vswitch4;
4066                    always @(error_vswitch4)
4067                    begin
4068       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4069                        begin
4070       1/1                  if (error_vswitch4===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4071                            begin
4072       <font color = "red">0/1     ==>              msg_count_pad7 = msg_count_pad7 + 1;</font>
4073       <font color = "red">0/1     ==>              -&gt;event_error_vswitch4;</font>
4074       <font color = "red">0/1     ==>              if (msg_count_pad7 &lt;= MAX_WARNING_COUNT)</font>
4075                                begin
4076       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) &amp; VSWITCH(= %b) %m&quot;,ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);</font>
4077                                end
4078                                else
4079       <font color = "red">0/1     ==>                  if (msg_count_pad7 == MAX_WARNING_COUNT+1)</font>
4080                                    begin
4081       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4082                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4083                            end
                        MISSING_ELSE
4084                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4085                    end
4086                    wire #100 error_vswitch5 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp; ANALOG_EN===1);
4087                    event event_error_vswitch5;
4088                    always @(error_vswitch5)
4089                    begin
4090       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4091                        begin
4092       1/1                  if (error_vswitch5===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4093                            begin
4094       <font color = "red">0/1     ==>              msg_count_pad8 = msg_count_pad8 + 1;</font>
4095       <font color = "red">0/1     ==>              -&gt;event_error_vswitch5;</font>
4096       <font color = "red">0/1     ==>              if (msg_count_pad8 &lt;= MAX_WARNING_COUNT)</font>
4097                                begin
4098       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b) %m&quot;,ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);</font>
4099                                end
4100                                else
4101       <font color = "red">0/1     ==>                  if (msg_count_pad8 == MAX_WARNING_COUNT+1)</font>
4102                                    begin
4103       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4104                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4105                            end
                        MISSING_ELSE
4106                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4107                    end
4108                    wire #100 error_vddio_q1 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD!==1);
4109                    event event_error_vddio_q1;
4110                    always @(error_vddio_q1)
4111                    begin
4112       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4113                        begin
4114       1/1                  if (error_vddio_q1===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4115                            begin
4116       <font color = "red">0/1     ==>              msg_count_pad9 = msg_count_pad9 + 1;</font>
4117       <font color = "red">0/1     ==>              -&gt;event_error_vddio_q1;</font>
4118       <font color = "red">0/1     ==>              if (msg_count_pad9 &lt;= MAX_WARNING_COUNT)</font>
4119                                begin
4120       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD(= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) and hld_h_n_buf (= %b)  %m&quot;,VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);</font>
4121                                end
4122                                else
4123       <font color = "red">0/1     ==>                  if (msg_count_pad9 == MAX_WARNING_COUNT+1)</font>
4124                                    begin
4125       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4126                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4127                            end
                        MISSING_ELSE
4128                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4129                    end
4130                    wire #100 error_vddio_q2 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp; ANALOG_EN===1);
4131                    event event_error_vddio_q2;
4132                    always @(error_vddio_q2)
4133                    begin
4134       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4135                        begin
4136       1/1                  if (error_vddio_q2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4137                            begin
4138       <font color = "red">0/1     ==>              msg_count_pad10 = msg_count_pad10 + 1;</font>
4139       <font color = "red">0/1     ==>              -&gt;event_error_vddio_q2;</font>
4140       <font color = "red">0/1     ==>              if (msg_count_pad10 &lt;= MAX_WARNING_COUNT)</font>
4141                                begin
4142       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) , hld_h_n_buf (= %b) &amp;&amp; VCCD (= %b) %m&quot;,ANALOG_EN, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);</font>
4143                                end
4144                                else
4145       <font color = "red">0/1     ==>                  if (msg_count_pad10 == MAX_WARNING_COUNT+1)</font>
4146                                    begin
4147       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4148                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4149                            end
                        MISSING_ELSE
4150                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4151                    end
4152                    wire #100 error_supply_good = ( VDDA ===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1  &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp;  ANALOG_EN===1 &amp;&amp; ENABLE_VSWITCH_H !==1 &amp;&amp; ENABLE_VSWITCH_H !==0 );
4153                    event event_error_supply_good;
4154                    always @(error_supply_good)
4155                    begin
4156       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4157                        begin
4158       1/1                  if (error_supply_good===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4159                            begin
4160       <font color = "red">0/1     ==>              msg_count_pad11 = msg_count_pad11 + 1;</font>
4161       <font color = "red">0/1     ==>              -&gt;event_error_supply_good;</font>
4162       <font color = "red">0/1     ==>              if (msg_count_pad11 &lt;= MAX_WARNING_COUNT)</font>
4163                                begin
4164       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m&quot;,ENABLE_VSWITCH_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);</font>
4165                                end
4166                                else
4167       <font color = "red">0/1     ==>                  if (msg_count_pad11 == MAX_WARNING_COUNT+1)</font>
4168                                    begin
4169       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4170                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4171                            end
                        MISSING_ELSE
4172                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4173                    end
4174                    wire #100 error_vdda_vddioq_vswitch2 = ( VDDA ===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp;  ANALOG_EN===1 &amp;&amp; ENABLE_VDDA_H !==1 &amp;&amp; ENABLE_VDDA_H !==0 );
4175                    event event_error_vdda_vddioq_vswitch2;
4176                    always @(error_vdda_vddioq_vswitch2)
4177                    begin
4178       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4179                        begin
4180       1/1                  if (error_vdda_vddioq_vswitch2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4181                            begin
4182       <font color = "red">0/1     ==>              msg_count_pad12 = msg_count_pad12 + 1;</font>
4183       <font color = "red">0/1     ==>              -&gt;event_error_vdda_vddioq_vswitch2;</font>
4184       <font color = "red">0/1     ==>              if (msg_count_pad12 &lt;= MAX_WARNING_COUNT)</font>
4185                                begin
4186       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m&quot;,ENABLE_VDDA_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);</font>
4187                                end
4188                                else
4189       <font color = "red">0/1     ==>                  if (msg_count_pad12 == MAX_WARNING_COUNT+1)</font>
4190                                    begin
4191       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4192                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4193                            end
                        MISSING_ELSE
4194                        end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_1651_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod17_4.html#inst_tag_1651" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[7].gpiov2_base</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>32</td><td>20</td><td>62.50</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>32</td><td>20</td><td>62.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3878
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b1) || (amux_select === 3'b010)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3878
 SUB-EXPRESSION (((amux_select === 3'b1) || (amux_select === 3'b010)) &amp;&amp; (analog_en_final === 1'b1))
                 --------------------------1-------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3878
 SUB-EXPRESSION ((amux_select === 3'b1) || (amux_select === 3'b010))
                 -----------1----------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu_user">T27</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3879
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b101) || (amux_select === 3'b110)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3879
 SUB-EXPRESSION (((amux_select === 3'b101) || (amux_select === 3'b110)) &amp;&amp; (analog_en_final === 1'b1))
                 ---------------------------1--------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3879
 SUB-EXPRESSION ((amux_select === 3'b101) || (amux_select === 3'b110))
                 ------------1-----------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3880
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b100) || (amux_select === 3'b0)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3880
 SUB-EXPRESSION (((amux_select === 3'b100) || (amux_select === 3'b0)) &amp;&amp; (analog_en_final === 1'b1))
                 --------------------------1-------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3880
 SUB-EXPRESSION ((amux_select === 3'b100) || (amux_select === 3'b0))
                 ------------1-----------    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3881
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b011) || (amux_select === 3'b111)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3881
 SUB-EXPRESSION (((amux_select === 3'b011) || (amux_select === 3'b111)) &amp;&amp; (analog_en_final === 1'b1))
                 ---------------------------1--------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3881
 SUB-EXPRESSION ((amux_select === 3'b011) || (amux_select === 3'b111))
                 ------------1-----------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<hr>
<a name="inst_tag_1651_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod17_4.html#inst_tag_1651" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[7].gpiov2_base</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">123</td>
<td class="rt">16</td>
<td class="rt">13.01 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">266</td>
<td class="rt">99</td>
<td class="rt">37.22 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">133</td>
<td class="rt">69</td>
<td class="rt">51.88 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">133</td>
<td class="rt">30</td>
<td class="rt">22.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">78</td>
<td class="rt">34</td>
<td class="rt">43.59 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">25</td>
<td class="rt">64.10 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">9</td>
<td class="rt">23.08 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Signals</td>
<td class="rt">86</td>
<td class="rt">9</td>
<td class="rt">10.47 </td>
</tr><tr class="s3">
<td>Signal Bits</td>
<td class="rt">188</td>
<td class="rt">65</td>
<td class="rt">34.57 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">94</td>
<td class="rt">44</td>
<td class="rt">46.81 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">94</td>
<td class="rt">21</td>
<td class="rt">22.34 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>OUT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu">T24</span></td>
<td>INPUT</td>
</tr><tr>
<td>OE_N</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
<td>INPUT</td>
</tr><tr>
<td>HLD_H_N</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_INP_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_VDDA_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_VSWITCH_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_VDDIO</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>INP_DIS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>IB_MODE_SEL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>VTRIP_SEL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td>INPUT</td>
</tr><tr>
<td>SLOW</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>HLD_OVR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>ANALOG_EN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td>INPUT</td>
</tr><tr>
<td>ANALOG_SEL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>ANALOG_POL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>DM[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>DM[2:1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>VDDIO</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VDDIO_Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VDDA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VCCD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VSWITCH</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VCCHIB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VSSA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>VSSD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>VSSIO_Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>VSSIO</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>PAD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>PAD_A_NOESD_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>PAD_A_ESD_0_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>PAD_A_ESD_1_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>AMUXBUS_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>AMUXBUS_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>IN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>IN_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>TIE_HI_ESD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>TIE_LO_ESD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td></tr><tr>
<td>dm_final[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dm_final[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>slow_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>vtrip_sel_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>inp_dis_final</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr>
<td>out_final</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu">T24</span></td>
</tr><tr>
<td>oe_n_final</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
</tr><tr>
<td>hld_ovr_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>analog_en_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ib_mode_sel_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>analog_en_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>analog_en_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>dm_buf[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dm_buf[2:1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>slow_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>vtrip_sel_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>inp_dis_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr>
<td>out_buf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu">T24</span></td>
</tr><tr>
<td>oe_n_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
</tr><tr>
<td>hld_ovr_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>ib_mode_sel_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>dm_del[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>slow_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>vtrip_sel_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>inp_dis_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>out_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>oe_n_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>hld_ovr_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ib_mode_sel_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>hld_h_n_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>hld_h_n_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_dm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_slow</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_oe_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_vtrip_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_hld_ovr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_inp_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_ib_mode_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_enable_h</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>pwr_good_amux</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_hold_ovr_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_active_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_hold_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_active_mode_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_hold_mode_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_inpbuff_hv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_inpbuff_lv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_output_driver</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_analog_en_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_analog_en_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_amux_vccd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pad_tristate</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_pad</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_in_hv</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>x_on_in_lv</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>disable_inp_buff</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr>
<td>disable_inp_buff_lv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr>
<td>functional_mode_amux</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_analog_en_vdda</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>zero_on_analog_en_vdda</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_analog_en_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>zero_on_analog_en_vddio_q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>zero_on_analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>amux_select[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/gpio_all_o_user">*T15</span>,<span title = "compilation/simv/gpio_all_bidir_user">*T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu">T24</span></td>
</tr><tr>
<td>amux_select[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>invalid_controls_amux</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_amuxbus_a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_amuxbus_b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_vssio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dis_err_msgs</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_enable_vddio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vddio_q1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vddio_q2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_supply_good</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda_vddioq_vswitch2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<hr>
<a name="inst_tag_1651_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod17_4.html#inst_tag_1651" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[7].gpiov2_base</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">126</td>
<td class="rt">58</td>
<td class="rt">46.03 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3878</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3879</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3880</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3881</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3603</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3661</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3680</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3699</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3718</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3737</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3756</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3775</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3794</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3813</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3825</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">3837</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">3849</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3914</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3936</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3958</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3980</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4002</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4024</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4046</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4068</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4090</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4112</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4134</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4156</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4178</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3878       wire enable_pad_amuxbus_a = invalid_controls_amux  ? 1'bx : (amux_select===3'b001 || amux_select===3'b010) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3879       wire enable_pad_amuxbus_b = invalid_controls_amux  ? 1'bx : (amux_select===3'b101 || amux_select===3'b110) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3880       wire enable_pad_vssio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b100 || amux_select===3'b000) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3881       wire enable_pad_vddio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b011 || amux_select===3'b111) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3603           if (SLOW===1)
               <font color = "green">-1-</font>  
3604               slow_delay = slow_1_delay;
           <font color = "green">        ==></font>
3605           else
3606               slow_delay = slow_0_delay;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3661           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3662           begin
3663               dm_final 	<= 3'bxxx;
           <font color = "green">        ==></font>
3664           end
3665           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3666           begin
3667               dm_final 	<= 3'b000;
           <font color = "green">        ==></font>
3668           end
3669           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3670           begin
3671               dm_final 	<= (^dm_buf[2:0]	=== 1'bx	|| !pwr_good_active_mode) ? 3'bxxx : dm_buf;
           <font color = "green">        ==></font>
3672           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3680           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3681           begin
3682               inp_dis_final 	<= 1'bx;
           <font color = "green">        ==></font>
3683           end
3684           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3685           begin
3686               inp_dis_final 	<= 1'b1;
           <font color = "green">        ==></font>
3687           end
3688           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3689           begin
3690               inp_dis_final 	<= (^inp_dis_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : inp_dis_buf;
           <font color = "green">        ==></font>
3691           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3699           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3700           begin
3701               vtrip_sel_final 	<= 1'bx;
           <font color = "green">        ==></font>
3702           end
3703           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3704           begin
3705               vtrip_sel_final 	<= 1'b0;
           <font color = "green">        ==></font>
3706           end
3707           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3708           begin
3709               vtrip_sel_final 	<= (^vtrip_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : vtrip_sel_buf;
           <font color = "green">        ==></font>
3710           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3718           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3719           begin
3720               ib_mode_sel_final 	<= 1'bx;
           <font color = "green">        ==></font>
3721           end
3722           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3723           begin
3724               ib_mode_sel_final 	<= 1'b0;
           <font color = "green">        ==></font>
3725           end
3726           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3727           begin
3728               ib_mode_sel_final 	<= (^ib_mode_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : ib_mode_sel_buf;
           <font color = "green">        ==></font>
3729           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3737           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3738           begin
3739               slow_final 	<= 1'bx;
           <font color = "green">        ==></font>
3740           end
3741           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3742           begin
3743               slow_final 	<= 1'b0;
           <font color = "green">        ==></font>
3744           end
3745           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3746           begin
3747               slow_final 	<= (^slow_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : slow_buf;
           <font color = "green">        ==></font>
3748           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3756           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3757           begin
3758               hld_ovr_final 	<= 1'bx;
           <font color = "green">        ==></font>
3759           end
3760           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3761           begin
3762               hld_ovr_final 	<= 1'b0;
           <font color = "green">        ==></font>
3763           end
3764           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3765           begin
3766               hld_ovr_final 	<= (^hld_ovr_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : hld_ovr_buf;
           <font color = "green">        ==></font>
3767           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3775           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && (^hld_h_n_buf===1'bx || (hld_h_n_buf===0 && hld_ovr_final===1'bx) || (hld_h_n_buf===1 && hld_ovr_final===1'bx))))
               <font color = "green">-1-</font>  
3776           begin
3777               oe_n_final 	<= 1'bx;
           <font color = "green">        ==></font>
3778           end
3779           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3780           begin
3781               oe_n_final 	<= 1'b1;
           <font color = "green">        ==></font>
3782           end
3783           else if (hld_h_n_buf===1 || hld_ovr_final===1)
                    <font color = "red">-3-</font>  
3784           begin
3785               oe_n_final  	<= (^oe_n_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : oe_n_buf;
           <font color = "green">        ==></font>
3786           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3794           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && (^hld_h_n_buf===1'bx ||(hld_h_n_buf===0 &&  hld_ovr_final===1'bx || (hld_h_n_buf===1 && hld_ovr_final===1'bx)))))
               <font color = "green">-1-</font>  
3795           begin
3796               out_final 	<= 1'bx;
           <font color = "green">        ==></font>
3797           end
3798           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3799           begin
3800               out_final 	<= 1'b1;
           <font color = "green">        ==></font>
3801           end
3802           else if (hld_h_n_buf===1 || hld_ovr_final===1)
                    <font color = "red">-3-</font>  
3803           begin
3804               out_final  	<= (^out_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : out_buf;
           <font color = "green">        ==></font>
3805           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3813           if (x_on_analog_en_vdda ===1 )
               <font color = "green">-1-</font>  
3814           begin
3815               analog_en_vdda <= 1'bx;
           <font color = "green">        ==></font>
3816           end
3817           else if ( zero_on_analog_en_vdda ===1 )
                    <font color = "green">-2-</font>  
3818           begin
3819               analog_en_vdda <= 1'b0;
           <font color = "green">        ==></font>
3820           end
3821           else if (x_on_analog_en_vdda !==1 && zero_on_analog_en_vdda !==1)
                    <font color = "red">-3-</font>  
3822           begin
3823               analog_en_vdda <= ANALOG_EN;
           <font color = "green">        ==></font>
3824           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3825           if (x_on_analog_en_vddio_q  ===1 )
               <font color = "green">-1-</font>  
3826           begin
3827               analog_en_vddio_q  <= 1'bx;
           <font color = "green">        ==></font>
3828           end
3829           else if ( zero_on_analog_en_vddio_q ===1 )
                    <font color = "green">-2-</font>  
3830           begin
3831               analog_en_vddio_q  <= 1'b0;
           <font color = "green">        ==></font>
3832           end
3833           else if ( x_on_analog_en_vddio_q !==1 && zero_on_analog_en_vddio_q !==1)
                    <font color = "red">-3-</font>  
3834           begin
3835               analog_en_vddio_q  <= ANALOG_EN;
           <font color = "green">        ==></font>
3836           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3837           if (x_on_analog_en_vswitch  ===1 )
               <font color = "green">-1-</font>  
3838           begin
3839               analog_en_vswitch  <= 1'bx;
           <font color = "green">        ==></font>
3840           end
3841           else if ( zero_on_analog_en_vswitch ===1 )
                    <font color = "red">-2-</font>  
3842           begin
3843               analog_en_vswitch  <= 1'b0;
           <font color = "green">        ==></font>
3844           end
3845           else if (x_on_analog_en_vswitch !==1 && zero_on_analog_en_vswitch !==1)
                    <font color = "red">-3-</font>  
3846           begin
3847               analog_en_vswitch  <= ANALOG_EN;
           <font color = "red">        ==></font>
3848           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3849           if ( (analog_en_vswitch ===1'bx && analog_en_vdda ===1'bx) || (analog_en_vswitch ===1'bx && analog_en_vddio_q ===1'bx) || (analog_en_vddio_q ===1'bx && analog_en_vdda ===1'bx ) )
               <font color = "green">-1-</font>  
3850           begin
3851               analog_en_final  <= 1'bx;
           <font color = "green">        ==></font>
3852           end
3853           else if (analog_en_vdda ===1'bx && (analog_en_vddio_q ===1 ||analog_en_vswitch===1 ))
                    <font color = "red">-2-</font>  
3854           begin
3855               analog_en_final  <= 1'bx;
           <font color = "red">        ==></font>
3856           end
3857           else if (analog_en_vddio_q ===1'bx && (analog_en_vdda ===1 ||analog_en_vswitch===1 ))
                    <font color = "red">-3-</font>  
3858           begin
3859               analog_en_final  <= 1'bx;
           <font color = "red">        ==></font>
3860           end
3861           else if (analog_en_vswitch===1'bx && (analog_en_vdda ===1 || analog_en_vddio_q ===1 ))
                    <font color = "red">-4-</font>  
3862           begin
3863               analog_en_final  <= 1'bx;
           <font color = "red">        ==></font>
3864           end
3865           else if ((analog_en_vdda ===0 && analog_en_vddio_q ===0 )|| (analog_en_vdda ===0 && analog_en_vswitch===0 ) ||  (analog_en_vddio_q ===0 && analog_en_vswitch===0 ))
                    <font color = "green">-5-</font>  
3866           begin
3867               analog_en_final  <=0;
           <font color = "green">        ==></font>
3868           end
3869           else if (analog_en_vdda ===1 && analog_en_vddio_q ===1 &&  analog_en_vswitch ===1)
                    <font color = "red">-6-</font>  
3870           begin
3871               analog_en_final  <=1;
           <font color = "red">        ==></font>
3872           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3914           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3915           begin
3916               if (error_enable_vddio===1)
                   <font color = "red">-2-</font>  
3917               begin
3918                   msg_count_pad = msg_count_pad + 1;
3919                   ->event_error_enable_vddio;
3920                   if (msg_count_pad <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3921                   begin
3922                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 :  Enable_h (= %b) and ENABLE_VDDIO (= %b) are complement of each \other. This is an illegal combination as ENABLE_VDDIO and ENABLE_H are the same input signals IN different power \domains %m", ENABLE_H, ENABLE_VDDIO, $stime);
           <font color = "red">                ==></font>
3923                   end
3924                   else
3925                       if (msg_count_pad == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3926                       begin
3927                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3928                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3929               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3930           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3936           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3937           begin
3938               if (error_vdda===1)
                   <font color = "red">-2-</font>  
3939               begin
3940                   msg_count_pad1 = msg_count_pad1 + 1;
3941                   ->event_error_vdda;
3942                   if (msg_count_pad1 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3943                   begin
3944                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H (= %b) cannot be 1 when VDDA (= %b) and VDDIO_Q (= %b) %m",ENABLE_VDDA_H, VDDA,VDDIO_Q,$stime);
           <font color = "red">                ==></font>
3945                   end
3946                   else
3947                       if (msg_count_pad1 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3948                       begin
3949                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3950                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3951               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3952           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3958           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3959           begin
3960               if (error_vdda2===1)
                   <font color = "red">-2-</font>  
3961               begin
3962                   msg_count_pad2 = msg_count_pad2 + 1;
3963                   ->event_error_vdda2;
3964                   if (msg_count_pad2 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3965                   begin
3966                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b)   %m",ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);
           <font color = "red">                ==></font>
3967                   end
3968                   else
3969                       if (msg_count_pad2 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3970                       begin
3971                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3972                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3973               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3974           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3980           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3981           begin
3982               if (error_vdda3===1)
                   <font color = "red">-2-</font>  
3983               begin
3984                   msg_count_pad3 = msg_count_pad3 + 1;
3985                   ->event_error_vdda3;
3986                   if (msg_count_pad3 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3987                   begin
3988                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD (= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b) and hld_h_n_buf (= %b) %m",VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);
           <font color = "red">                ==></font>
3989                   end
3990                   else
3991                       if (msg_count_pad3 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3992                       begin
3993                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3994                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3995               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3996           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4002           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4003           begin
4004               if (error_vswitch1===1)
                   <font color = "red">-2-</font>  
4005               begin
4006                   msg_count_pad4 = msg_count_pad4 + 1;
4007                   ->event_error_vswitch1;
4008                   if (msg_count_pad4 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4009                   begin
4010                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) & VSWITCH(= %b) %m",ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);
           <font color = "red">                ==></font>
4011                   end
4012                   else
4013                       if (msg_count_pad4 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4014                       begin
4015                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4016                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4017               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4018           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4024           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4025           begin
4026               if (error_vswitch2===1)
                   <font color = "red">-2-</font>  
4027               begin
4028                   msg_count_pad5 = msg_count_pad5 + 1;
4029                   ->event_error_vswitch2;
4030                   if (msg_count_pad5 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4031                   begin
4032                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b)  & VCCD(= %b) %m",ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,VCCD,$stime);
           <font color = "red">                ==></font>
4033                   end
4034                   else
4035                       if (msg_count_pad5 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4036                       begin
4037                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4038                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4039               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4040           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4046           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4047           begin
4048               if (error_vswitch3===1)
                   <font color = "red">-2-</font>  
4049               begin
4050                   msg_count_pad6 = msg_count_pad6 + 1;
4051                   ->event_error_vswitch3;
4052                   if (msg_count_pad6 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4053                   begin
4054                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) & VSWITCH(= %b) %m",ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);
           <font color = "red">                ==></font>
4055                   end
4056                   else
4057                       if (msg_count_pad6 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4058                       begin
4059                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4060                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4061               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4062           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4068           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4069           begin
4070               if (error_vswitch4===1)
                   <font color = "red">-2-</font>  
4071               begin
4072                   msg_count_pad7 = msg_count_pad7 + 1;
4073                   ->event_error_vswitch4;
4074                   if (msg_count_pad7 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4075                   begin
4076                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) & VSWITCH(= %b) %m",ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);
           <font color = "red">                ==></font>
4077                   end
4078                   else
4079                       if (msg_count_pad7 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4080                       begin
4081                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4082                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4083               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4084           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4090           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4091           begin
4092               if (error_vswitch5===1)
                   <font color = "red">-2-</font>  
4093               begin
4094                   msg_count_pad8 = msg_count_pad8 + 1;
4095                   ->event_error_vswitch5;
4096                   if (msg_count_pad8 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4097                   begin
4098                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b) %m",ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);
           <font color = "red">                ==></font>
4099                   end
4100                   else
4101                       if (msg_count_pad8 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4102                       begin
4103                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4104                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4105               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4106           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4112           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4113           begin
4114               if (error_vddio_q1===1)
                   <font color = "red">-2-</font>  
4115               begin
4116                   msg_count_pad9 = msg_count_pad9 + 1;
4117                   ->event_error_vddio_q1;
4118                   if (msg_count_pad9 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4119                   begin
4120                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD(= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) and hld_h_n_buf (= %b)  %m",VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);
           <font color = "red">                ==></font>
4121                   end
4122                   else
4123                       if (msg_count_pad9 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4124                       begin
4125                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4126                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4127               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4128           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4134           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4135           begin
4136               if (error_vddio_q2===1)
                   <font color = "red">-2-</font>  
4137               begin
4138                   msg_count_pad10 = msg_count_pad10 + 1;
4139                   ->event_error_vddio_q2;
4140                   if (msg_count_pad10 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4141                   begin
4142                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) , hld_h_n_buf (= %b) && VCCD (= %b) %m",ANALOG_EN, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);
           <font color = "red">                ==></font>
4143                   end
4144                   else
4145                       if (msg_count_pad10 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4146                       begin
4147                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4148                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4149               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4150           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4156           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4157           begin
4158               if (error_supply_good===1)
                   <font color = "red">-2-</font>  
4159               begin
4160                   msg_count_pad11 = msg_count_pad11 + 1;
4161                   ->event_error_supply_good;
4162                   if (msg_count_pad11 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4163                   begin
4164                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m",ENABLE_VSWITCH_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);
           <font color = "red">                ==></font>
4165                   end
4166                   else
4167                       if (msg_count_pad11 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4168                       begin
4169                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4170                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4171               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4172           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4178           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4179           begin
4180               if (error_vdda_vddioq_vswitch2===1)
                   <font color = "red">-2-</font>  
4181               begin
4182                   msg_count_pad12 = msg_count_pad12 + 1;
4183                   ->event_error_vdda_vddioq_vswitch2;
4184                   if (msg_count_pad12 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4185                   begin
4186                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m",ENABLE_VDDA_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);
           <font color = "red">                ==></font>
4187                   end
4188                   else
4189                       if (msg_count_pad12 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4190                       begin
4191                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4192                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4193               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4194           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1652'>
<a name="inst_tag_1652_Line"></a>
<b>Line Coverage for Instance : <a href="mod17_4.html#inst_tag_1652" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[8].gpiov2_base</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>220</td><td>120</td><td>54.55</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>3599</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>3600</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3603</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3661</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3676</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3680</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3695</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3699</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3714</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3718</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3733</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3737</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3752</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3756</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3771</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3775</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3790</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3794</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3809</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>3813</td><td>30</td><td>24</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>3890</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3914</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3936</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3958</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3980</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4002</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4024</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4046</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4068</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4090</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4112</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4134</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4156</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4178</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
3598                    integer slow_1_delay,slow_0_delay,slow_delay;
3599       1/1          initial slow_1_delay = SLOW_1_DELAY;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3600       1/1          initial slow_0_delay = SLOW_0_DELAY;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3601                    always @(*)
3602                    begin
3603       1/1              if (SLOW===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3604       1/1                  slow_delay = slow_1_delay;
           Tests:       <span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_1100">T12</span>&nbsp;
3605                        else
3606       1/1                  slow_delay = slow_0_delay;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3607                    end
3608                    bufif1 (pull1, strong0) #slow_delay dm2 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b010));
3609                    bufif1 (strong1, pull0) #slow_delay dm3 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b011));
3610                    bufif1 (highz1, strong0) #slow_delay dm4 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b100));
3611                    bufif1 (strong1, highz0) #slow_delay dm5 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b101));
3612                    bufif1 (strong1, strong0) #slow_delay dm6 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b110));
3613                    bufif1 (pull1, pull0)  #slow_delay dm7 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b111));
3614                    tran pad_esd_1 (PAD,PAD_A_NOESD_H);
3615                    tran pad_esd_2 (PAD,PAD_A_ESD_0_H);
3616                    tran pad_esd_3 (PAD,PAD_A_ESD_1_H);
3617                    wire x_on_in_hv  =  (ENABLE_H===0  &amp;&amp; ^ENABLE_INP_H===1'bx)
3618                         || (inp_dis_final===1'bx  &amp;&amp; ^dm_final[2:0]!==1'bx &amp;&amp; dm_final !== 3'b000)
3619                         || (^ENABLE_H===1'bx)
3620                         || (inp_dis_final===0 	       	&amp;&amp; ^dm_final[2:0] === 1'bx)
3621                         || (ib_mode_sel_final===1'bx  	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000)
3622                         || (^ENABLE_VDDIO===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000	&amp;&amp; ib_mode_sel_final===1'b1)
3623                         || (vtrip_sel_final===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000	&amp;&amp; ib_mode_sel_final===1'b0);
3624                    wire x_on_in_lv  =  (ENABLE_H===0  &amp;&amp; ^ENABLE_INP_H===1'bx)
3625                         || (inp_dis_final===1'bx  &amp;&amp; ^dm_final[2:0]!==1'bx &amp;&amp; dm_final !== 3'b000)
3626                         || (ENABLE_H===0  &amp;&amp; ^ENABLE_VDDIO===1'bx)
3627                         || (^ENABLE_H===1'bx)
3628                         || (inp_dis_final===0 	       	&amp;&amp; ^dm_final[2:0] === 1'bx)
3629                         || (ib_mode_sel_final===1'bx  	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000)
3630                         || (^ENABLE_VDDIO===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000)
3631                         || (vtrip_sel_final===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000	&amp;&amp; ib_mode_sel_final===1'b0);
3632                    wire disable_inp_buff = ENABLE_H===1 ? (dm_final===3'b000 || inp_dis_final===1) : ENABLE_INP_H===0;
3633                    assign IN_H = (x_on_in_hv===1 || pwr_good_inpbuff_hv===0) ? 1'bx : (disable_inp_buff===1 ? 0 : (^PAD===1'bx ? 1'bx : PAD));
3634                    wire disable_inp_buff_lv = ENABLE_H===1 ? (dm_final===3'b000 || inp_dis_final===1) : ENABLE_VDDIO===0;
3635                    assign IN =   (x_on_in_lv===1 || pwr_good_inpbuff_lv===0 ) ? 1'bx : (disable_inp_buff_lv===1 ? 0 : (^PAD===1'bx ? 1'bx : PAD));
3636                    assign TIE_HI_ESD = VDDIO===1'b1 ? 1'b1 : 1'bx;
3637                    assign TIE_LO_ESD = VSSIO===1'b0 ? 1'b0 : 1'bx;
3638                    wire functional_mode_amux = (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_analog_en_vswitch ===1 );
3639                    wire x_on_analog_en_vdda = (pwr_good_analog_en_vdda !==1
3640                                                || (functional_mode_amux ==1 &amp;&amp; (ENABLE_H !==0 &amp;&amp; ^hld_h_n_buf === 1'bx) || (hld_h_n_buf!== 0 &amp;&amp; ^ENABLE_H=== 1'bx) || pwr_good_amux_vccd !==1 )
3641                                                || (functional_mode_amux ==1 &amp;&amp; (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ^ANALOG_EN === 1'bx &amp;&amp; ENABLE_VDDA_H ===1 &amp;&amp; ENABLE_VSWITCH_H===1 ) || (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ANALOG_EN ===0 &amp;&amp; ^ENABLE_VDDA_H ===1'bx) ));
3642                    wire zero_on_analog_en_vdda = ( (pwr_good_analog_en_vdda ===1 &amp;&amp; ENABLE_VDDA_H ===0)
3643                                                    || (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; hld_h_n_buf===0)
3644                                                    || (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; ENABLE_H===0)
3645                                                    ||  (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_amux_vccd &amp;&amp; ANALOG_EN===0) );
3646                    wire x_on_analog_en_vddio_q =  ( pwr_good_analog_en_vddio_q !==1
3647                                                     || (functional_mode_amux ==1 &amp;&amp; (ENABLE_H !==0 &amp;&amp; ^hld_h_n_buf === 1'bx) || (hld_h_n_buf!== 0 &amp;&amp; ^ENABLE_H=== 1'bx) || pwr_good_amux_vccd !==1 )
3648                                                     || (functional_mode_amux ==1 &amp;&amp; (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ^ANALOG_EN === 1'bx &amp;&amp; ENABLE_VDDA_H ===1 &amp;&amp; ENABLE_VSWITCH_H===1 ) ));
3649                    wire zero_on_analog_en_vddio_q =  ( (pwr_good_analog_en_vddio_q ===1 &amp;&amp; hld_h_n_buf===0)
3650                                                        || (pwr_good_analog_en_vddio_q ===1 &amp;&amp; ENABLE_H===0)
3651                                                        ||  (pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_amux_vccd &amp;&amp; ANALOG_EN===0) );
3652                    wire x_on_analog_en_vswitch = (pwr_good_analog_en_vswitch !==1
3653                                                   || (functional_mode_amux ==1 &amp;&amp; (ENABLE_H !==0 &amp;&amp; ^hld_h_n_buf === 1'bx) || (hld_h_n_buf!== 0 &amp;&amp; ^ENABLE_H=== 1'bx) || pwr_good_amux_vccd !==1 )
3654                                                   || (functional_mode_amux ==1 &amp;&amp; (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ^ANALOG_EN === 1'bx &amp;&amp; ENABLE_VDDA_H ===1 &amp;&amp; ENABLE_VSWITCH_H===1 ) || (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ANALOG_EN ===0 &amp;&amp; ^ENABLE_VSWITCH_H ===1'bx) ));
3655                    wire  zero_on_analog_en_vswitch =   ( (pwr_good_analog_en_vswitch ===1 &amp;&amp; ENABLE_VSWITCH_H ===0)
3656                                                          || (pwr_good_analog_en_vswitch ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; hld_h_n_buf===0)
3657                                                          || (pwr_good_analog_en_vswitch ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; ENABLE_H===0)
3658                                                          ||  (pwr_good_analog_en_vswitch ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_amux_vccd &amp;&amp; ANALOG_EN===0) );
3659                    always @(*)
3660                    begin : LATCH_dm
3661       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3662                        begin
3663       1/1                  dm_final 	&lt;= 3'bxxx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3664                        end
3665       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3666                        begin
3667       1/1                  dm_final 	&lt;= 3'b000;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3668                        end
3669       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3670                        begin
3671       1/1                  dm_final 	&lt;= (^dm_buf[2:0]	=== 1'bx	|| !pwr_good_active_mode) ? 3'bxxx : dm_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3672                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3673                    end
3674                    always @(notifier_enable_h or notifier_dm)
3675                    begin
3676       <font color = "red">0/2     ==>      disable LATCH_dm; dm_final &lt;= 3'bxxx;</font>
3677                    end
3678                    always @(*)
3679                    begin : LATCH_inp_dis
3680       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3681                        begin
3682       1/1                  inp_dis_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3683                        end
3684       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3685                        begin
3686       1/1                  inp_dis_final 	&lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3687                        end
3688       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3689                        begin
3690       1/1                  inp_dis_final 	&lt;= (^inp_dis_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : inp_dis_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3691                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3692                    end
3693                    always @(notifier_enable_h or notifier_inp_dis)
3694                    begin
3695       <font color = "red">0/2     ==>      disable LATCH_inp_dis; inp_dis_final &lt;= 1'bx;</font>
3696                    end
3697                    always @(*)
3698                    begin : LATCH_vtrip_sel
3699       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3700                        begin
3701       1/1                  vtrip_sel_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3702                        end
3703       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3704                        begin
3705       1/1                  vtrip_sel_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3706                        end
3707       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3708                        begin
3709       1/1                  vtrip_sel_final 	&lt;= (^vtrip_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : vtrip_sel_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3710                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3711                    end
3712                    always @(notifier_enable_h or notifier_vtrip_sel)
3713                    begin
3714       <font color = "red">0/2     ==>      disable LATCH_vtrip_sel; vtrip_sel_final &lt;= 1'bx;</font>
3715                    end
3716                    always @(*)
3717                    begin : LATCH_ib_mode_sel
3718       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3719                        begin
3720       1/1                  ib_mode_sel_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3721                        end
3722       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3723                        begin
3724       1/1                  ib_mode_sel_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3725                        end
3726       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3727                        begin
3728       1/1                  ib_mode_sel_final 	&lt;= (^ib_mode_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : ib_mode_sel_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3729                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3730                    end
3731                    always @(notifier_enable_h or notifier_ib_mode_sel)
3732                    begin
3733       <font color = "red">0/2     ==>      disable LATCH_ib_mode_sel; ib_mode_sel_final &lt;= 1'bx;</font>
3734                    end
3735                    always @(*)
3736                    begin : LATCH_slow
3737       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3738                        begin
3739       1/1                  slow_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3740                        end
3741       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3742                        begin
3743       1/1                  slow_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3744                        end
3745       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3746                        begin
3747       1/1                  slow_final 	&lt;= (^slow_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : slow_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3748                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3749                    end
3750                    always @(notifier_enable_h or notifier_slow)
3751                    begin
3752       <font color = "red">0/2     ==>      disable LATCH_slow; slow_final &lt;= 1'bx;</font>
3753                    end
3754                    always @(*)
3755                    begin : LATCH_hld_ovr
3756       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3757                        begin
3758       1/1                  hld_ovr_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3759                        end
3760       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3761                        begin
3762       1/1                  hld_ovr_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3763                        end
3764       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3765                        begin
3766       1/1                  hld_ovr_final 	&lt;= (^hld_ovr_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : hld_ovr_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3767                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3768                    end
3769                    always @(notifier_enable_h or notifier_hld_ovr)
3770                    begin
3771       <font color = "red">0/2     ==>      disable LATCH_hld_ovr; hld_ovr_final &lt;= 1'bx;</font>
3772                    end
3773                    always @(*)
3774                    begin : LATCH_oe_n
3775       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; (^hld_h_n_buf===1'bx || (hld_h_n_buf===0 &amp;&amp; hld_ovr_final===1'bx) || (hld_h_n_buf===1 &amp;&amp; hld_ovr_final===1'bx))))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3776                        begin
3777       1/1                  oe_n_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3778                        end
3779       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3780                        begin
3781       1/1                  oe_n_final 	&lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3782                        end
3783       1/1              else if (hld_h_n_buf===1 || hld_ovr_final===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3784                        begin
3785       1/1                  oe_n_final  	&lt;= (^oe_n_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : oe_n_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3786                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3787                    end
3788                    always @(notifier_enable_h or notifier_oe_n)
3789                    begin
3790       <font color = "red">0/2     ==>      disable LATCH_oe_n; oe_n_final &lt;= 1'bx;</font>
3791                    end
3792                    always @(*)
3793                    begin : LATCH_out
3794       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; (^hld_h_n_buf===1'bx ||(hld_h_n_buf===0 &amp;&amp;  hld_ovr_final===1'bx || (hld_h_n_buf===1 &amp;&amp; hld_ovr_final===1'bx)))))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3795                        begin
3796       1/1                  out_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3797                        end
3798       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3799                        begin
3800       1/1                  out_final 	&lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3801                        end
3802       1/1              else if (hld_h_n_buf===1 || hld_ovr_final===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3803                        begin
3804       1/1                  out_final  	&lt;= (^out_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : out_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3805                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3806                    end
3807                    always @(notifier_enable_h or notifier_out)
3808                    begin
3809       <font color = "red">0/2     ==>      disable LATCH_out; out_final &lt;= 1'bx;</font>
3810                    end
3811                    always @(*)
3812                    begin
3813       1/1              if (x_on_analog_en_vdda ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3814                        begin
3815       1/1                  analog_en_vdda &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3816                        end
3817       1/1              else if ( zero_on_analog_en_vdda ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3818                        begin
3819       1/1                  analog_en_vdda &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3820                        end
3821       1/1              else if (x_on_analog_en_vdda !==1 &amp;&amp; zero_on_analog_en_vdda !==1)
           Tests:       <span title = "compilation/simv/serial_shifting_0011">T13</span>&nbsp;<span title = "compilation/simv/serial_shifting_10">T18</span>&nbsp;
3822                        begin
3823       1/1                  analog_en_vdda &lt;= ANALOG_EN;
           Tests:       <span title = "compilation/simv/serial_shifting_0011">T13</span>&nbsp;<span title = "compilation/simv/serial_shifting_10">T18</span>&nbsp;
3824                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3825       1/1              if (x_on_analog_en_vddio_q  ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3826                        begin
3827       1/1                  analog_en_vddio_q  &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3828                        end
3829       1/1              else if ( zero_on_analog_en_vddio_q ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3830                        begin
3831       1/1                  analog_en_vddio_q  &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3832                        end
3833       1/1              else if ( x_on_analog_en_vddio_q !==1 &amp;&amp; zero_on_analog_en_vddio_q !==1)
           Tests:       <span title = "compilation/simv/serial_shifting_0011">T13</span>&nbsp;<span title = "compilation/simv/serial_shifting_10">T18</span>&nbsp;
3834                        begin
3835       1/1                  analog_en_vddio_q  &lt;= ANALOG_EN;
           Tests:       <span title = "compilation/simv/serial_shifting_0011">T13</span>&nbsp;<span title = "compilation/simv/serial_shifting_10">T18</span>&nbsp;
3836                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3837       1/1              if (x_on_analog_en_vswitch  ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3838                        begin
3839       1/1                  analog_en_vswitch  &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3840                        end
3841       1/1              else if ( zero_on_analog_en_vswitch ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3842                        begin
3843       1/1                  analog_en_vswitch  &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3844                        end
3845       <font color = "red">0/1     ==>      else if (x_on_analog_en_vswitch !==1 &amp;&amp; zero_on_analog_en_vswitch !==1)</font>
3846                        begin
3847       <font color = "red">0/1     ==>          analog_en_vswitch  &lt;= ANALOG_EN;</font>
3848                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3849       1/1              if ( (analog_en_vswitch ===1'bx &amp;&amp; analog_en_vdda ===1'bx) || (analog_en_vswitch ===1'bx &amp;&amp; analog_en_vddio_q ===1'bx) || (analog_en_vddio_q ===1'bx &amp;&amp; analog_en_vdda ===1'bx ) )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3850                        begin
3851       1/1                  analog_en_final  &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3852                        end
3853       1/1              else if (analog_en_vdda ===1'bx &amp;&amp; (analog_en_vddio_q ===1 ||analog_en_vswitch===1 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3854                        begin
3855       <font color = "red">0/1     ==>          analog_en_final  &lt;= 1'bx;</font>
3856                        end
3857       1/1              else if (analog_en_vddio_q ===1'bx &amp;&amp; (analog_en_vdda ===1 ||analog_en_vswitch===1 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3858                        begin
3859       <font color = "red">0/1     ==>          analog_en_final  &lt;= 1'bx;</font>
3860                        end
3861       1/1              else if (analog_en_vswitch===1'bx &amp;&amp; (analog_en_vdda ===1 || analog_en_vddio_q ===1 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3862                        begin
3863       <font color = "red">0/1     ==>          analog_en_final  &lt;= 1'bx;</font>
3864                        end
3865       1/1              else if ((analog_en_vdda ===0 &amp;&amp; analog_en_vddio_q ===0 )|| (analog_en_vdda ===0 &amp;&amp; analog_en_vswitch===0 ) ||  (analog_en_vddio_q ===0 &amp;&amp; analog_en_vswitch===0 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3866                        begin
3867       1/1                  analog_en_final  &lt;=0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3868                        end
3869       1/1              else if (analog_en_vdda ===1 &amp;&amp; analog_en_vddio_q ===1 &amp;&amp;  analog_en_vswitch ===1)
           Tests:       <span title = "compilation/simv/serial_shifting_0011">T13</span>&nbsp;<span title = "compilation/simv/serial_shifting_10">T18</span>&nbsp;
3870                        begin
3871       <font color = "red">0/1     ==>          analog_en_final  &lt;=1;</font>
3872                        end
                        MISSING_ELSE
3873                    end
3874                    wire [2:0] amux_select = {ANALOG_SEL, ANALOG_POL, out_buf};
3875                    wire invalid_controls_amux = 	(analog_en_final===1'bx &amp;&amp; inp_dis_final===1)
3876                         || !pwr_good_amux
3877                         || (analog_en_final===1 &amp;&amp; ^amux_select[2:0] === 1'bx &amp;&amp; inp_dis_final===1);
3878                    wire enable_pad_amuxbus_a = invalid_controls_amux  ? 1'bx : (amux_select===3'b001 || amux_select===3'b010) &amp;&amp; (analog_en_final===1);
3879                    wire enable_pad_amuxbus_b = invalid_controls_amux  ? 1'bx : (amux_select===3'b101 || amux_select===3'b110) &amp;&amp; (analog_en_final===1);
3880                    wire enable_pad_vssio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b100 || amux_select===3'b000) &amp;&amp; (analog_en_final===1);
3881                    wire enable_pad_vddio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b011 || amux_select===3'b111) &amp;&amp; (analog_en_final===1);
3882                    tranif1 pad_amuxbus_a 	(PAD, AMUXBUS_A, enable_pad_amuxbus_a);
3883                    tranif1 pad_amuxbus_b 	(PAD, AMUXBUS_B, enable_pad_amuxbus_b);
3884                    bufif1 pad_vddio_q	(PAD, VDDIO_Q,   enable_pad_vddio_q);
3885                    bufif1 pad_vssio_q   	(PAD, VSSIO_Q,   enable_pad_vssio_q);
3886                    reg dis_err_msgs;
3887                    integer msg_count_pad,msg_count_pad1,msg_count_pad2,msg_count_pad3,msg_count_pad4,msg_count_pad5,msg_count_pad6,msg_count_pad7,msg_count_pad8,msg_count_pad9,msg_count_pad10,msg_count_pad11,msg_count_pad12;
3888                    initial
3889                    begin
3890       1/1              dis_err_msgs = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3891       1/1              msg_count_pad  = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3892       1/1              msg_count_pad1 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3893       1/1              msg_count_pad2 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3894       1/1              msg_count_pad3 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3895       1/1              msg_count_pad4 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3896       1/1              msg_count_pad5 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3897       1/1              msg_count_pad6 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3898       1/1              msg_count_pad7 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3899       1/1              msg_count_pad8 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3900       1/1              msg_count_pad9 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3901       1/1              msg_count_pad10 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3902       1/1              msg_count_pad11 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3903       1/1              msg_count_pad12  = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3904                    `ifdef SKY130_FD_IO_TOP_GPIOV2_DIS_ERR_MSGS
3905                    `else
3906       2/2              #1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp; | <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3907       1/1              dis_err_msgs = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3908                    `endif
3909                    end
3910                    wire #100 error_enable_vddio = (ENABLE_VDDIO===0 &amp;&amp; ENABLE_H===1);
3911                    event event_error_enable_vddio;
3912                    always @(error_enable_vddio)
3913                    begin
3914       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3915                        begin
3916       1/1                  if (error_enable_vddio===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3917                            begin
3918       <font color = "red">0/1     ==>              msg_count_pad = msg_count_pad + 1;</font>
3919       <font color = "red">0/1     ==>              -&gt;event_error_enable_vddio;</font>
3920       <font color = "red">0/1     ==>              if (msg_count_pad &lt;= MAX_WARNING_COUNT)</font>
3921                                begin
3922       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 :  Enable_h (= %b) and ENABLE_VDDIO (= %b) are complement of each \other. This is an illegal combination as ENABLE_VDDIO and ENABLE_H are the same input signals IN different power \domains %m&quot;, ENABLE_H, ENABLE_VDDIO, $stime);</font>
3923                                end
3924                                else
3925       <font color = "red">0/1     ==>                  if (msg_count_pad == MAX_WARNING_COUNT+1)</font>
3926                                    begin
3927       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3928                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3929                            end
                        MISSING_ELSE
3930                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3931                    end
3932                    wire #100 error_vdda = ( VDDA===1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; ENABLE_VDDA_H===1 );
3933                    event event_error_vdda;
3934                    always @(error_vdda)
3935                    begin
3936       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3937                        begin
3938       1/1                  if (error_vdda===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3939                            begin
3940       <font color = "red">0/1     ==>              msg_count_pad1 = msg_count_pad1 + 1;</font>
3941       <font color = "red">0/1     ==>              -&gt;event_error_vdda;</font>
3942       <font color = "red">0/1     ==>              if (msg_count_pad1 &lt;= MAX_WARNING_COUNT)</font>
3943                                begin
3944       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H (= %b) cannot be 1 when VDDA (= %b) and VDDIO_Q (= %b) %m&quot;,ENABLE_VDDA_H, VDDA,VDDIO_Q,$stime);</font>
3945                                end
3946                                else
3947       <font color = "red">0/1     ==>                  if (msg_count_pad1 == MAX_WARNING_COUNT+1)</font>
3948                                    begin
3949       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3950                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3951                            end
                        MISSING_ELSE
3952                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3953                    end
3954                    wire #100 error_vdda2 = ( VDDA===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H===1 &amp;&amp; hld_h_n_buf ===1  &amp;&amp;  VCCD===1 &amp;&amp; ANALOG_EN ===1 );
3955                    event event_error_vdda2;
3956                    always @(error_vdda2)
3957                    begin
3958       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3959                        begin
3960       1/1                  if (error_vdda2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3961                            begin
3962       <font color = "red">0/1     ==>              msg_count_pad2 = msg_count_pad2 + 1;</font>
3963       <font color = "red">0/1     ==>              -&gt;event_error_vdda2;</font>
3964       <font color = "red">0/1     ==>              if (msg_count_pad2 &lt;= MAX_WARNING_COUNT)</font>
3965                                begin
3966       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b)   %m&quot;,ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);</font>
3967                                end
3968                                else
3969       <font color = "red">0/1     ==>                  if (msg_count_pad2 == MAX_WARNING_COUNT+1)</font>
3970                                    begin
3971       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3972                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3973                            end
                        MISSING_ELSE
3974                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3975                    end
3976                    wire #100 error_vdda3 =  ( VDDA===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H===1 &amp;&amp; hld_h_n_buf ===1  &amp;&amp; VCCD !==1 );
3977                    event event_error_vdda3;
3978                    always @(error_vdda3)
3979                    begin
3980       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3981                        begin
3982       1/1                  if (error_vdda3===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3983                            begin
3984       <font color = "red">0/1     ==>              msg_count_pad3 = msg_count_pad3 + 1;</font>
3985       <font color = "red">0/1     ==>              -&gt;event_error_vdda3;</font>
3986       <font color = "red">0/1     ==>              if (msg_count_pad3 &lt;= MAX_WARNING_COUNT)</font>
3987                                begin
3988       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD (= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b) and hld_h_n_buf (= %b) %m&quot;,VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);</font>
3989                                end
3990                                else
3991       <font color = "red">0/1     ==>                  if (msg_count_pad3 == MAX_WARNING_COUNT+1)</font>
3992                                    begin
3993       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3994                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3995                            end
                        MISSING_ELSE
3996                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3997                    end
3998                    wire #100 error_vswitch1 =  (VDDA !==1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; VSWITCH ===1 &amp;&amp; (ENABLE_VSWITCH_H===1)) ;
3999                    event event_error_vswitch1;
4000                    always @(error_vswitch1)
4001                    begin
4002       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4003                        begin
4004       1/1                  if (error_vswitch1===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4005                            begin
4006       <font color = "red">0/1     ==>              msg_count_pad4 = msg_count_pad4 + 1;</font>
4007       <font color = "red">0/1     ==>              -&gt;event_error_vswitch1;</font>
4008       <font color = "red">0/1     ==>              if (msg_count_pad4 &lt;= MAX_WARNING_COUNT)</font>
4009                                begin
4010       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) &amp; VSWITCH(= %b) %m&quot;,ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);</font>
4011                                end
4012                                else
4013       <font color = "red">0/1     ==>                  if (msg_count_pad4 == MAX_WARNING_COUNT+1)</font>
4014                                    begin
4015       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4016                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4017                            end
                        MISSING_ELSE
4018                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4019                    end
4020                    wire #100 error_vswitch2 =   (VDDA !==1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; VSWITCH ===1 &amp;&amp; VCCD===1 &amp;&amp; ANALOG_EN===1);
4021                    event event_error_vswitch2;
4022                    always @(error_vswitch2)
4023                    begin
4024       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4025                        begin
4026       1/1                  if (error_vswitch2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4027                            begin
4028       <font color = "red">0/1     ==>              msg_count_pad5 = msg_count_pad5 + 1;</font>
4029       <font color = "red">0/1     ==>              -&gt;event_error_vswitch2;</font>
4030       <font color = "red">0/1     ==>              if (msg_count_pad5 &lt;= MAX_WARNING_COUNT)</font>
4031                                begin
4032       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b)  &amp; VCCD(= %b) %m&quot;,ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,VCCD,$stime);</font>
4033                                end
4034                                else
4035       <font color = "red">0/1     ==>                  if (msg_count_pad5 == MAX_WARNING_COUNT+1)</font>
4036                                    begin
4037       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4038                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4039                            end
                        MISSING_ELSE
4040                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4041                    end
4042                    wire #100 error_vswitch3 =   (VDDA ===1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_VSWITCH_H===1);
4043                    event event_error_vswitch3;
4044                    always @(error_vswitch3)
4045                    begin
4046       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4047                        begin
4048       1/1                  if (error_vswitch3===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4049                            begin
4050       <font color = "red">0/1     ==>              msg_count_pad6 = msg_count_pad6 + 1;</font>
4051       <font color = "red">0/1     ==>              -&gt;event_error_vswitch3;</font>
4052       <font color = "red">0/1     ==>              if (msg_count_pad6 &lt;= MAX_WARNING_COUNT)</font>
4053                                begin
4054       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) &amp; VSWITCH(= %b) %m&quot;,ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);</font>
4055                                end
4056                                else
4057       <font color = "red">0/1     ==>                  if (msg_count_pad6 == MAX_WARNING_COUNT+1)</font>
4058                                    begin
4059       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4060                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4061                            end
                        MISSING_ELSE
4062                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4063                    end
4064                    wire #100 error_vswitch4 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_VSWITCH_H===1);
4065                    event event_error_vswitch4;
4066                    always @(error_vswitch4)
4067                    begin
4068       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4069                        begin
4070       1/1                  if (error_vswitch4===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4071                            begin
4072       <font color = "red">0/1     ==>              msg_count_pad7 = msg_count_pad7 + 1;</font>
4073       <font color = "red">0/1     ==>              -&gt;event_error_vswitch4;</font>
4074       <font color = "red">0/1     ==>              if (msg_count_pad7 &lt;= MAX_WARNING_COUNT)</font>
4075                                begin
4076       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) &amp; VSWITCH(= %b) %m&quot;,ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);</font>
4077                                end
4078                                else
4079       <font color = "red">0/1     ==>                  if (msg_count_pad7 == MAX_WARNING_COUNT+1)</font>
4080                                    begin
4081       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4082                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4083                            end
                        MISSING_ELSE
4084                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4085                    end
4086                    wire #100 error_vswitch5 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp; ANALOG_EN===1);
4087                    event event_error_vswitch5;
4088                    always @(error_vswitch5)
4089                    begin
4090       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4091                        begin
4092       1/1                  if (error_vswitch5===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4093                            begin
4094       <font color = "red">0/1     ==>              msg_count_pad8 = msg_count_pad8 + 1;</font>
4095       <font color = "red">0/1     ==>              -&gt;event_error_vswitch5;</font>
4096       <font color = "red">0/1     ==>              if (msg_count_pad8 &lt;= MAX_WARNING_COUNT)</font>
4097                                begin
4098       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b) %m&quot;,ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);</font>
4099                                end
4100                                else
4101       <font color = "red">0/1     ==>                  if (msg_count_pad8 == MAX_WARNING_COUNT+1)</font>
4102                                    begin
4103       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4104                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4105                            end
                        MISSING_ELSE
4106                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4107                    end
4108                    wire #100 error_vddio_q1 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD!==1);
4109                    event event_error_vddio_q1;
4110                    always @(error_vddio_q1)
4111                    begin
4112       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4113                        begin
4114       1/1                  if (error_vddio_q1===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4115                            begin
4116       <font color = "red">0/1     ==>              msg_count_pad9 = msg_count_pad9 + 1;</font>
4117       <font color = "red">0/1     ==>              -&gt;event_error_vddio_q1;</font>
4118       <font color = "red">0/1     ==>              if (msg_count_pad9 &lt;= MAX_WARNING_COUNT)</font>
4119                                begin
4120       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD(= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) and hld_h_n_buf (= %b)  %m&quot;,VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);</font>
4121                                end
4122                                else
4123       <font color = "red">0/1     ==>                  if (msg_count_pad9 == MAX_WARNING_COUNT+1)</font>
4124                                    begin
4125       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4126                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4127                            end
                        MISSING_ELSE
4128                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4129                    end
4130                    wire #100 error_vddio_q2 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp; ANALOG_EN===1);
4131                    event event_error_vddio_q2;
4132                    always @(error_vddio_q2)
4133                    begin
4134       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4135                        begin
4136       1/1                  if (error_vddio_q2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4137                            begin
4138       <font color = "red">0/1     ==>              msg_count_pad10 = msg_count_pad10 + 1;</font>
4139       <font color = "red">0/1     ==>              -&gt;event_error_vddio_q2;</font>
4140       <font color = "red">0/1     ==>              if (msg_count_pad10 &lt;= MAX_WARNING_COUNT)</font>
4141                                begin
4142       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) , hld_h_n_buf (= %b) &amp;&amp; VCCD (= %b) %m&quot;,ANALOG_EN, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);</font>
4143                                end
4144                                else
4145       <font color = "red">0/1     ==>                  if (msg_count_pad10 == MAX_WARNING_COUNT+1)</font>
4146                                    begin
4147       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4148                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4149                            end
                        MISSING_ELSE
4150                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4151                    end
4152                    wire #100 error_supply_good = ( VDDA ===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1  &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp;  ANALOG_EN===1 &amp;&amp; ENABLE_VSWITCH_H !==1 &amp;&amp; ENABLE_VSWITCH_H !==0 );
4153                    event event_error_supply_good;
4154                    always @(error_supply_good)
4155                    begin
4156       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4157                        begin
4158       1/1                  if (error_supply_good===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4159                            begin
4160       <font color = "red">0/1     ==>              msg_count_pad11 = msg_count_pad11 + 1;</font>
4161       <font color = "red">0/1     ==>              -&gt;event_error_supply_good;</font>
4162       <font color = "red">0/1     ==>              if (msg_count_pad11 &lt;= MAX_WARNING_COUNT)</font>
4163                                begin
4164       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m&quot;,ENABLE_VSWITCH_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);</font>
4165                                end
4166                                else
4167       <font color = "red">0/1     ==>                  if (msg_count_pad11 == MAX_WARNING_COUNT+1)</font>
4168                                    begin
4169       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4170                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4171                            end
                        MISSING_ELSE
4172                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4173                    end
4174                    wire #100 error_vdda_vddioq_vswitch2 = ( VDDA ===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp;  ANALOG_EN===1 &amp;&amp; ENABLE_VDDA_H !==1 &amp;&amp; ENABLE_VDDA_H !==0 );
4175                    event event_error_vdda_vddioq_vswitch2;
4176                    always @(error_vdda_vddioq_vswitch2)
4177                    begin
4178       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4179                        begin
4180       1/1                  if (error_vdda_vddioq_vswitch2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4181                            begin
4182       <font color = "red">0/1     ==>              msg_count_pad12 = msg_count_pad12 + 1;</font>
4183       <font color = "red">0/1     ==>              -&gt;event_error_vdda_vddioq_vswitch2;</font>
4184       <font color = "red">0/1     ==>              if (msg_count_pad12 &lt;= MAX_WARNING_COUNT)</font>
4185                                begin
4186       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m&quot;,ENABLE_VDDA_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);</font>
4187                                end
4188                                else
4189       <font color = "red">0/1     ==>                  if (msg_count_pad12 == MAX_WARNING_COUNT+1)</font>
4190                                    begin
4191       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4192                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4193                            end
                        MISSING_ELSE
4194                        end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_1652_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod17_4.html#inst_tag_1652" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[8].gpiov2_base</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>32</td><td>18</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>32</td><td>18</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3878
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b1) || (amux_select === 3'b010)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3878
 SUB-EXPRESSION (((amux_select === 3'b1) || (amux_select === 3'b010)) &amp;&amp; (analog_en_final === 1'b1))
                 --------------------------1-------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3878
 SUB-EXPRESSION ((amux_select === 3'b1) || (amux_select === 3'b010))
                 -----------1----------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu_user">T27</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3879
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b101) || (amux_select === 3'b110)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3879
 SUB-EXPRESSION (((amux_select === 3'b101) || (amux_select === 3'b110)) &amp;&amp; (analog_en_final === 1'b1))
                 ---------------------------1--------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3879
 SUB-EXPRESSION ((amux_select === 3'b101) || (amux_select === 3'b110))
                 ------------1-----------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3880
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b100) || (amux_select === 3'b0)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3880
 SUB-EXPRESSION (((amux_select === 3'b100) || (amux_select === 3'b0)) &amp;&amp; (analog_en_final === 1'b1))
                 --------------------------1-------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3880
 SUB-EXPRESSION ((amux_select === 3'b100) || (amux_select === 3'b0))
                 ------------1-----------    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3881
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b011) || (amux_select === 3'b111)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3881
 SUB-EXPRESSION (((amux_select === 3'b011) || (amux_select === 3'b111)) &amp;&amp; (analog_en_final === 1'b1))
                 ---------------------------1--------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3881
 SUB-EXPRESSION ((amux_select === 3'b011) || (amux_select === 3'b111))
                 ------------1-----------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<hr>
<a name="inst_tag_1652_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod17_4.html#inst_tag_1652" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[8].gpiov2_base</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">123</td>
<td class="rt">16</td>
<td class="rt">13.01 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">266</td>
<td class="rt">99</td>
<td class="rt">37.22 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">133</td>
<td class="rt">69</td>
<td class="rt">51.88 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">133</td>
<td class="rt">30</td>
<td class="rt">22.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">78</td>
<td class="rt">34</td>
<td class="rt">43.59 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">25</td>
<td class="rt">64.10 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">9</td>
<td class="rt">23.08 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Signals</td>
<td class="rt">86</td>
<td class="rt">9</td>
<td class="rt">10.47 </td>
</tr><tr class="s3">
<td>Signal Bits</td>
<td class="rt">188</td>
<td class="rt">65</td>
<td class="rt">34.57 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">94</td>
<td class="rt">44</td>
<td class="rt">46.81 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">94</td>
<td class="rt">21</td>
<td class="rt">22.34 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>OUT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu">T24</span></td>
<td>INPUT</td>
</tr><tr>
<td>OE_N</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
<td>INPUT</td>
</tr><tr>
<td>HLD_H_N</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_INP_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_VDDA_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_VSWITCH_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_VDDIO</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>INP_DIS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
<td>INPUT</td>
</tr><tr>
<td>IB_MODE_SEL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td>INPUT</td>
</tr><tr>
<td>VTRIP_SEL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>SLOW</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td>INPUT</td>
</tr><tr>
<td>HLD_OVR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>ANALOG_EN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>ANALOG_SEL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>ANALOG_POL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>DM[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_1100">*T12</span>,<span title = "compilation/simv/gpio_all_o_user">*T15</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>DM[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td>INPUT</td>
</tr><tr>
<td>VDDIO</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VDDIO_Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VDDA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VCCD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VSWITCH</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VCCHIB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VSSA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>VSSD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>VSSIO_Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>VSSIO</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>PAD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>PAD_A_NOESD_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>PAD_A_ESD_0_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>PAD_A_ESD_1_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>AMUXBUS_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>AMUXBUS_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>IN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>IN_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>TIE_HI_ESD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>TIE_LO_ESD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td></tr><tr>
<td>dm_final[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_1100">*T12</span>,<span title = "compilation/simv/gpio_all_o_user">*T15</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dm_final[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>slow_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>vtrip_sel_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>inp_dis_final</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
</tr><tr>
<td>out_final</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu">T24</span></td>
</tr><tr>
<td>oe_n_final</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
</tr><tr>
<td>hld_ovr_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr>
<td>analog_en_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ib_mode_sel_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>analog_en_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>analog_en_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>dm_buf[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_1100">*T12</span>,<span title = "compilation/simv/gpio_all_o_user">*T15</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dm_buf[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>slow_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>vtrip_sel_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>inp_dis_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
</tr><tr>
<td>out_buf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu">T24</span></td>
</tr><tr>
<td>oe_n_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
</tr><tr>
<td>hld_ovr_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr>
<td>ib_mode_sel_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>dm_del[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>slow_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>vtrip_sel_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>inp_dis_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>out_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>oe_n_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>hld_ovr_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ib_mode_sel_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>hld_h_n_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>hld_h_n_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_dm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_slow</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_oe_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_vtrip_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_hld_ovr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_inp_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_ib_mode_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_enable_h</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>pwr_good_amux</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_hold_ovr_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_active_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_hold_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_active_mode_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_hold_mode_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_inpbuff_hv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_inpbuff_lv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_output_driver</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_analog_en_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_analog_en_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_amux_vccd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pad_tristate</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_pad</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_in_hv</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>x_on_in_lv</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>disable_inp_buff</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>disable_inp_buff_lv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
</tr><tr>
<td>functional_mode_amux</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_analog_en_vdda</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>zero_on_analog_en_vdda</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_analog_en_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>zero_on_analog_en_vddio_q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>zero_on_analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>amux_select[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/gpio_all_o_user">*T15</span>,<span title = "compilation/simv/gpio_all_bidir_user">*T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu">T24</span></td>
</tr><tr>
<td>amux_select[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr>
<td>invalid_controls_amux</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_amuxbus_a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_amuxbus_b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_vssio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dis_err_msgs</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_enable_vddio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vddio_q1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vddio_q2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_supply_good</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda_vddioq_vswitch2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<hr>
<a name="inst_tag_1652_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod17_4.html#inst_tag_1652" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[8].gpiov2_base</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">126</td>
<td class="rt">58</td>
<td class="rt">46.03 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3878</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3879</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3880</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3881</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3603</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3661</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3680</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3699</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3718</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3737</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3756</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3775</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3794</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3813</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3825</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">3837</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">3849</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3914</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3936</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3958</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3980</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4002</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4024</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4046</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4068</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4090</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4112</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4134</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4156</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4178</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3878       wire enable_pad_amuxbus_a = invalid_controls_amux  ? 1'bx : (amux_select===3'b001 || amux_select===3'b010) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3879       wire enable_pad_amuxbus_b = invalid_controls_amux  ? 1'bx : (amux_select===3'b101 || amux_select===3'b110) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3880       wire enable_pad_vssio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b100 || amux_select===3'b000) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3881       wire enable_pad_vddio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b011 || amux_select===3'b111) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3603           if (SLOW===1)
               <font color = "green">-1-</font>  
3604               slow_delay = slow_1_delay;
           <font color = "green">        ==></font>
3605           else
3606               slow_delay = slow_0_delay;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3661           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3662           begin
3663               dm_final 	<= 3'bxxx;
           <font color = "green">        ==></font>
3664           end
3665           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3666           begin
3667               dm_final 	<= 3'b000;
           <font color = "green">        ==></font>
3668           end
3669           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3670           begin
3671               dm_final 	<= (^dm_buf[2:0]	=== 1'bx	|| !pwr_good_active_mode) ? 3'bxxx : dm_buf;
           <font color = "green">        ==></font>
3672           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3680           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3681           begin
3682               inp_dis_final 	<= 1'bx;
           <font color = "green">        ==></font>
3683           end
3684           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3685           begin
3686               inp_dis_final 	<= 1'b1;
           <font color = "green">        ==></font>
3687           end
3688           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3689           begin
3690               inp_dis_final 	<= (^inp_dis_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : inp_dis_buf;
           <font color = "green">        ==></font>
3691           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3699           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3700           begin
3701               vtrip_sel_final 	<= 1'bx;
           <font color = "green">        ==></font>
3702           end
3703           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3704           begin
3705               vtrip_sel_final 	<= 1'b0;
           <font color = "green">        ==></font>
3706           end
3707           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3708           begin
3709               vtrip_sel_final 	<= (^vtrip_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : vtrip_sel_buf;
           <font color = "green">        ==></font>
3710           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3718           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3719           begin
3720               ib_mode_sel_final 	<= 1'bx;
           <font color = "green">        ==></font>
3721           end
3722           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3723           begin
3724               ib_mode_sel_final 	<= 1'b0;
           <font color = "green">        ==></font>
3725           end
3726           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3727           begin
3728               ib_mode_sel_final 	<= (^ib_mode_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : ib_mode_sel_buf;
           <font color = "green">        ==></font>
3729           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3737           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3738           begin
3739               slow_final 	<= 1'bx;
           <font color = "green">        ==></font>
3740           end
3741           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3742           begin
3743               slow_final 	<= 1'b0;
           <font color = "green">        ==></font>
3744           end
3745           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3746           begin
3747               slow_final 	<= (^slow_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : slow_buf;
           <font color = "green">        ==></font>
3748           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3756           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3757           begin
3758               hld_ovr_final 	<= 1'bx;
           <font color = "green">        ==></font>
3759           end
3760           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3761           begin
3762               hld_ovr_final 	<= 1'b0;
           <font color = "green">        ==></font>
3763           end
3764           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3765           begin
3766               hld_ovr_final 	<= (^hld_ovr_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : hld_ovr_buf;
           <font color = "green">        ==></font>
3767           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3775           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && (^hld_h_n_buf===1'bx || (hld_h_n_buf===0 && hld_ovr_final===1'bx) || (hld_h_n_buf===1 && hld_ovr_final===1'bx))))
               <font color = "green">-1-</font>  
3776           begin
3777               oe_n_final 	<= 1'bx;
           <font color = "green">        ==></font>
3778           end
3779           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3780           begin
3781               oe_n_final 	<= 1'b1;
           <font color = "green">        ==></font>
3782           end
3783           else if (hld_h_n_buf===1 || hld_ovr_final===1)
                    <font color = "red">-3-</font>  
3784           begin
3785               oe_n_final  	<= (^oe_n_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : oe_n_buf;
           <font color = "green">        ==></font>
3786           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3794           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && (^hld_h_n_buf===1'bx ||(hld_h_n_buf===0 &&  hld_ovr_final===1'bx || (hld_h_n_buf===1 && hld_ovr_final===1'bx)))))
               <font color = "green">-1-</font>  
3795           begin
3796               out_final 	<= 1'bx;
           <font color = "green">        ==></font>
3797           end
3798           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3799           begin
3800               out_final 	<= 1'b1;
           <font color = "green">        ==></font>
3801           end
3802           else if (hld_h_n_buf===1 || hld_ovr_final===1)
                    <font color = "red">-3-</font>  
3803           begin
3804               out_final  	<= (^out_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : out_buf;
           <font color = "green">        ==></font>
3805           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3813           if (x_on_analog_en_vdda ===1 )
               <font color = "green">-1-</font>  
3814           begin
3815               analog_en_vdda <= 1'bx;
           <font color = "green">        ==></font>
3816           end
3817           else if ( zero_on_analog_en_vdda ===1 )
                    <font color = "green">-2-</font>  
3818           begin
3819               analog_en_vdda <= 1'b0;
           <font color = "green">        ==></font>
3820           end
3821           else if (x_on_analog_en_vdda !==1 && zero_on_analog_en_vdda !==1)
                    <font color = "red">-3-</font>  
3822           begin
3823               analog_en_vdda <= ANALOG_EN;
           <font color = "green">        ==></font>
3824           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3825           if (x_on_analog_en_vddio_q  ===1 )
               <font color = "green">-1-</font>  
3826           begin
3827               analog_en_vddio_q  <= 1'bx;
           <font color = "green">        ==></font>
3828           end
3829           else if ( zero_on_analog_en_vddio_q ===1 )
                    <font color = "green">-2-</font>  
3830           begin
3831               analog_en_vddio_q  <= 1'b0;
           <font color = "green">        ==></font>
3832           end
3833           else if ( x_on_analog_en_vddio_q !==1 && zero_on_analog_en_vddio_q !==1)
                    <font color = "red">-3-</font>  
3834           begin
3835               analog_en_vddio_q  <= ANALOG_EN;
           <font color = "green">        ==></font>
3836           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3837           if (x_on_analog_en_vswitch  ===1 )
               <font color = "green">-1-</font>  
3838           begin
3839               analog_en_vswitch  <= 1'bx;
           <font color = "green">        ==></font>
3840           end
3841           else if ( zero_on_analog_en_vswitch ===1 )
                    <font color = "red">-2-</font>  
3842           begin
3843               analog_en_vswitch  <= 1'b0;
           <font color = "green">        ==></font>
3844           end
3845           else if (x_on_analog_en_vswitch !==1 && zero_on_analog_en_vswitch !==1)
                    <font color = "red">-3-</font>  
3846           begin
3847               analog_en_vswitch  <= ANALOG_EN;
           <font color = "red">        ==></font>
3848           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3849           if ( (analog_en_vswitch ===1'bx && analog_en_vdda ===1'bx) || (analog_en_vswitch ===1'bx && analog_en_vddio_q ===1'bx) || (analog_en_vddio_q ===1'bx && analog_en_vdda ===1'bx ) )
               <font color = "green">-1-</font>  
3850           begin
3851               analog_en_final  <= 1'bx;
           <font color = "green">        ==></font>
3852           end
3853           else if (analog_en_vdda ===1'bx && (analog_en_vddio_q ===1 ||analog_en_vswitch===1 ))
                    <font color = "red">-2-</font>  
3854           begin
3855               analog_en_final  <= 1'bx;
           <font color = "red">        ==></font>
3856           end
3857           else if (analog_en_vddio_q ===1'bx && (analog_en_vdda ===1 ||analog_en_vswitch===1 ))
                    <font color = "red">-3-</font>  
3858           begin
3859               analog_en_final  <= 1'bx;
           <font color = "red">        ==></font>
3860           end
3861           else if (analog_en_vswitch===1'bx && (analog_en_vdda ===1 || analog_en_vddio_q ===1 ))
                    <font color = "red">-4-</font>  
3862           begin
3863               analog_en_final  <= 1'bx;
           <font color = "red">        ==></font>
3864           end
3865           else if ((analog_en_vdda ===0 && analog_en_vddio_q ===0 )|| (analog_en_vdda ===0 && analog_en_vswitch===0 ) ||  (analog_en_vddio_q ===0 && analog_en_vswitch===0 ))
                    <font color = "green">-5-</font>  
3866           begin
3867               analog_en_final  <=0;
           <font color = "green">        ==></font>
3868           end
3869           else if (analog_en_vdda ===1 && analog_en_vddio_q ===1 &&  analog_en_vswitch ===1)
                    <font color = "red">-6-</font>  
3870           begin
3871               analog_en_final  <=1;
           <font color = "red">        ==></font>
3872           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3914           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3915           begin
3916               if (error_enable_vddio===1)
                   <font color = "red">-2-</font>  
3917               begin
3918                   msg_count_pad = msg_count_pad + 1;
3919                   ->event_error_enable_vddio;
3920                   if (msg_count_pad <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3921                   begin
3922                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 :  Enable_h (= %b) and ENABLE_VDDIO (= %b) are complement of each \other. This is an illegal combination as ENABLE_VDDIO and ENABLE_H are the same input signals IN different power \domains %m", ENABLE_H, ENABLE_VDDIO, $stime);
           <font color = "red">                ==></font>
3923                   end
3924                   else
3925                       if (msg_count_pad == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3926                       begin
3927                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3928                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3929               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3930           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3936           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3937           begin
3938               if (error_vdda===1)
                   <font color = "red">-2-</font>  
3939               begin
3940                   msg_count_pad1 = msg_count_pad1 + 1;
3941                   ->event_error_vdda;
3942                   if (msg_count_pad1 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3943                   begin
3944                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H (= %b) cannot be 1 when VDDA (= %b) and VDDIO_Q (= %b) %m",ENABLE_VDDA_H, VDDA,VDDIO_Q,$stime);
           <font color = "red">                ==></font>
3945                   end
3946                   else
3947                       if (msg_count_pad1 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3948                       begin
3949                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3950                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3951               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3952           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3958           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3959           begin
3960               if (error_vdda2===1)
                   <font color = "red">-2-</font>  
3961               begin
3962                   msg_count_pad2 = msg_count_pad2 + 1;
3963                   ->event_error_vdda2;
3964                   if (msg_count_pad2 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3965                   begin
3966                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b)   %m",ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);
           <font color = "red">                ==></font>
3967                   end
3968                   else
3969                       if (msg_count_pad2 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3970                       begin
3971                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3972                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3973               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3974           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3980           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3981           begin
3982               if (error_vdda3===1)
                   <font color = "red">-2-</font>  
3983               begin
3984                   msg_count_pad3 = msg_count_pad3 + 1;
3985                   ->event_error_vdda3;
3986                   if (msg_count_pad3 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3987                   begin
3988                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD (= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b) and hld_h_n_buf (= %b) %m",VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);
           <font color = "red">                ==></font>
3989                   end
3990                   else
3991                       if (msg_count_pad3 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3992                       begin
3993                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3994                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3995               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3996           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4002           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4003           begin
4004               if (error_vswitch1===1)
                   <font color = "red">-2-</font>  
4005               begin
4006                   msg_count_pad4 = msg_count_pad4 + 1;
4007                   ->event_error_vswitch1;
4008                   if (msg_count_pad4 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4009                   begin
4010                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) & VSWITCH(= %b) %m",ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);
           <font color = "red">                ==></font>
4011                   end
4012                   else
4013                       if (msg_count_pad4 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4014                       begin
4015                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4016                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4017               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4018           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4024           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4025           begin
4026               if (error_vswitch2===1)
                   <font color = "red">-2-</font>  
4027               begin
4028                   msg_count_pad5 = msg_count_pad5 + 1;
4029                   ->event_error_vswitch2;
4030                   if (msg_count_pad5 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4031                   begin
4032                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b)  & VCCD(= %b) %m",ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,VCCD,$stime);
           <font color = "red">                ==></font>
4033                   end
4034                   else
4035                       if (msg_count_pad5 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4036                       begin
4037                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4038                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4039               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4040           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4046           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4047           begin
4048               if (error_vswitch3===1)
                   <font color = "red">-2-</font>  
4049               begin
4050                   msg_count_pad6 = msg_count_pad6 + 1;
4051                   ->event_error_vswitch3;
4052                   if (msg_count_pad6 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4053                   begin
4054                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) & VSWITCH(= %b) %m",ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);
           <font color = "red">                ==></font>
4055                   end
4056                   else
4057                       if (msg_count_pad6 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4058                       begin
4059                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4060                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4061               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4062           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4068           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4069           begin
4070               if (error_vswitch4===1)
                   <font color = "red">-2-</font>  
4071               begin
4072                   msg_count_pad7 = msg_count_pad7 + 1;
4073                   ->event_error_vswitch4;
4074                   if (msg_count_pad7 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4075                   begin
4076                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) & VSWITCH(= %b) %m",ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);
           <font color = "red">                ==></font>
4077                   end
4078                   else
4079                       if (msg_count_pad7 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4080                       begin
4081                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4082                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4083               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4084           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4090           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4091           begin
4092               if (error_vswitch5===1)
                   <font color = "red">-2-</font>  
4093               begin
4094                   msg_count_pad8 = msg_count_pad8 + 1;
4095                   ->event_error_vswitch5;
4096                   if (msg_count_pad8 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4097                   begin
4098                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b) %m",ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);
           <font color = "red">                ==></font>
4099                   end
4100                   else
4101                       if (msg_count_pad8 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4102                       begin
4103                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4104                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4105               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4106           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4112           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4113           begin
4114               if (error_vddio_q1===1)
                   <font color = "red">-2-</font>  
4115               begin
4116                   msg_count_pad9 = msg_count_pad9 + 1;
4117                   ->event_error_vddio_q1;
4118                   if (msg_count_pad9 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4119                   begin
4120                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD(= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) and hld_h_n_buf (= %b)  %m",VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);
           <font color = "red">                ==></font>
4121                   end
4122                   else
4123                       if (msg_count_pad9 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4124                       begin
4125                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4126                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4127               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4128           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4134           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4135           begin
4136               if (error_vddio_q2===1)
                   <font color = "red">-2-</font>  
4137               begin
4138                   msg_count_pad10 = msg_count_pad10 + 1;
4139                   ->event_error_vddio_q2;
4140                   if (msg_count_pad10 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4141                   begin
4142                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) , hld_h_n_buf (= %b) && VCCD (= %b) %m",ANALOG_EN, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);
           <font color = "red">                ==></font>
4143                   end
4144                   else
4145                       if (msg_count_pad10 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4146                       begin
4147                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4148                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4149               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4150           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4156           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4157           begin
4158               if (error_supply_good===1)
                   <font color = "red">-2-</font>  
4159               begin
4160                   msg_count_pad11 = msg_count_pad11 + 1;
4161                   ->event_error_supply_good;
4162                   if (msg_count_pad11 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4163                   begin
4164                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m",ENABLE_VSWITCH_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);
           <font color = "red">                ==></font>
4165                   end
4166                   else
4167                       if (msg_count_pad11 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4168                       begin
4169                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4170                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4171               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4172           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4178           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4179           begin
4180               if (error_vdda_vddioq_vswitch2===1)
                   <font color = "red">-2-</font>  
4181               begin
4182                   msg_count_pad12 = msg_count_pad12 + 1;
4183                   ->event_error_vdda_vddioq_vswitch2;
4184                   if (msg_count_pad12 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4185                   begin
4186                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m",ENABLE_VDDA_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);
           <font color = "red">                ==></font>
4187                   end
4188                   else
4189                       if (msg_count_pad12 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4190                       begin
4191                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4192                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4193               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4194           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1653'>
<a name="inst_tag_1653_Line"></a>
<b>Line Coverage for Instance : <a href="mod17_4.html#inst_tag_1653" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[9].gpiov2_base</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>220</td><td>120</td><td>54.55</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>3599</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>3600</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3603</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3661</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3676</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3680</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3695</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3699</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3714</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3718</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3733</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3737</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3752</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3756</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3771</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3775</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3790</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>3794</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>3809</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>3813</td><td>30</td><td>24</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>3890</td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3914</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3936</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3958</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>3980</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4002</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4024</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4046</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4068</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4090</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4112</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4134</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4156</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>4178</td><td>8</td><td>2</td><td>25.00</td></tr>
</table>
<pre class="code"><br clear=all>
3598                    integer slow_1_delay,slow_0_delay,slow_delay;
3599       1/1          initial slow_1_delay = SLOW_1_DELAY;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3600       1/1          initial slow_0_delay = SLOW_0_DELAY;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3601                    always @(*)
3602                    begin
3603       1/1              if (SLOW===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3604       1/1                  slow_delay = slow_1_delay;
           Tests:       <span title = "compilation/simv/serial_shifting_0011">T13</span>&nbsp;<span title = "compilation/simv/serial_shifting_10">T18</span>&nbsp;
3605                        else
3606       1/1                  slow_delay = slow_0_delay;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3607                    end
3608                    bufif1 (pull1, strong0) #slow_delay dm2 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b010));
3609                    bufif1 (strong1, pull0) #slow_delay dm3 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b011));
3610                    bufif1 (highz1, strong0) #slow_delay dm4 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b100));
3611                    bufif1 (strong1, highz0) #slow_delay dm5 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b101));
3612                    bufif1 (strong1, strong0) #slow_delay dm6 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b110));
3613                    bufif1 (pull1, pull0)  #slow_delay dm7 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 &amp;&amp; dm_final===3'b111));
3614                    tran pad_esd_1 (PAD,PAD_A_NOESD_H);
3615                    tran pad_esd_2 (PAD,PAD_A_ESD_0_H);
3616                    tran pad_esd_3 (PAD,PAD_A_ESD_1_H);
3617                    wire x_on_in_hv  =  (ENABLE_H===0  &amp;&amp; ^ENABLE_INP_H===1'bx)
3618                         || (inp_dis_final===1'bx  &amp;&amp; ^dm_final[2:0]!==1'bx &amp;&amp; dm_final !== 3'b000)
3619                         || (^ENABLE_H===1'bx)
3620                         || (inp_dis_final===0 	       	&amp;&amp; ^dm_final[2:0] === 1'bx)
3621                         || (ib_mode_sel_final===1'bx  	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000)
3622                         || (^ENABLE_VDDIO===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000	&amp;&amp; ib_mode_sel_final===1'b1)
3623                         || (vtrip_sel_final===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000	&amp;&amp; ib_mode_sel_final===1'b0);
3624                    wire x_on_in_lv  =  (ENABLE_H===0  &amp;&amp; ^ENABLE_INP_H===1'bx)
3625                         || (inp_dis_final===1'bx  &amp;&amp; ^dm_final[2:0]!==1'bx &amp;&amp; dm_final !== 3'b000)
3626                         || (ENABLE_H===0  &amp;&amp; ^ENABLE_VDDIO===1'bx)
3627                         || (^ENABLE_H===1'bx)
3628                         || (inp_dis_final===0 	       	&amp;&amp; ^dm_final[2:0] === 1'bx)
3629                         || (ib_mode_sel_final===1'bx  	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000)
3630                         || (^ENABLE_VDDIO===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000)
3631                         || (vtrip_sel_final===1'bx    	&amp;&amp; inp_dis_final===0        &amp;&amp; dm_final !== 3'b000	&amp;&amp; ib_mode_sel_final===1'b0);
3632                    wire disable_inp_buff = ENABLE_H===1 ? (dm_final===3'b000 || inp_dis_final===1) : ENABLE_INP_H===0;
3633                    assign IN_H = (x_on_in_hv===1 || pwr_good_inpbuff_hv===0) ? 1'bx : (disable_inp_buff===1 ? 0 : (^PAD===1'bx ? 1'bx : PAD));
3634                    wire disable_inp_buff_lv = ENABLE_H===1 ? (dm_final===3'b000 || inp_dis_final===1) : ENABLE_VDDIO===0;
3635                    assign IN =   (x_on_in_lv===1 || pwr_good_inpbuff_lv===0 ) ? 1'bx : (disable_inp_buff_lv===1 ? 0 : (^PAD===1'bx ? 1'bx : PAD));
3636                    assign TIE_HI_ESD = VDDIO===1'b1 ? 1'b1 : 1'bx;
3637                    assign TIE_LO_ESD = VSSIO===1'b0 ? 1'b0 : 1'bx;
3638                    wire functional_mode_amux = (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_analog_en_vswitch ===1 );
3639                    wire x_on_analog_en_vdda = (pwr_good_analog_en_vdda !==1
3640                                                || (functional_mode_amux ==1 &amp;&amp; (ENABLE_H !==0 &amp;&amp; ^hld_h_n_buf === 1'bx) || (hld_h_n_buf!== 0 &amp;&amp; ^ENABLE_H=== 1'bx) || pwr_good_amux_vccd !==1 )
3641                                                || (functional_mode_amux ==1 &amp;&amp; (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ^ANALOG_EN === 1'bx &amp;&amp; ENABLE_VDDA_H ===1 &amp;&amp; ENABLE_VSWITCH_H===1 ) || (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ANALOG_EN ===0 &amp;&amp; ^ENABLE_VDDA_H ===1'bx) ));
3642                    wire zero_on_analog_en_vdda = ( (pwr_good_analog_en_vdda ===1 &amp;&amp; ENABLE_VDDA_H ===0)
3643                                                    || (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; hld_h_n_buf===0)
3644                                                    || (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; ENABLE_H===0)
3645                                                    ||  (pwr_good_analog_en_vdda ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_amux_vccd &amp;&amp; ANALOG_EN===0) );
3646                    wire x_on_analog_en_vddio_q =  ( pwr_good_analog_en_vddio_q !==1
3647                                                     || (functional_mode_amux ==1 &amp;&amp; (ENABLE_H !==0 &amp;&amp; ^hld_h_n_buf === 1'bx) || (hld_h_n_buf!== 0 &amp;&amp; ^ENABLE_H=== 1'bx) || pwr_good_amux_vccd !==1 )
3648                                                     || (functional_mode_amux ==1 &amp;&amp; (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ^ANALOG_EN === 1'bx &amp;&amp; ENABLE_VDDA_H ===1 &amp;&amp; ENABLE_VSWITCH_H===1 ) ));
3649                    wire zero_on_analog_en_vddio_q =  ( (pwr_good_analog_en_vddio_q ===1 &amp;&amp; hld_h_n_buf===0)
3650                                                        || (pwr_good_analog_en_vddio_q ===1 &amp;&amp; ENABLE_H===0)
3651                                                        ||  (pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_amux_vccd &amp;&amp; ANALOG_EN===0) );
3652                    wire x_on_analog_en_vswitch = (pwr_good_analog_en_vswitch !==1
3653                                                   || (functional_mode_amux ==1 &amp;&amp; (ENABLE_H !==0 &amp;&amp; ^hld_h_n_buf === 1'bx) || (hld_h_n_buf!== 0 &amp;&amp; ^ENABLE_H=== 1'bx) || pwr_good_amux_vccd !==1 )
3654                                                   || (functional_mode_amux ==1 &amp;&amp; (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ^ANALOG_EN === 1'bx &amp;&amp; ENABLE_VDDA_H ===1 &amp;&amp; ENABLE_VSWITCH_H===1 ) || (hld_h_n_buf ===1 &amp;&amp; ENABLE_H===1 &amp;&amp; ANALOG_EN ===0 &amp;&amp; ^ENABLE_VSWITCH_H ===1'bx) ));
3655                    wire  zero_on_analog_en_vswitch =   ( (pwr_good_analog_en_vswitch ===1 &amp;&amp; ENABLE_VSWITCH_H ===0)
3656                                                          || (pwr_good_analog_en_vswitch ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; hld_h_n_buf===0)
3657                                                          || (pwr_good_analog_en_vswitch ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; ENABLE_H===0)
3658                                                          ||  (pwr_good_analog_en_vswitch ===1 &amp;&amp; pwr_good_analog_en_vddio_q ===1 &amp;&amp; pwr_good_amux_vccd &amp;&amp; ANALOG_EN===0) );
3659                    always @(*)
3660                    begin : LATCH_dm
3661       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3662                        begin
3663       1/1                  dm_final 	&lt;= 3'bxxx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3664                        end
3665       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3666                        begin
3667       1/1                  dm_final 	&lt;= 3'b000;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3668                        end
3669       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3670                        begin
3671       1/1                  dm_final 	&lt;= (^dm_buf[2:0]	=== 1'bx	|| !pwr_good_active_mode) ? 3'bxxx : dm_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3672                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3673                    end
3674                    always @(notifier_enable_h or notifier_dm)
3675                    begin
3676       <font color = "red">0/2     ==>      disable LATCH_dm; dm_final &lt;= 3'bxxx;</font>
3677                    end
3678                    always @(*)
3679                    begin : LATCH_inp_dis
3680       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3681                        begin
3682       1/1                  inp_dis_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3683                        end
3684       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3685                        begin
3686       1/1                  inp_dis_final 	&lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3687                        end
3688       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3689                        begin
3690       1/1                  inp_dis_final 	&lt;= (^inp_dis_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : inp_dis_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3691                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3692                    end
3693                    always @(notifier_enable_h or notifier_inp_dis)
3694                    begin
3695       <font color = "red">0/2     ==>      disable LATCH_inp_dis; inp_dis_final &lt;= 1'bx;</font>
3696                    end
3697                    always @(*)
3698                    begin : LATCH_vtrip_sel
3699       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3700                        begin
3701       1/1                  vtrip_sel_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3702                        end
3703       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3704                        begin
3705       1/1                  vtrip_sel_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3706                        end
3707       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3708                        begin
3709       1/1                  vtrip_sel_final 	&lt;= (^vtrip_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : vtrip_sel_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3710                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3711                    end
3712                    always @(notifier_enable_h or notifier_vtrip_sel)
3713                    begin
3714       <font color = "red">0/2     ==>      disable LATCH_vtrip_sel; vtrip_sel_final &lt;= 1'bx;</font>
3715                    end
3716                    always @(*)
3717                    begin : LATCH_ib_mode_sel
3718       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3719                        begin
3720       1/1                  ib_mode_sel_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3721                        end
3722       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3723                        begin
3724       1/1                  ib_mode_sel_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3725                        end
3726       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3727                        begin
3728       1/1                  ib_mode_sel_final 	&lt;= (^ib_mode_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : ib_mode_sel_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3729                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3730                    end
3731                    always @(notifier_enable_h or notifier_ib_mode_sel)
3732                    begin
3733       <font color = "red">0/2     ==>      disable LATCH_ib_mode_sel; ib_mode_sel_final &lt;= 1'bx;</font>
3734                    end
3735                    always @(*)
3736                    begin : LATCH_slow
3737       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3738                        begin
3739       1/1                  slow_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3740                        end
3741       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3742                        begin
3743       1/1                  slow_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3744                        end
3745       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3746                        begin
3747       1/1                  slow_final 	&lt;= (^slow_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : slow_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3748                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3749                    end
3750                    always @(notifier_enable_h or notifier_slow)
3751                    begin
3752       <font color = "red">0/2     ==>      disable LATCH_slow; slow_final &lt;= 1'bx;</font>
3753                    end
3754                    always @(*)
3755                    begin : LATCH_hld_ovr
3756       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; ^hld_h_n_buf===1'bx))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3757                        begin
3758       1/1                  hld_ovr_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3759                        end
3760       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3761                        begin
3762       1/1                  hld_ovr_final 	&lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3763                        end
3764       1/1              else if (hld_h_n_buf===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3765                        begin
3766       1/1                  hld_ovr_final 	&lt;= (^hld_ovr_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : hld_ovr_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3767                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3768                    end
3769                    always @(notifier_enable_h or notifier_hld_ovr)
3770                    begin
3771       <font color = "red">0/2     ==>      disable LATCH_hld_ovr; hld_ovr_final &lt;= 1'bx;</font>
3772                    end
3773                    always @(*)
3774                    begin : LATCH_oe_n
3775       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; (^hld_h_n_buf===1'bx || (hld_h_n_buf===0 &amp;&amp; hld_ovr_final===1'bx) || (hld_h_n_buf===1 &amp;&amp; hld_ovr_final===1'bx))))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3776                        begin
3777       1/1                  oe_n_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3778                        end
3779       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3780                        begin
3781       1/1                  oe_n_final 	&lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3782                        end
3783       1/1              else if (hld_h_n_buf===1 || hld_ovr_final===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3784                        begin
3785       1/1                  oe_n_final  	&lt;= (^oe_n_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : oe_n_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3786                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3787                    end
3788                    always @(notifier_enable_h or notifier_oe_n)
3789                    begin
3790       <font color = "red">0/2     ==>      disable LATCH_oe_n; oe_n_final &lt;= 1'bx;</font>
3791                    end
3792                    always @(*)
3793                    begin : LATCH_out
3794       1/1              if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 &amp;&amp; (^hld_h_n_buf===1'bx ||(hld_h_n_buf===0 &amp;&amp;  hld_ovr_final===1'bx || (hld_h_n_buf===1 &amp;&amp; hld_ovr_final===1'bx)))))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3795                        begin
3796       1/1                  out_final 	&lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3797                        end
3798       1/1              else if (ENABLE_H===0)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3799                        begin
3800       1/1                  out_final 	&lt;= 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3801                        end
3802       1/1              else if (hld_h_n_buf===1 || hld_ovr_final===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3803                        begin
3804       1/1                  out_final  	&lt;= (^out_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : out_buf;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3805                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3806                    end
3807                    always @(notifier_enable_h or notifier_out)
3808                    begin
3809       <font color = "red">0/2     ==>      disable LATCH_out; out_final &lt;= 1'bx;</font>
3810                    end
3811                    always @(*)
3812                    begin
3813       1/1              if (x_on_analog_en_vdda ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3814                        begin
3815       1/1                  analog_en_vdda &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3816                        end
3817       1/1              else if ( zero_on_analog_en_vdda ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3818                        begin
3819       1/1                  analog_en_vdda &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3820                        end
3821       1/1              else if (x_on_analog_en_vdda !==1 &amp;&amp; zero_on_analog_en_vdda !==1)
           Tests:       <span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_0011">T13</span>&nbsp;
3822                        begin
3823       1/1                  analog_en_vdda &lt;= ANALOG_EN;
           Tests:       <span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_0011">T13</span>&nbsp;
3824                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3825       1/1              if (x_on_analog_en_vddio_q  ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3826                        begin
3827       1/1                  analog_en_vddio_q  &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3828                        end
3829       1/1              else if ( zero_on_analog_en_vddio_q ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3830                        begin
3831       1/1                  analog_en_vddio_q  &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3832                        end
3833       1/1              else if ( x_on_analog_en_vddio_q !==1 &amp;&amp; zero_on_analog_en_vddio_q !==1)
           Tests:       <span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_0011">T13</span>&nbsp;
3834                        begin
3835       1/1                  analog_en_vddio_q  &lt;= ANALOG_EN;
           Tests:       <span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_0011">T13</span>&nbsp;
3836                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3837       1/1              if (x_on_analog_en_vswitch  ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3838                        begin
3839       1/1                  analog_en_vswitch  &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3840                        end
3841       1/1              else if ( zero_on_analog_en_vswitch ===1 )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3842                        begin
3843       1/1                  analog_en_vswitch  &lt;= 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3844                        end
3845       <font color = "red">0/1     ==>      else if (x_on_analog_en_vswitch !==1 &amp;&amp; zero_on_analog_en_vswitch !==1)</font>
3846                        begin
3847       <font color = "red">0/1     ==>          analog_en_vswitch  &lt;= ANALOG_EN;</font>
3848                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3849       1/1              if ( (analog_en_vswitch ===1'bx &amp;&amp; analog_en_vdda ===1'bx) || (analog_en_vswitch ===1'bx &amp;&amp; analog_en_vddio_q ===1'bx) || (analog_en_vddio_q ===1'bx &amp;&amp; analog_en_vdda ===1'bx ) )
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3850                        begin
3851       1/1                  analog_en_final  &lt;= 1'bx;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3852                        end
3853       1/1              else if (analog_en_vdda ===1'bx &amp;&amp; (analog_en_vddio_q ===1 ||analog_en_vswitch===1 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3854                        begin
3855       <font color = "red">0/1     ==>          analog_en_final  &lt;= 1'bx;</font>
3856                        end
3857       1/1              else if (analog_en_vddio_q ===1'bx &amp;&amp; (analog_en_vdda ===1 ||analog_en_vswitch===1 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3858                        begin
3859       <font color = "red">0/1     ==>          analog_en_final  &lt;= 1'bx;</font>
3860                        end
3861       1/1              else if (analog_en_vswitch===1'bx &amp;&amp; (analog_en_vdda ===1 || analog_en_vddio_q ===1 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3862                        begin
3863       <font color = "red">0/1     ==>          analog_en_final  &lt;= 1'bx;</font>
3864                        end
3865       1/1              else if ((analog_en_vdda ===0 &amp;&amp; analog_en_vddio_q ===0 )|| (analog_en_vdda ===0 &amp;&amp; analog_en_vswitch===0 ) ||  (analog_en_vddio_q ===0 &amp;&amp; analog_en_vswitch===0 ))
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3866                        begin
3867       1/1                  analog_en_final  &lt;=0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3868                        end
3869       1/1              else if (analog_en_vdda ===1 &amp;&amp; analog_en_vddio_q ===1 &amp;&amp;  analog_en_vswitch ===1)
           Tests:       <span title = "compilation/simv/serial_shifting_01">T11</span>&nbsp;<span title = "compilation/simv/serial_shifting_0011">T13</span>&nbsp;
3870                        begin
3871       <font color = "red">0/1     ==>          analog_en_final  &lt;=1;</font>
3872                        end
                        MISSING_ELSE
3873                    end
3874                    wire [2:0] amux_select = {ANALOG_SEL, ANALOG_POL, out_buf};
3875                    wire invalid_controls_amux = 	(analog_en_final===1'bx &amp;&amp; inp_dis_final===1)
3876                         || !pwr_good_amux
3877                         || (analog_en_final===1 &amp;&amp; ^amux_select[2:0] === 1'bx &amp;&amp; inp_dis_final===1);
3878                    wire enable_pad_amuxbus_a = invalid_controls_amux  ? 1'bx : (amux_select===3'b001 || amux_select===3'b010) &amp;&amp; (analog_en_final===1);
3879                    wire enable_pad_amuxbus_b = invalid_controls_amux  ? 1'bx : (amux_select===3'b101 || amux_select===3'b110) &amp;&amp; (analog_en_final===1);
3880                    wire enable_pad_vssio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b100 || amux_select===3'b000) &amp;&amp; (analog_en_final===1);
3881                    wire enable_pad_vddio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b011 || amux_select===3'b111) &amp;&amp; (analog_en_final===1);
3882                    tranif1 pad_amuxbus_a 	(PAD, AMUXBUS_A, enable_pad_amuxbus_a);
3883                    tranif1 pad_amuxbus_b 	(PAD, AMUXBUS_B, enable_pad_amuxbus_b);
3884                    bufif1 pad_vddio_q	(PAD, VDDIO_Q,   enable_pad_vddio_q);
3885                    bufif1 pad_vssio_q   	(PAD, VSSIO_Q,   enable_pad_vssio_q);
3886                    reg dis_err_msgs;
3887                    integer msg_count_pad,msg_count_pad1,msg_count_pad2,msg_count_pad3,msg_count_pad4,msg_count_pad5,msg_count_pad6,msg_count_pad7,msg_count_pad8,msg_count_pad9,msg_count_pad10,msg_count_pad11,msg_count_pad12;
3888                    initial
3889                    begin
3890       1/1              dis_err_msgs = 1'b1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3891       1/1              msg_count_pad  = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3892       1/1              msg_count_pad1 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3893       1/1              msg_count_pad2 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3894       1/1              msg_count_pad3 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3895       1/1              msg_count_pad4 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3896       1/1              msg_count_pad5 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3897       1/1              msg_count_pad6 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3898       1/1              msg_count_pad7 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3899       1/1              msg_count_pad8 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3900       1/1              msg_count_pad9 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3901       1/1              msg_count_pad10 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3902       1/1              msg_count_pad11 = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3903       1/1              msg_count_pad12  = 0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3904                    `ifdef SKY130_FD_IO_TOP_GPIOV2_DIS_ERR_MSGS
3905                    `else
3906       2/2              #1;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp; | <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3907       1/1              dis_err_msgs = 1'b0;
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3908                    `endif
3909                    end
3910                    wire #100 error_enable_vddio = (ENABLE_VDDIO===0 &amp;&amp; ENABLE_H===1);
3911                    event event_error_enable_vddio;
3912                    always @(error_enable_vddio)
3913                    begin
3914       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3915                        begin
3916       1/1                  if (error_enable_vddio===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3917                            begin
3918       <font color = "red">0/1     ==>              msg_count_pad = msg_count_pad + 1;</font>
3919       <font color = "red">0/1     ==>              -&gt;event_error_enable_vddio;</font>
3920       <font color = "red">0/1     ==>              if (msg_count_pad &lt;= MAX_WARNING_COUNT)</font>
3921                                begin
3922       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 :  Enable_h (= %b) and ENABLE_VDDIO (= %b) are complement of each \other. This is an illegal combination as ENABLE_VDDIO and ENABLE_H are the same input signals IN different power \domains %m&quot;, ENABLE_H, ENABLE_VDDIO, $stime);</font>
3923                                end
3924                                else
3925       <font color = "red">0/1     ==>                  if (msg_count_pad == MAX_WARNING_COUNT+1)</font>
3926                                    begin
3927       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3928                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3929                            end
                        MISSING_ELSE
3930                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3931                    end
3932                    wire #100 error_vdda = ( VDDA===1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; ENABLE_VDDA_H===1 );
3933                    event event_error_vdda;
3934                    always @(error_vdda)
3935                    begin
3936       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3937                        begin
3938       1/1                  if (error_vdda===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3939                            begin
3940       <font color = "red">0/1     ==>              msg_count_pad1 = msg_count_pad1 + 1;</font>
3941       <font color = "red">0/1     ==>              -&gt;event_error_vdda;</font>
3942       <font color = "red">0/1     ==>              if (msg_count_pad1 &lt;= MAX_WARNING_COUNT)</font>
3943                                begin
3944       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H (= %b) cannot be 1 when VDDA (= %b) and VDDIO_Q (= %b) %m&quot;,ENABLE_VDDA_H, VDDA,VDDIO_Q,$stime);</font>
3945                                end
3946                                else
3947       <font color = "red">0/1     ==>                  if (msg_count_pad1 == MAX_WARNING_COUNT+1)</font>
3948                                    begin
3949       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3950                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3951                            end
                        MISSING_ELSE
3952                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3953                    end
3954                    wire #100 error_vdda2 = ( VDDA===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H===1 &amp;&amp; hld_h_n_buf ===1  &amp;&amp;  VCCD===1 &amp;&amp; ANALOG_EN ===1 );
3955                    event event_error_vdda2;
3956                    always @(error_vdda2)
3957                    begin
3958       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3959                        begin
3960       1/1                  if (error_vdda2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3961                            begin
3962       <font color = "red">0/1     ==>              msg_count_pad2 = msg_count_pad2 + 1;</font>
3963       <font color = "red">0/1     ==>              -&gt;event_error_vdda2;</font>
3964       <font color = "red">0/1     ==>              if (msg_count_pad2 &lt;= MAX_WARNING_COUNT)</font>
3965                                begin
3966       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b)   %m&quot;,ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);</font>
3967                                end
3968                                else
3969       <font color = "red">0/1     ==>                  if (msg_count_pad2 == MAX_WARNING_COUNT+1)</font>
3970                                    begin
3971       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3972                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3973                            end
                        MISSING_ELSE
3974                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3975                    end
3976                    wire #100 error_vdda3 =  ( VDDA===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H===1 &amp;&amp; hld_h_n_buf ===1  &amp;&amp; VCCD !==1 );
3977                    event event_error_vdda3;
3978                    always @(error_vdda3)
3979                    begin
3980       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3981                        begin
3982       1/1                  if (error_vdda3===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
3983                            begin
3984       <font color = "red">0/1     ==>              msg_count_pad3 = msg_count_pad3 + 1;</font>
3985       <font color = "red">0/1     ==>              -&gt;event_error_vdda3;</font>
3986       <font color = "red">0/1     ==>              if (msg_count_pad3 &lt;= MAX_WARNING_COUNT)</font>
3987                                begin
3988       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD (= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b) and hld_h_n_buf (= %b) %m&quot;,VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);</font>
3989                                end
3990                                else
3991       <font color = "red">0/1     ==>                  if (msg_count_pad3 == MAX_WARNING_COUNT+1)</font>
3992                                    begin
3993       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
3994                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
3995                            end
                        MISSING_ELSE
3996                        end
                   <font color = "red">==>  MISSING_ELSE</font>
3997                    end
3998                    wire #100 error_vswitch1 =  (VDDA !==1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; VSWITCH ===1 &amp;&amp; (ENABLE_VSWITCH_H===1)) ;
3999                    event event_error_vswitch1;
4000                    always @(error_vswitch1)
4001                    begin
4002       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4003                        begin
4004       1/1                  if (error_vswitch1===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4005                            begin
4006       <font color = "red">0/1     ==>              msg_count_pad4 = msg_count_pad4 + 1;</font>
4007       <font color = "red">0/1     ==>              -&gt;event_error_vswitch1;</font>
4008       <font color = "red">0/1     ==>              if (msg_count_pad4 &lt;= MAX_WARNING_COUNT)</font>
4009                                begin
4010       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) &amp; VSWITCH(= %b) %m&quot;,ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);</font>
4011                                end
4012                                else
4013       <font color = "red">0/1     ==>                  if (msg_count_pad4 == MAX_WARNING_COUNT+1)</font>
4014                                    begin
4015       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4016                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4017                            end
                        MISSING_ELSE
4018                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4019                    end
4020                    wire #100 error_vswitch2 =   (VDDA !==1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; VSWITCH ===1 &amp;&amp; VCCD===1 &amp;&amp; ANALOG_EN===1);
4021                    event event_error_vswitch2;
4022                    always @(error_vswitch2)
4023                    begin
4024       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4025                        begin
4026       1/1                  if (error_vswitch2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4027                            begin
4028       <font color = "red">0/1     ==>              msg_count_pad5 = msg_count_pad5 + 1;</font>
4029       <font color = "red">0/1     ==>              -&gt;event_error_vswitch2;</font>
4030       <font color = "red">0/1     ==>              if (msg_count_pad5 &lt;= MAX_WARNING_COUNT)</font>
4031                                begin
4032       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b)  &amp; VCCD(= %b) %m&quot;,ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,VCCD,$stime);</font>
4033                                end
4034                                else
4035       <font color = "red">0/1     ==>                  if (msg_count_pad5 == MAX_WARNING_COUNT+1)</font>
4036                                    begin
4037       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4038                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4039                            end
                        MISSING_ELSE
4040                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4041                    end
4042                    wire #100 error_vswitch3 =   (VDDA ===1 &amp;&amp; VDDIO_Q !==1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_VSWITCH_H===1);
4043                    event event_error_vswitch3;
4044                    always @(error_vswitch3)
4045                    begin
4046       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4047                        begin
4048       1/1                  if (error_vswitch3===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4049                            begin
4050       <font color = "red">0/1     ==>              msg_count_pad6 = msg_count_pad6 + 1;</font>
4051       <font color = "red">0/1     ==>              -&gt;event_error_vswitch3;</font>
4052       <font color = "red">0/1     ==>              if (msg_count_pad6 &lt;= MAX_WARNING_COUNT)</font>
4053                                begin
4054       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) &amp; VSWITCH(= %b) %m&quot;,ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);</font>
4055                                end
4056                                else
4057       <font color = "red">0/1     ==>                  if (msg_count_pad6 == MAX_WARNING_COUNT+1)</font>
4058                                    begin
4059       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4060                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4061                            end
                        MISSING_ELSE
4062                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4063                    end
4064                    wire #100 error_vswitch4 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_VSWITCH_H===1);
4065                    event event_error_vswitch4;
4066                    always @(error_vswitch4)
4067                    begin
4068       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4069                        begin
4070       1/1                  if (error_vswitch4===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4071                            begin
4072       <font color = "red">0/1     ==>              msg_count_pad7 = msg_count_pad7 + 1;</font>
4073       <font color = "red">0/1     ==>              -&gt;event_error_vswitch4;</font>
4074       <font color = "red">0/1     ==>              if (msg_count_pad7 &lt;= MAX_WARNING_COUNT)</font>
4075                                begin
4076       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) &amp; VSWITCH(= %b) %m&quot;,ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);</font>
4077                                end
4078                                else
4079       <font color = "red">0/1     ==>                  if (msg_count_pad7 == MAX_WARNING_COUNT+1)</font>
4080                                    begin
4081       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4082                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4083                            end
                        MISSING_ELSE
4084                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4085                    end
4086                    wire #100 error_vswitch5 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp; ANALOG_EN===1);
4087                    event event_error_vswitch5;
4088                    always @(error_vswitch5)
4089                    begin
4090       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4091                        begin
4092       1/1                  if (error_vswitch5===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4093                            begin
4094       <font color = "red">0/1     ==>              msg_count_pad8 = msg_count_pad8 + 1;</font>
4095       <font color = "red">0/1     ==>              -&gt;event_error_vswitch5;</font>
4096       <font color = "red">0/1     ==>              if (msg_count_pad8 &lt;= MAX_WARNING_COUNT)</font>
4097                                begin
4098       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b) %m&quot;,ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);</font>
4099                                end
4100                                else
4101       <font color = "red">0/1     ==>                  if (msg_count_pad8 == MAX_WARNING_COUNT+1)</font>
4102                                    begin
4103       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4104                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4105                            end
                        MISSING_ELSE
4106                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4107                    end
4108                    wire #100 error_vddio_q1 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD!==1);
4109                    event event_error_vddio_q1;
4110                    always @(error_vddio_q1)
4111                    begin
4112       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4113                        begin
4114       1/1                  if (error_vddio_q1===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4115                            begin
4116       <font color = "red">0/1     ==>              msg_count_pad9 = msg_count_pad9 + 1;</font>
4117       <font color = "red">0/1     ==>              -&gt;event_error_vddio_q1;</font>
4118       <font color = "red">0/1     ==>              if (msg_count_pad9 &lt;= MAX_WARNING_COUNT)</font>
4119                                begin
4120       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD(= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) and hld_h_n_buf (= %b)  %m&quot;,VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);</font>
4121                                end
4122                                else
4123       <font color = "red">0/1     ==>                  if (msg_count_pad9 == MAX_WARNING_COUNT+1)</font>
4124                                    begin
4125       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4126                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4127                            end
                        MISSING_ELSE
4128                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4129                    end
4130                    wire #100 error_vddio_q2 =  (VDDA !==1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH !==1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp; ANALOG_EN===1);
4131                    event event_error_vddio_q2;
4132                    always @(error_vddio_q2)
4133                    begin
4134       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4135                        begin
4136       1/1                  if (error_vddio_q2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4137                            begin
4138       <font color = "red">0/1     ==>              msg_count_pad10 = msg_count_pad10 + 1;</font>
4139       <font color = "red">0/1     ==>              -&gt;event_error_vddio_q2;</font>
4140       <font color = "red">0/1     ==>              if (msg_count_pad10 &lt;= MAX_WARNING_COUNT)</font>
4141                                begin
4142       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) , hld_h_n_buf (= %b) &amp;&amp; VCCD (= %b) %m&quot;,ANALOG_EN, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);</font>
4143                                end
4144                                else
4145       <font color = "red">0/1     ==>                  if (msg_count_pad10 == MAX_WARNING_COUNT+1)</font>
4146                                    begin
4147       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4148                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4149                            end
                        MISSING_ELSE
4150                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4151                    end
4152                    wire #100 error_supply_good = ( VDDA ===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1  &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp;  ANALOG_EN===1 &amp;&amp; ENABLE_VSWITCH_H !==1 &amp;&amp; ENABLE_VSWITCH_H !==0 );
4153                    event event_error_supply_good;
4154                    always @(error_supply_good)
4155                    begin
4156       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4157                        begin
4158       1/1                  if (error_supply_good===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4159                            begin
4160       <font color = "red">0/1     ==>              msg_count_pad11 = msg_count_pad11 + 1;</font>
4161       <font color = "red">0/1     ==>              -&gt;event_error_supply_good;</font>
4162       <font color = "red">0/1     ==>              if (msg_count_pad11 &lt;= MAX_WARNING_COUNT)</font>
4163                                begin
4164       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m&quot;,ENABLE_VSWITCH_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);</font>
4165                                end
4166                                else
4167       <font color = "red">0/1     ==>                  if (msg_count_pad11 == MAX_WARNING_COUNT+1)</font>
4168                                    begin
4169       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4170                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4171                            end
                        MISSING_ELSE
4172                        end
                   <font color = "red">==>  MISSING_ELSE</font>
4173                    end
4174                    wire #100 error_vdda_vddioq_vswitch2 = ( VDDA ===1 &amp;&amp; VDDIO_Q ===1 &amp;&amp; VSWITCH ===1 &amp;&amp; ENABLE_H ===1 &amp;&amp; hld_h_n_buf ===1 &amp;&amp; VCCD ===1 &amp;&amp;  ANALOG_EN===1 &amp;&amp; ENABLE_VDDA_H !==1 &amp;&amp; ENABLE_VDDA_H !==0 );
4175                    event event_error_vdda_vddioq_vswitch2;
4176                    always @(error_vdda_vddioq_vswitch2)
4177                    begin
4178       1/1              if (!dis_err_msgs)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4179                        begin
4180       1/1                  if (error_vdda_vddioq_vswitch2===1)
           Tests:       <span title = "compilation/simv/user0_irq">T1</span>&nbsp;<span title = "compilation/simv/spi_master_rd">T2</span>&nbsp;<span title = "compilation/simv/bitbang_spi_i">T3</span>&nbsp;
4181                            begin
4182       <font color = "red">0/1     ==>              msg_count_pad12 = msg_count_pad12 + 1;</font>
4183       <font color = "red">0/1     ==>              -&gt;event_error_vdda_vddioq_vswitch2;</font>
4184       <font color = "red">0/1     ==>              if (msg_count_pad12 &lt;= MAX_WARNING_COUNT)</font>
4185                                begin
4186       <font color = "red">0/1     ==>                  $display(&quot; ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m&quot;,ENABLE_VDDA_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);</font>
4187                                end
4188                                else
4189       <font color = "red">0/1     ==>                  if (msg_count_pad12 == MAX_WARNING_COUNT+1)</font>
4190                                    begin
4191       <font color = "red">0/1     ==>                      $display(&quot; ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m&quot;,$stime);</font>
4192                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
4193                            end
                        MISSING_ELSE
4194                        end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_1653_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod17_4.html#inst_tag_1653" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[9].gpiov2_base</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>32</td><td>20</td><td>62.50</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>32</td><td>20</td><td>62.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       3878
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b1) || (amux_select === 3'b010)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3878
 SUB-EXPRESSION (((amux_select === 3'b1) || (amux_select === 3'b010)) &amp;&amp; (analog_en_final === 1'b1))
                 --------------------------1-------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3878
 SUB-EXPRESSION ((amux_select === 3'b1) || (amux_select === 3'b010))
                 -----------1----------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu_user">T27</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3879
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b101) || (amux_select === 3'b110)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3879
 SUB-EXPRESSION (((amux_select === 3'b101) || (amux_select === 3'b110)) &amp;&amp; (analog_en_final === 1'b1))
                 ---------------------------1--------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3879
 SUB-EXPRESSION ((amux_select === 3'b101) || (amux_select === 3'b110))
                 ------------1-----------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3880
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b100) || (amux_select === 3'b0)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3880
 SUB-EXPRESSION (((amux_select === 3'b100) || (amux_select === 3'b0)) &amp;&amp; (analog_en_final === 1'b1))
                 --------------------------1-------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3880
 SUB-EXPRESSION ((amux_select === 3'b100) || (amux_select === 3'b0))
                 ------------1-----------    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3881
 EXPRESSION (invalid_controls_amux ? 1'bx : (((amux_select === 3'b011) || (amux_select === 3'b111)) &amp;&amp; (analog_en_final === 1'b1)))
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3881
 SUB-EXPRESSION (((amux_select === 3'b011) || (amux_select === 3'b111)) &amp;&amp; (analog_en_final === 1'b1))
                 ---------------------------1--------------------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<br clear=all>
<pre class="code"> LINE       3881
 SUB-EXPRESSION ((amux_select === 3'b011) || (amux_select === 3'b111))
                 ------------1-----------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th><th>Tests</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td><td class="lf"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td><td class="lf"></td>
</tr>
</table>
<hr>
<a name="inst_tag_1653_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod17_4.html#inst_tag_1653" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[9].gpiov2_base</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">123</td>
<td class="rt">16</td>
<td class="rt">13.01 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">266</td>
<td class="rt">99</td>
<td class="rt">37.22 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">133</td>
<td class="rt">69</td>
<td class="rt">51.88 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">133</td>
<td class="rt">30</td>
<td class="rt">22.56 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">78</td>
<td class="rt">34</td>
<td class="rt">43.59 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">39</td>
<td class="rt">25</td>
<td class="rt">64.10 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">39</td>
<td class="rt">9</td>
<td class="rt">23.08 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Signals</td>
<td class="rt">86</td>
<td class="rt">9</td>
<td class="rt">10.47 </td>
</tr><tr class="s3">
<td>Signal Bits</td>
<td class="rt">188</td>
<td class="rt">65</td>
<td class="rt">34.57 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">94</td>
<td class="rt">44</td>
<td class="rt">46.81 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">94</td>
<td class="rt">21</td>
<td class="rt">22.34 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td><td class="alfsrt">Direction</td></tr><tr>
<td>OUT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu">T24</span></td>
<td>INPUT</td>
</tr><tr>
<td>OE_N</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
<td>INPUT</td>
</tr><tr>
<td>HLD_H_N</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_INP_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_VDDA_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_VSWITCH_H</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>ENABLE_VDDIO</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>INP_DIS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td>INPUT</td>
</tr><tr>
<td>IB_MODE_SEL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>VTRIP_SEL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>SLOW</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>HLD_OVR</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>ANALOG_EN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td>INPUT</td>
</tr><tr>
<td>ANALOG_SEL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
<td>INPUT</td>
</tr><tr>
<td>ANALOG_POL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
<td>INPUT</td>
</tr><tr>
<td>DM[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span>,<span title = "compilation/simv/serial_shifting_0011">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INPUT</td>
</tr><tr>
<td>DM[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
<td>INPUT</td>
</tr><tr>
<td>VDDIO</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VDDIO_Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VDDA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VCCD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VSWITCH</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VCCHIB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td>INOUT</td>
</tr><tr>
<td>VSSA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>VSSD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>VSSIO_Q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>VSSIO</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>PAD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>PAD_A_NOESD_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>PAD_A_ESD_0_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>PAD_A_ESD_1_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span></td>
<td>INOUT</td>
</tr><tr>
<td>AMUXBUS_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>AMUXBUS_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>INOUT</td>
</tr><tr>
<td>IN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>IN_H</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_spi_i">T3</span>,<span title = "compilation/simv/bitbang_cpu_all_i">T17</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td>OUTPUT</td>
</tr><tr>
<td>TIE_HI_ESD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr><tr>
<td>TIE_LO_ESD</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td>OUTPUT</td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Tests</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Tests</td></tr><tr>
<td>dm_final[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span>,<span title = "compilation/simv/serial_shifting_0011">*T13</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>dm_final[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
</tr><tr>
<td>slow_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>vtrip_sel_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr>
<td>inp_dis_final</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>out_final</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu">T24</span></td>
</tr><tr>
<td>oe_n_final</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pd_user">T23</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
</tr><tr>
<td>hld_ovr_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>analog_en_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ib_mode_sel_final</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>analog_en_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr>
<td>analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>analog_en_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr>
<td>dm_buf[1:0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/serial_shifting_01">*T11</span>,<span title = "compilation/simv/serial_shifting_0011">*T13</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dm_buf[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span></td>
</tr><tr>
<td>slow_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>vtrip_sel_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr>
<td>inp_dis_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>out_buf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu">T24</span></td>
</tr><tr>
<td>oe_n_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/gpio_all_bidir_user">T16</span></td>
</tr><tr>
<td>hld_ovr_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>ib_mode_sel_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>dm_del[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>slow_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>vtrip_sel_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>inp_dis_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>out_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>oe_n_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>hld_ovr_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>ib_mode_sel_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>hld_h_n_del</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>hld_h_n_buf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_dm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_slow</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_oe_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_vtrip_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_hld_ovr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_inp_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_ib_mode_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier_enable_h</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>notifier</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>pwr_good_amux</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_hold_ovr_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_active_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_hold_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_active_mode_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_hold_mode_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_inpbuff_hv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_inpbuff_lv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_output_driver</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_analog_en_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_analog_en_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pwr_good_amux_vccd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>pad_tristate</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_pad</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_in_hv</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>x_on_in_lv</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>disable_inp_buff</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/PoR">T7</span>,<span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span></td>
</tr><tr>
<td>disable_inp_buff_lv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span></td>
</tr><tr>
<td>functional_mode_amux</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_analog_en_vdda</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>zero_on_analog_en_vdda</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_analog_en_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>zero_on_analog_en_vddio_q</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>x_on_analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>zero_on_analog_en_vswitch</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr>
<td>amux_select[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">*T14</span>,<span title = "compilation/simv/gpio_all_o_user">*T15</span>,<span title = "compilation/simv/gpio_all_bidir_user">*T16</span></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/bitbang_cpu_all_o">T14</span>,<span title = "compilation/simv/gpio_all_o_user">T15</span>,<span title = "compilation/simv/gpio_all_i_pu">T24</span></td>
</tr><tr>
<td>amux_select[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_1100">T12</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr>
<td>invalid_controls_amux</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_amuxbus_a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_amuxbus_b</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_vssio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>enable_pad_vddio_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>dis_err_msgs</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl"><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_enable_vddio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vswitch5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vddio_q1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vddio_q2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_supply_good</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr><tr>
<td>error_vdda_vddioq_vswitch2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
<td class="s3 cl">No</td>
<td class="s3 cl"></td>
</tr></table><br clear=all>
*Tests covering at least one bit in the range<br clear=all>
<hr>
<a name="inst_tag_1653_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod17_4.html#inst_tag_1653" >caravel_top.uut.padframe.mprj_pads.area2_io_pad[9].gpiov2_base</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">126</td>
<td class="rt">58</td>
<td class="rt">46.03 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3878</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3879</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3880</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">3881</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">3603</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3661</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3680</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3699</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3718</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3737</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3756</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3775</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3794</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3813</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">3825</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">3837</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">3849</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3914</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3936</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3958</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">3980</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4002</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4024</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4046</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4068</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4090</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4112</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4134</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4156</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">4178</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3878       wire enable_pad_amuxbus_a = invalid_controls_amux  ? 1'bx : (amux_select===3'b001 || amux_select===3'b010) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3879       wire enable_pad_amuxbus_b = invalid_controls_amux  ? 1'bx : (amux_select===3'b101 || amux_select===3'b110) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3880       wire enable_pad_vssio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b100 || amux_select===3'b000) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3881       wire enable_pad_vddio_q   = invalid_controls_amux  ? 1'bx : (amux_select===3'b011 || amux_select===3'b111) && (analog_en_final===1);
                                                              <font color = "green">-1-</font>  
                                                              <font color = "green">==></font>  
                                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3603           if (SLOW===1)
               <font color = "green">-1-</font>  
3604               slow_delay = slow_1_delay;
           <font color = "green">        ==></font>
3605           else
3606               slow_delay = slow_0_delay;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_0011">T13</span>,<span title = "compilation/simv/serial_shifting_10">T18</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3661           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3662           begin
3663               dm_final 	<= 3'bxxx;
           <font color = "green">        ==></font>
3664           end
3665           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3666           begin
3667               dm_final 	<= 3'b000;
           <font color = "green">        ==></font>
3668           end
3669           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3670           begin
3671               dm_final 	<= (^dm_buf[2:0]	=== 1'bx	|| !pwr_good_active_mode) ? 3'bxxx : dm_buf;
           <font color = "green">        ==></font>
3672           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3680           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3681           begin
3682               inp_dis_final 	<= 1'bx;
           <font color = "green">        ==></font>
3683           end
3684           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3685           begin
3686               inp_dis_final 	<= 1'b1;
           <font color = "green">        ==></font>
3687           end
3688           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3689           begin
3690               inp_dis_final 	<= (^inp_dis_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : inp_dis_buf;
           <font color = "green">        ==></font>
3691           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3699           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3700           begin
3701               vtrip_sel_final 	<= 1'bx;
           <font color = "green">        ==></font>
3702           end
3703           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3704           begin
3705               vtrip_sel_final 	<= 1'b0;
           <font color = "green">        ==></font>
3706           end
3707           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3708           begin
3709               vtrip_sel_final 	<= (^vtrip_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : vtrip_sel_buf;
           <font color = "green">        ==></font>
3710           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3718           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3719           begin
3720               ib_mode_sel_final 	<= 1'bx;
           <font color = "green">        ==></font>
3721           end
3722           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3723           begin
3724               ib_mode_sel_final 	<= 1'b0;
           <font color = "green">        ==></font>
3725           end
3726           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3727           begin
3728               ib_mode_sel_final 	<= (^ib_mode_sel_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : ib_mode_sel_buf;
           <font color = "green">        ==></font>
3729           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3737           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3738           begin
3739               slow_final 	<= 1'bx;
           <font color = "green">        ==></font>
3740           end
3741           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3742           begin
3743               slow_final 	<= 1'b0;
           <font color = "green">        ==></font>
3744           end
3745           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3746           begin
3747               slow_final 	<= (^slow_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : slow_buf;
           <font color = "green">        ==></font>
3748           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3756           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && ^hld_h_n_buf===1'bx))
               <font color = "green">-1-</font>  
3757           begin
3758               hld_ovr_final 	<= 1'bx;
           <font color = "green">        ==></font>
3759           end
3760           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3761           begin
3762               hld_ovr_final 	<= 1'b0;
           <font color = "green">        ==></font>
3763           end
3764           else if (hld_h_n_buf===1)
                    <font color = "red">-3-</font>  
3765           begin
3766               hld_ovr_final 	<= (^hld_ovr_buf === 1'bx	|| !pwr_good_active_mode) ? 1'bx : hld_ovr_buf;
           <font color = "green">        ==></font>
3767           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3775           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && (^hld_h_n_buf===1'bx || (hld_h_n_buf===0 && hld_ovr_final===1'bx) || (hld_h_n_buf===1 && hld_ovr_final===1'bx))))
               <font color = "green">-1-</font>  
3776           begin
3777               oe_n_final 	<= 1'bx;
           <font color = "green">        ==></font>
3778           end
3779           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3780           begin
3781               oe_n_final 	<= 1'b1;
           <font color = "green">        ==></font>
3782           end
3783           else if (hld_h_n_buf===1 || hld_ovr_final===1)
                    <font color = "red">-3-</font>  
3784           begin
3785               oe_n_final  	<= (^oe_n_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : oe_n_buf;
           <font color = "green">        ==></font>
3786           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3794           if (^ENABLE_H===1'bx || !pwr_good_hold_mode || (ENABLE_H===1 && (^hld_h_n_buf===1'bx ||(hld_h_n_buf===0 &&  hld_ovr_final===1'bx || (hld_h_n_buf===1 && hld_ovr_final===1'bx)))))
               <font color = "green">-1-</font>  
3795           begin
3796               out_final 	<= 1'bx;
           <font color = "green">        ==></font>
3797           end
3798           else if (ENABLE_H===0)
                    <font color = "green">-2-</font>  
3799           begin
3800               out_final 	<= 1'b1;
           <font color = "green">        ==></font>
3801           end
3802           else if (hld_h_n_buf===1 || hld_ovr_final===1)
                    <font color = "red">-3-</font>  
3803           begin
3804               out_final  	<= (^out_buf  === 1'bx  || !pwr_good_hold_ovr_mode) ? 1'bx   : out_buf;
           <font color = "green">        ==></font>
3805           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3813           if (x_on_analog_en_vdda ===1 )
               <font color = "green">-1-</font>  
3814           begin
3815               analog_en_vdda <= 1'bx;
           <font color = "green">        ==></font>
3816           end
3817           else if ( zero_on_analog_en_vdda ===1 )
                    <font color = "green">-2-</font>  
3818           begin
3819               analog_en_vdda <= 1'b0;
           <font color = "green">        ==></font>
3820           end
3821           else if (x_on_analog_en_vdda !==1 && zero_on_analog_en_vdda !==1)
                    <font color = "red">-3-</font>  
3822           begin
3823               analog_en_vdda <= ANALOG_EN;
           <font color = "green">        ==></font>
3824           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3825           if (x_on_analog_en_vddio_q  ===1 )
               <font color = "green">-1-</font>  
3826           begin
3827               analog_en_vddio_q  <= 1'bx;
           <font color = "green">        ==></font>
3828           end
3829           else if ( zero_on_analog_en_vddio_q ===1 )
                    <font color = "green">-2-</font>  
3830           begin
3831               analog_en_vddio_q  <= 1'b0;
           <font color = "green">        ==></font>
3832           end
3833           else if ( x_on_analog_en_vddio_q !==1 && zero_on_analog_en_vddio_q !==1)
                    <font color = "red">-3-</font>  
3834           begin
3835               analog_en_vddio_q  <= ANALOG_EN;
           <font color = "green">        ==></font>
3836           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3837           if (x_on_analog_en_vswitch  ===1 )
               <font color = "green">-1-</font>  
3838           begin
3839               analog_en_vswitch  <= 1'bx;
           <font color = "green">        ==></font>
3840           end
3841           else if ( zero_on_analog_en_vswitch ===1 )
                    <font color = "red">-2-</font>  
3842           begin
3843               analog_en_vswitch  <= 1'b0;
           <font color = "green">        ==></font>
3844           end
3845           else if (x_on_analog_en_vswitch !==1 && zero_on_analog_en_vswitch !==1)
                    <font color = "red">-3-</font>  
3846           begin
3847               analog_en_vswitch  <= ANALOG_EN;
           <font color = "red">        ==></font>
3848           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3849           if ( (analog_en_vswitch ===1'bx && analog_en_vdda ===1'bx) || (analog_en_vswitch ===1'bx && analog_en_vddio_q ===1'bx) || (analog_en_vddio_q ===1'bx && analog_en_vdda ===1'bx ) )
               <font color = "green">-1-</font>  
3850           begin
3851               analog_en_final  <= 1'bx;
           <font color = "green">        ==></font>
3852           end
3853           else if (analog_en_vdda ===1'bx && (analog_en_vddio_q ===1 ||analog_en_vswitch===1 ))
                    <font color = "red">-2-</font>  
3854           begin
3855               analog_en_final  <= 1'bx;
           <font color = "red">        ==></font>
3856           end
3857           else if (analog_en_vddio_q ===1'bx && (analog_en_vdda ===1 ||analog_en_vswitch===1 ))
                    <font color = "red">-3-</font>  
3858           begin
3859               analog_en_final  <= 1'bx;
           <font color = "red">        ==></font>
3860           end
3861           else if (analog_en_vswitch===1'bx && (analog_en_vdda ===1 || analog_en_vddio_q ===1 ))
                    <font color = "red">-4-</font>  
3862           begin
3863               analog_en_final  <= 1'bx;
           <font color = "red">        ==></font>
3864           end
3865           else if ((analog_en_vdda ===0 && analog_en_vddio_q ===0 )|| (analog_en_vdda ===0 && analog_en_vswitch===0 ) ||  (analog_en_vddio_q ===0 && analog_en_vswitch===0 ))
                    <font color = "green">-5-</font>  
3866           begin
3867               analog_en_final  <=0;
           <font color = "green">        ==></font>
3868           end
3869           else if (analog_en_vdda ===1 && analog_en_vddio_q ===1 &&  analog_en_vswitch ===1)
                    <font color = "red">-6-</font>  
3870           begin
3871               analog_en_final  <=1;
           <font color = "red">        ==></font>
3872           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
<td><span title = "compilation/simv/serial_shifting_01">T11</span>,<span title = "compilation/simv/serial_shifting_0011">T13</span></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3914           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3915           begin
3916               if (error_enable_vddio===1)
                   <font color = "red">-2-</font>  
3917               begin
3918                   msg_count_pad = msg_count_pad + 1;
3919                   ->event_error_enable_vddio;
3920                   if (msg_count_pad <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3921                   begin
3922                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 :  Enable_h (= %b) and ENABLE_VDDIO (= %b) are complement of each \other. This is an illegal combination as ENABLE_VDDIO and ENABLE_H are the same input signals IN different power \domains %m", ENABLE_H, ENABLE_VDDIO, $stime);
           <font color = "red">                ==></font>
3923                   end
3924                   else
3925                       if (msg_count_pad == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3926                       begin
3927                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3928                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3929               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3930           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3936           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3937           begin
3938               if (error_vdda===1)
                   <font color = "red">-2-</font>  
3939               begin
3940                   msg_count_pad1 = msg_count_pad1 + 1;
3941                   ->event_error_vdda;
3942                   if (msg_count_pad1 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3943                   begin
3944                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H (= %b) cannot be 1 when VDDA (= %b) and VDDIO_Q (= %b) %m",ENABLE_VDDA_H, VDDA,VDDIO_Q,$stime);
           <font color = "red">                ==></font>
3945                   end
3946                   else
3947                       if (msg_count_pad1 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3948                       begin
3949                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3950                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3951               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3952           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3958           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3959           begin
3960               if (error_vdda2===1)
                   <font color = "red">-2-</font>  
3961               begin
3962                   msg_count_pad2 = msg_count_pad2 + 1;
3963                   ->event_error_vdda2;
3964                   if (msg_count_pad2 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3965                   begin
3966                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b)   %m",ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);
           <font color = "red">                ==></font>
3967                   end
3968                   else
3969                       if (msg_count_pad2 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3970                       begin
3971                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3972                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3973               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3974           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
3980           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
3981           begin
3982               if (error_vdda3===1)
                   <font color = "red">-2-</font>  
3983               begin
3984                   msg_count_pad3 = msg_count_pad3 + 1;
3985                   ->event_error_vdda3;
3986                   if (msg_count_pad3 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
3987                   begin
3988                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD (= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b) and hld_h_n_buf (= %b) %m",VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);
           <font color = "red">                ==></font>
3989                   end
3990                   else
3991                       if (msg_count_pad3 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
3992                       begin
3993                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
3994                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
3995               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
3996           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4002           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4003           begin
4004               if (error_vswitch1===1)
                   <font color = "red">-2-</font>  
4005               begin
4006                   msg_count_pad4 = msg_count_pad4 + 1;
4007                   ->event_error_vswitch1;
4008                   if (msg_count_pad4 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4009                   begin
4010                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) & VSWITCH(= %b) %m",ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);
           <font color = "red">                ==></font>
4011                   end
4012                   else
4013                       if (msg_count_pad4 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4014                       begin
4015                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4016                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4017               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4018           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4024           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4025           begin
4026               if (error_vswitch2===1)
                   <font color = "red">-2-</font>  
4027               begin
4028                   msg_count_pad5 = msg_count_pad5 + 1;
4029                   ->event_error_vswitch2;
4030                   if (msg_count_pad5 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4031                   begin
4032                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN (= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b)  & VCCD(= %b) %m",ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,VCCD,$stime);
           <font color = "red">                ==></font>
4033                   end
4034                   else
4035                       if (msg_count_pad5 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4036                       begin
4037                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4038                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4039               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4040           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4046           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4047           begin
4048               if (error_vswitch3===1)
                   <font color = "red">-2-</font>  
4049               begin
4050                   msg_count_pad6 = msg_count_pad6 + 1;
4051                   ->event_error_vswitch3;
4052                   if (msg_count_pad6 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4053                   begin
4054                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) & VSWITCH(= %b) %m",ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);
           <font color = "red">                ==></font>
4055                   end
4056                   else
4057                       if (msg_count_pad6 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4058                       begin
4059                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4060                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4061               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4062           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4068           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4069           begin
4070               if (error_vswitch4===1)
                   <font color = "red">-2-</font>  
4071               begin
4072                   msg_count_pad7 = msg_count_pad7 + 1;
4073                   ->event_error_vswitch4;
4074                   if (msg_count_pad7 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4075                   begin
4076                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) & VSWITCH(= %b) %m",ENABLE_VSWITCH_H,VDDA,VDDIO_Q,VSWITCH,$stime);
           <font color = "red">                ==></font>
4077                   end
4078                   else
4079                       if (msg_count_pad7 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4080                       begin
4081                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4082                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4083               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4084           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4090           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4091           begin
4092               if (error_vswitch5===1)
                   <font color = "red">-2-</font>  
4093               begin
4094                   msg_count_pad8 = msg_count_pad8 + 1;
4095                   ->event_error_vswitch5;
4096                   if (msg_count_pad8 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4097                   begin
4098                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b),hld_h_n_buf (= %b) and VCCD (= %b) %m",ANALOG_EN,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);
           <font color = "red">                ==></font>
4099                   end
4100                   else
4101                       if (msg_count_pad8 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4102                       begin
4103                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4104                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4105               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4106           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4112           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4113           begin
4114               if (error_vddio_q1===1)
                   <font color = "red">-2-</font>  
4115               begin
4116                   msg_count_pad9 = msg_count_pad9 + 1;
4117                   ->event_error_vddio_q1;
4118                   if (msg_count_pad9 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4119                   begin
4120                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : VCCD(= %b) cannot be any value other than 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) and hld_h_n_buf (= %b)  %m",VCCD,VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,$stime);
           <font color = "red">                ==></font>
4121                   end
4122                   else
4123                       if (msg_count_pad9 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4124                       begin
4125                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4126                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4127               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4128           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4134           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4135           begin
4136               if (error_vddio_q2===1)
                   <font color = "red">-2-</font>  
4137               begin
4138                   msg_count_pad10 = msg_count_pad10 + 1;
4139                   ->event_error_vddio_q2;
4140                   if (msg_count_pad10 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4141                   begin
4142                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ANALOG_EN(= %b) cannot be 1 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b),ENABLE_H (= %b) , hld_h_n_buf (= %b) && VCCD (= %b) %m",ANALOG_EN, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,$stime);
           <font color = "red">                ==></font>
4143                   end
4144                   else
4145                       if (msg_count_pad10 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4146                       begin
4147                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4148                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4149               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4150           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4156           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4157           begin
4158               if (error_supply_good===1)
                   <font color = "red">-2-</font>  
4159               begin
4160                   msg_count_pad11 = msg_count_pad11 + 1;
4161                   ->event_error_supply_good;
4162                   if (msg_count_pad11 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4163                   begin
4164                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VSWITCH_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m",ENABLE_VSWITCH_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);
           <font color = "red">                ==></font>
4165                   end
4166                   else
4167                       if (msg_count_pad11 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4168                       begin
4169                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4170                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4171               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4172           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
4178           if (!dis_err_msgs)
               <font color = "red">-1-</font>  
4179           begin
4180               if (error_vdda_vddioq_vswitch2===1)
                   <font color = "red">-2-</font>  
4181               begin
4182                   msg_count_pad12 = msg_count_pad12 + 1;
4183                   ->event_error_vdda_vddioq_vswitch2;
4184                   if (msg_count_pad12 <= MAX_WARNING_COUNT)
                       <font color = "red">-3-</font>  
4185                   begin
4186                       $display(" ===ERROR=== sky130_fd_io__top_gpiov2 : ENABLE_VDDA_H(= %b) should be either 1 or 0 when VDDA (= %b) , VDDIO_Q (= %b) , VSWITCH(= %b), ENABLE_H (= %b), hld_h_n_buf (= %b) ,VCCD (= %b) and ANALOG_EN(= %b)  %m",ENABLE_VDDA_H, VDDA,VDDIO_Q,VSWITCH,ENABLE_H,hld_h_n_buf,VCCD,ANALOG_EN,$stime);
           <font color = "red">                ==></font>
4187                   end
4188                   else
4189                       if (msg_count_pad12 == MAX_WARNING_COUNT+1)
                           <font color = "red">-4-</font>  
4190                       begin
4191                           $display(" ===WARNING=== sky130_fd_io__top_gpiov2 :  Further WARNING messages will be suppressed as the \message count has exceeded 100 %m",$stime);
           <font color = "red">                    ==></font>
4192                       end
                           MISSING_ELSE
           <font color = "red">                ==></font>
4193               end
                   MISSING_ELSE
           <font color = "green">        ==></font>
4194           end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th><th nowrap width=80>Tests</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
<td></td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
<td><span title = "compilation/simv/user0_irq">T1</span>,<span title = "compilation/simv/spi_master_rd">T2</span>,<span title = "compilation/simv/bitbang_spi_i">T3</span></td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
<td></td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_1647">
    <li>
      <a href="#inst_tag_1647_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1647_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1647_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1647_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1648">
    <li>
      <a href="#inst_tag_1648_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1648_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1648_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1648_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1649">
    <li>
      <a href="#inst_tag_1649_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1649_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1649_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1649_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1650">
    <li>
      <a href="#inst_tag_1650_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1650_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1650_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1650_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1651">
    <li>
      <a href="#inst_tag_1651_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1651_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1651_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1651_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1652">
    <li>
      <a href="#inst_tag_1652_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1652_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1652_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1652_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_1653">
    <li>
      <a href="#inst_tag_1653_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1653_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1653_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1653_Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
