#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May 26 19:06:21 2023
# Process ID: 23428
# Current directory: E:/desk/code/verilog/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34148 E:\desk\code\verilog\lab4\lab4.xpr
# Log file: E:/desk/code/verilog/lab4/vivado.log
# Journal file: E:/desk/code/verilog/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/desk/code/verilog/lab4/lab4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/items/xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.652 ; gain = 105.668
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lessons\大二下\计算机组成\lab\lab4\lab4\lab4\zip_lab4 sc_computer_io\zip_lab4 sc_computer_io\src\display.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lessons\大二下\计算机组成\lab\lab4\lab4\lab4\zip_lab4 sc_computer_io\zip_lab4 sc_computer_io\src\sc_computer_main.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lessons\大二下\计算机组成\lab\lab4\lab4\lab4\zip_lab4 sc_computer_io\zip_lab4 sc_computer_io\src\sc_cpu_iotest.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lessons\大二下\计算机组成\lab\lab4\lab4\lab4\zip_lab4 sc_computer_io\zip_lab4 sc_computer_io\src\display.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lessons\大二下\计算机组成\lab\lab4\lab4\lab4\zip_lab4 sc_computer_io\zip_lab4 sc_computer_io\src\sc_computer_main.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lessons\大二下\计算机组成\lab\lab4\lab4\lab4\zip_lab4 sc_computer_io\zip_lab4 sc_computer_io\src\sc_cpu_iotest.v:]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/desk/code/verilog/lab4/lpm_rom_irom_io.coe' provided. It will be converted relative to IP Instance files '../../../../lpm_rom_irom_io.coe'
set_property -dict [list CONFIG.Coe_File {E:/desk/code/verilog/lab4/lpm_rom_irom_io.coe}] [get_ips lpm_rom_irom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/desk/code/verilog/lab4/lpm_rom_irom_io.coe' provided. It will be converted relative to IP Instance files '../../../../lpm_rom_irom_io.coe'
generate_target all [get_files  E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_6/lpm_rom_irom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'lpm_rom_irom'...
catch { config_ip_cache -export [get_ips -all lpm_rom_irom] }
export_ip_user_files -of_objects [get_files E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_6/lpm_rom_irom.xci] -no_script -sync -force -quiet
reset_run lpm_rom_irom_synth_1
launch_runs lpm_rom_irom_synth_1 -jobs 8
[Fri May 26 19:33:05 2023] Launched lpm_rom_irom_synth_1...
Run output will be captured here: E:/desk/code/verilog/lab4/lab4.runs/lpm_rom_irom_synth_1/runme.log
export_simulation -of_objects [get_files E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_6/lpm_rom_irom.xci] -directory E:/desk/code/verilog/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir E:/desk/code/verilog/lab4/lab4.ip_user_files -ipstatic_source_dir E:/desk/code/verilog/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/modelsim} {questa=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/questa} {riviera=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/riviera} {activehdl=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_6/lpm_rom_irom.xci] -no_script -reset -force -quiet
remove_files  -fileset lpm_rom_irom E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_6/lpm_rom_irom.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/desk/code/verilog/lab4/lab4.runs/lpm_rom_irom_synth_1

INFO: [Project 1-386] Moving file 'E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_6/lpm_rom_irom.xci' from fileset 'lpm_rom_irom' to fileset 'sources_1'.
remove_files  E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_6/lpm_rom_irom.xci
WARNING: [Vivado 12-818] No files matched 'E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_6/lpm_rom_irom.xci'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/desk/code/verilog/lab4/lpm_rom_irom_io.coe' provided. It will be converted relative to IP Instance files '../../../../lpm_rom_irom_io.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name lpm_rom_irom
set_property -dict [list CONFIG.Component_Name {lpm_rom_irom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {64} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/desk/code/verilog/lab4/lpm_rom_irom_io.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_A_Write_Rate {0}] [get_ips lpm_rom_irom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'lpm_rom_irom' to 'lpm_rom_irom' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/desk/code/verilog/lab4/lpm_rom_irom_io.coe' provided. It will be converted relative to IP Instance files '../../../../lpm_rom_irom_io.coe'
generate_target {instantiation_template} [get_files e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'lpm_rom_irom'...
generate_target all [get_files  e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'lpm_rom_irom'...
catch { config_ip_cache -export [get_ips -all lpm_rom_irom] }
export_ip_user_files -of_objects [get_files e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci]
launch_runs lpm_rom_irom_synth_1 -jobs 8
[Fri May 26 19:34:29 2023] Launched lpm_rom_irom_synth_1...
Run output will be captured here: E:/desk/code/verilog/lab4/lab4.runs/lpm_rom_irom_synth_1/runme.log
export_simulation -of_objects [get_files e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci] -directory E:/desk/code/verilog/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir E:/desk/code/verilog/lab4/lab4.ip_user_files -ipstatic_source_dir E:/desk/code/verilog/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/modelsim} {questa=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/questa} {riviera=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/riviera} {activehdl=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May 26 19:35:21 2023] Launched synth_1...
Run output will be captured here: E:/desk/code/verilog/lab4/lab4.runs/synth_1/runme.log
[Fri May 26 19:35:21 2023] Launched impl_1...
Run output will be captured here: E:/desk/code/verilog/lab4/lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May 26 19:38:35 2023] Launched synth_1...
Run output will be captured here: E:/desk/code/verilog/lab4/lab4.runs/synth_1/runme.log
[Fri May 26 19:38:35 2023] Launched impl_1...
Run output will be captured here: E:/desk/code/verilog/lab4/lab4.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1605.445 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 739 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.430 . Memory (MB): peak = 2271.836 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.430 . Memory (MB): peak = 2271.836 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2271.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2431.891 ; gain = 1133.945
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2461.801 ; gain = 13.348
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/desk/code/verilog/lab4/lab4.runs/impl_1/sc_cpu_iotest.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {E:/desk/code/verilog/lab4/lab4.runs/impl_1/sc_cpu_iotest.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May 26 19:50:29 2023] Launched synth_1...
Run output will be captured here: E:/desk/code/verilog/lab4/lab4.runs/synth_1/runme.log
[Fri May 26 19:50:29 2023] Launched impl_1...
Run output will be captured here: E:/desk/code/verilog/lab4/lab4.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 4167.148 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 739 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.424 . Memory (MB): peak = 4167.148 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.424 . Memory (MB): peak = 4167.148 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4167.148 ; gain = 23.965
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 4167.148 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/desk/code/verilog/lab4/lab4.runs/impl_1/sc_cpu_iotest.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {E:/desk/code/verilog/lab4/lab4.runs/impl_1/sc_cpu_iotest.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/items/xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_sc_computer_iotest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_ram_dq_dram.mif'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/sc_datamem.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom_io.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_sc_computer_iotest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.gen/sources_1/ip/lpm_ram_dq_dram_1/sim/lpm_ram_dq_dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lpm_ram_dq_dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.gen/sources_1/ip/lpm_rom_irom_7/sim/lpm_rom_irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lpm_rom_irom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/clock_and_mem_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_and_mem_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/immext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/in_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_port
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/io_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_input
INFO: [VRFC 10-311] analyzing module io_input_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/io_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_output
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/out_port_hex2dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_port_hex2dec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_computer_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_cpu_iotest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cpu_iotest
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_instmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_instmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.srcs/sources_1/new/sys_clk_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_sc_computer_iotest
INFO: [VRFC 10-2458] undeclared symbol sys_rst_n, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:31]
INFO: [VRFC 10-2458] undeclared symbol sys_clk_in, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:32]
INFO: [VRFC 10-2458] undeclared symbol sw_pin, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:33]
INFO: [VRFC 10-2458] undeclared symbol dip_pin, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:34]
WARNING: [VRFC 10-2938] 'sys_clk_in' is already implicitly declared on line 32 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:42]
WARNING: [VRFC 10-2938] 'sys_rst_n' is already implicitly declared on line 31 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:44]
WARNING: [VRFC 10-2938] 'sw_pin' is already implicitly declared on line 33 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:45]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto ade62a3034ba4306bc5507bcc5e77de7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/items/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ade62a3034ba4306bc5507bcc5e77de7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_and_mem_clock
Compiling module xil_defaultlib.in_port
Compiling module xil_defaultlib.sys_clk_counter
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.immext
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sc_cu
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.sc_cpu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.lpm_rom_irom
Compiling module xil_defaultlib.sc_instmem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.lpm_ram_dq_dram
Compiling module xil_defaultlib.io_output
Compiling module xil_defaultlib.io_input_mux
Compiling module xil_defaultlib.io_input
Compiling module xil_defaultlib.sc_datamem
Compiling module xil_defaultlib.sc_computer_main
Compiling module xil_defaultlib.out_port_hex2dec
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.sc_cpu_iotest
Compiling module xil_defaultlib.TB_sc_computer_iotest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_sc_computer_iotest_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/TB_sc_computer_iotest_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/TB_sc_computer_iotest_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May 26 19:57:07 2023. For additional details about this file, please refer to the WebTalk help file at E:/items/xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri May 26 19:57:07 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 4167.148 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_sc_computer_iotest_behav -key {Behavioral:sim_1:Functional:TB_sc_computer_iotest} -tclbatch {TB_sc_computer_iotest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB_sc_computer_iotest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_sc_computer_iotest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 4212.926 ; gain = 45.777
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 6000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 6000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 5082.383 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/items/xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_sc_computer_iotest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_ram_dq_dram.mif'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/sc_datamem.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom_io.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_sc_computer_iotest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.gen/sources_1/ip/lpm_ram_dq_dram_1/sim/lpm_ram_dq_dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lpm_ram_dq_dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.gen/sources_1/ip/lpm_rom_irom_7/sim/lpm_rom_irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lpm_rom_irom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/clock_and_mem_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_and_mem_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/immext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/in_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_port
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/io_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_input
INFO: [VRFC 10-311] analyzing module io_input_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/io_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_output
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/out_port_hex2dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_port_hex2dec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_computer_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_cpu_iotest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cpu_iotest
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_instmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_instmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.srcs/sources_1/new/sys_clk_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_sc_computer_iotest
INFO: [VRFC 10-2458] undeclared symbol sys_rst_n, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:31]
INFO: [VRFC 10-2458] undeclared symbol sys_clk_in, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:32]
INFO: [VRFC 10-2458] undeclared symbol sw_pin, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:33]
INFO: [VRFC 10-2458] undeclared symbol dip_pin, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:34]
WARNING: [VRFC 10-2938] 'sys_clk_in' is already implicitly declared on line 32 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:42]
WARNING: [VRFC 10-2938] 'sys_rst_n' is already implicitly declared on line 31 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:44]
WARNING: [VRFC 10-2938] 'sw_pin' is already implicitly declared on line 33 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:45]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto ade62a3034ba4306bc5507bcc5e77de7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/items/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ade62a3034ba4306bc5507bcc5e77de7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_and_mem_clock
Compiling module xil_defaultlib.in_port
Compiling module xil_defaultlib.sys_clk_counter
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.immext
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sc_cu
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.sc_cpu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.lpm_rom_irom
Compiling module xil_defaultlib.sc_instmem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.lpm_ram_dq_dram
Compiling module xil_defaultlib.io_output
Compiling module xil_defaultlib.io_input_mux
Compiling module xil_defaultlib.io_input
Compiling module xil_defaultlib.sc_datamem
Compiling module xil_defaultlib.sc_computer_main
Compiling module xil_defaultlib.out_port_hex2dec
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.sc_cpu_iotest
Compiling module xil_defaultlib.TB_sc_computer_iotest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_sc_computer_iotest_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5082.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_sc_computer_iotest_behav -key {Behavioral:sim_1:Functional:TB_sc_computer_iotest} -tclbatch {TB_sc_computer_iotest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB_sc_computer_iotest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_sc_computer_iotest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 5082.383 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5082.383 ; gain = 0.000
run 6000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/items/xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_sc_computer_iotest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_ram_dq_dram.mif'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/sc_datamem.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom_io.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_sc_computer_iotest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.gen/sources_1/ip/lpm_ram_dq_dram_1/sim/lpm_ram_dq_dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lpm_ram_dq_dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.gen/sources_1/ip/lpm_rom_irom_7/sim/lpm_rom_irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lpm_rom_irom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/clock_and_mem_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_and_mem_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/immext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/in_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_port
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/io_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_input
INFO: [VRFC 10-311] analyzing module io_input_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/io_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_output
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/out_port_hex2dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_port_hex2dec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_computer_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_cpu_iotest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cpu_iotest
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_instmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_instmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.srcs/sources_1/new/sys_clk_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_sc_computer_iotest
INFO: [VRFC 10-2458] undeclared symbol sys_rst_n, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:31]
INFO: [VRFC 10-2458] undeclared symbol sys_clk_in, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:32]
INFO: [VRFC 10-2458] undeclared symbol sw_pin, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:33]
INFO: [VRFC 10-2458] undeclared symbol dip_pin, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:34]
WARNING: [VRFC 10-2938] 'sys_clk_in' is already implicitly declared on line 32 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:42]
WARNING: [VRFC 10-2938] 'sys_rst_n' is already implicitly declared on line 31 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:44]
WARNING: [VRFC 10-2938] 'sw_pin' is already implicitly declared on line 33 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:45]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto ade62a3034ba4306bc5507bcc5e77de7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/items/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ade62a3034ba4306bc5507bcc5e77de7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_and_mem_clock
Compiling module xil_defaultlib.in_port
Compiling module xil_defaultlib.sys_clk_counter
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.immext
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sc_cu
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.sc_cpu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.lpm_rom_irom
Compiling module xil_defaultlib.sc_instmem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.lpm_ram_dq_dram
Compiling module xil_defaultlib.io_output
Compiling module xil_defaultlib.io_input_mux
Compiling module xil_defaultlib.io_input
Compiling module xil_defaultlib.sc_datamem
Compiling module xil_defaultlib.sc_computer_main
Compiling module xil_defaultlib.out_port_hex2dec
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.sc_cpu_iotest
Compiling module xil_defaultlib.TB_sc_computer_iotest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_sc_computer_iotest_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5082.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5082.383 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 5082.383 ; gain = 0.000
run 3000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/items/xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_sc_computer_iotest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_ram_dq_dram.mif'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/sc_datamem.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom_io.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_sc_computer_iotest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.gen/sources_1/ip/lpm_ram_dq_dram_1/sim/lpm_ram_dq_dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lpm_ram_dq_dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.gen/sources_1/ip/lpm_rom_irom_7/sim/lpm_rom_irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lpm_rom_irom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/clock_and_mem_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_and_mem_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/immext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/in_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_port
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/io_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_input
INFO: [VRFC 10-311] analyzing module io_input_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/io_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_output
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/out_port_hex2dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_port_hex2dec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_computer_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_cpu_iotest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cpu_iotest
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_instmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_instmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.srcs/sources_1/new/sys_clk_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_sc_computer_iotest
INFO: [VRFC 10-2458] undeclared symbol sys_rst_n, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:31]
INFO: [VRFC 10-2458] undeclared symbol sys_clk_in, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:32]
INFO: [VRFC 10-2458] undeclared symbol sw_pin, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:33]
INFO: [VRFC 10-2458] undeclared symbol dip_pin, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:34]
WARNING: [VRFC 10-2938] 'sys_clk_in' is already implicitly declared on line 32 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:42]
WARNING: [VRFC 10-2938] 'sys_rst_n' is already implicitly declared on line 31 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:44]
WARNING: [VRFC 10-2938] 'sw_pin' is already implicitly declared on line 33 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:45]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto ade62a3034ba4306bc5507bcc5e77de7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/items/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ade62a3034ba4306bc5507bcc5e77de7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_and_mem_clock
Compiling module xil_defaultlib.in_port
Compiling module xil_defaultlib.sys_clk_counter
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.immext
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sc_cu
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.sc_cpu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.lpm_rom_irom
Compiling module xil_defaultlib.sc_instmem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.lpm_ram_dq_dram
Compiling module xil_defaultlib.io_output
Compiling module xil_defaultlib.io_input_mux
Compiling module xil_defaultlib.io_input
Compiling module xil_defaultlib.sc_datamem
Compiling module xil_defaultlib.sc_computer_main
Compiling module xil_defaultlib.out_port_hex2dec
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.sc_cpu_iotest
Compiling module xil_defaultlib.TB_sc_computer_iotest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_sc_computer_iotest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5082.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_sc_computer_iotest_behav -key {Behavioral:sim_1:Functional:TB_sc_computer_iotest} -tclbatch {TB_sc_computer_iotest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB_sc_computer_iotest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_sc_computer_iotest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 5082.383 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/items/xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_sc_computer_iotest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_ram_dq_dram.mif'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/sc_datamem.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom_io.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_sc_computer_iotest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.srcs/sources_1/new/sys_clk_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto ade62a3034ba4306bc5507bcc5e77de7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/items/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ade62a3034ba4306bc5507bcc5e77de7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/desk/code/verilog/lab4/lab4.srcs/sources_1/new/sys_clk_counter.v" Line 23. Module sys_clk_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/desk/code/verilog/lab4/lab4.srcs/sources_1/new/sys_clk_counter.v" Line 23. Module sys_clk_counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_and_mem_clock
Compiling module xil_defaultlib.in_port
Compiling module xil_defaultlib.sys_clk_counter
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.immext
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sc_cu
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.sc_cpu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.lpm_rom_irom
Compiling module xil_defaultlib.sc_instmem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.lpm_ram_dq_dram
Compiling module xil_defaultlib.io_output
Compiling module xil_defaultlib.io_input_mux
Compiling module xil_defaultlib.io_input
Compiling module xil_defaultlib.sc_datamem
Compiling module xil_defaultlib.sc_computer_main
Compiling module xil_defaultlib.out_port_hex2dec
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.sc_cpu_iotest
Compiling module xil_defaultlib.TB_sc_computer_iotest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_sc_computer_iotest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5082.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5082.383 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 5082.383 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/items/xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_sc_computer_iotest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_ram_dq_dram.mif'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/sc_datamem.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom_io.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_sc_computer_iotest_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto ade62a3034ba4306bc5507bcc5e77de7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/items/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ade62a3034ba4306bc5507bcc5e77de7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 5082.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/desk/code/verilog/lab4/lpm_rom_irom_io_1.coe' provided. It will be converted relative to IP Instance files '../../../../lpm_rom_irom_io_1.coe'
set_property -dict [list CONFIG.Coe_File {E:/desk/code/verilog/lab4/lpm_rom_irom_io_1.coe}] [get_ips lpm_rom_irom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/desk/code/verilog/lab4/lpm_rom_irom_io_1.coe' provided. It will be converted relative to IP Instance files '../../../../lpm_rom_irom_io_1.coe'
generate_target all [get_files  e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'lpm_rom_irom'...
catch { config_ip_cache -export [get_ips -all lpm_rom_irom] }
export_ip_user_files -of_objects [get_files e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci] -no_script -sync -force -quiet
reset_run lpm_rom_irom_synth_1
launch_runs lpm_rom_irom_synth_1 -jobs 8
[Fri May 26 21:26:04 2023] Launched lpm_rom_irom_synth_1...
Run output will be captured here: E:/desk/code/verilog/lab4/lab4.runs/lpm_rom_irom_synth_1/runme.log
export_simulation -of_objects [get_files e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci] -directory E:/desk/code/verilog/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir E:/desk/code/verilog/lab4/lab4.ip_user_files -ipstatic_source_dir E:/desk/code/verilog/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/modelsim} {questa=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/questa} {riviera=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/riviera} {activehdl=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/items/xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_sc_computer_iotest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_ram_dq_dram.mif'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/sc_datamem.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom.mif'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom_io_1.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom_io.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_sc_computer_iotest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.gen/sources_1/ip/lpm_ram_dq_dram_1/sim/lpm_ram_dq_dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lpm_ram_dq_dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.gen/sources_1/ip/lpm_rom_irom_7/sim/lpm_rom_irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lpm_rom_irom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/clock_and_mem_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_and_mem_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/immext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/in_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_port
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/io_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_input
INFO: [VRFC 10-311] analyzing module io_input_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/io_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_output
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/out_port_hex2dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_port_hex2dec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_computer_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_cpu_iotest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cpu_iotest
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_instmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_instmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.srcs/sources_1/new/sys_clk_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_sc_computer_iotest
INFO: [VRFC 10-2458] undeclared symbol sys_rst_n, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:31]
INFO: [VRFC 10-2458] undeclared symbol sys_clk_in, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:32]
INFO: [VRFC 10-2458] undeclared symbol sw_pin, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:33]
INFO: [VRFC 10-2458] undeclared symbol dip_pin, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:34]
WARNING: [VRFC 10-2938] 'sys_clk_in' is already implicitly declared on line 32 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:42]
WARNING: [VRFC 10-2938] 'sys_rst_n' is already implicitly declared on line 31 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:44]
WARNING: [VRFC 10-2938] 'sw_pin' is already implicitly declared on line 33 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:45]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto ade62a3034ba4306bc5507bcc5e77de7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/items/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ade62a3034ba4306bc5507bcc5e77de7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_and_mem_clock
Compiling module xil_defaultlib.in_port
Compiling module xil_defaultlib.sys_clk_counter
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.immext
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sc_cu
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.sc_cpu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.lpm_rom_irom
Compiling module xil_defaultlib.sc_instmem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.lpm_ram_dq_dram
Compiling module xil_defaultlib.io_output
Compiling module xil_defaultlib.io_input_mux
Compiling module xil_defaultlib.io_input
Compiling module xil_defaultlib.sc_datamem
Compiling module xil_defaultlib.sc_computer_main
Compiling module xil_defaultlib.out_port_hex2dec
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.sc_cpu_iotest
Compiling module xil_defaultlib.TB_sc_computer_iotest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_sc_computer_iotest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5082.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_sc_computer_iotest_behav -key {Behavioral:sim_1:Functional:TB_sc_computer_iotest} -tclbatch {TB_sc_computer_iotest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB_sc_computer_iotest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_sc_computer_iotest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 5082.383 ; gain = 0.000
run 1000 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/items/xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_sc_computer_iotest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_ram_dq_dram.mif'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/sc_datamem.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom.mif'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom_io_1.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom_io.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_sc_computer_iotest_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto ade62a3034ba4306bc5507bcc5e77de7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/items/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ade62a3034ba4306bc5507bcc5e77de7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 5082.383 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/items/xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_sc_computer_iotest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_ram_dq_dram.mif'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/sc_datamem.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom.mif'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom_io_1.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom_io.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_sc_computer_iotest_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto ade62a3034ba4306bc5507bcc5e77de7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/items/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ade62a3034ba4306bc5507bcc5e77de7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 5082.383 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 5082.383 ; gain = 0.000
run 3000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5082.383 ; gain = 0.000
run 2000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5082.383 ; gain = 0.000
run 4000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/desk/code/verilog/lab4/lpm_rom_irom_io.coe' provided. It will be converted relative to IP Instance files '../../../../lpm_rom_irom_io.coe'
set_property -dict [list CONFIG.Coe_File {E:/desk/code/verilog/lab4/lpm_rom_irom_io.coe}] [get_ips lpm_rom_irom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/desk/code/verilog/lab4/lpm_rom_irom_io.coe' provided. It will be converted relative to IP Instance files '../../../../lpm_rom_irom_io.coe'
generate_target all [get_files  e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'lpm_rom_irom'...
catch { config_ip_cache -export [get_ips -all lpm_rom_irom] }
export_ip_user_files -of_objects [get_files e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci] -no_script -sync -force -quiet
reset_run lpm_rom_irom_synth_1
launch_runs lpm_rom_irom_synth_1 -jobs 8
[Fri May 26 21:35:23 2023] Launched lpm_rom_irom_synth_1...
Run output will be captured here: E:/desk/code/verilog/lab4/lab4.runs/lpm_rom_irom_synth_1/runme.log
export_simulation -of_objects [get_files e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci] -directory E:/desk/code/verilog/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir E:/desk/code/verilog/lab4/lab4.ip_user_files -ipstatic_source_dir E:/desk/code/verilog/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/modelsim} {questa=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/questa} {riviera=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/riviera} {activehdl=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/items/xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_sc_computer_iotest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_ram_dq_dram.mif'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/sc_datamem.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom.mif'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom_io.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom_io_1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_sc_computer_iotest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.gen/sources_1/ip/lpm_ram_dq_dram_1/sim/lpm_ram_dq_dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lpm_ram_dq_dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.gen/sources_1/ip/lpm_rom_irom_7/sim/lpm_rom_irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lpm_rom_irom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/clock_and_mem_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_and_mem_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/immext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/in_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_port
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/io_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_input
INFO: [VRFC 10-311] analyzing module io_input_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/io_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_output
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/out_port_hex2dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_port_hex2dec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_computer_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_cpu_iotest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cpu_iotest
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_instmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_instmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.srcs/sources_1/new/sys_clk_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_sc_computer_iotest
INFO: [VRFC 10-2458] undeclared symbol sys_rst_n, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:31]
INFO: [VRFC 10-2458] undeclared symbol sys_clk_in, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:32]
INFO: [VRFC 10-2458] undeclared symbol sw_pin, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:33]
INFO: [VRFC 10-2458] undeclared symbol dip_pin, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:34]
WARNING: [VRFC 10-2938] 'sys_clk_in' is already implicitly declared on line 32 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:42]
WARNING: [VRFC 10-2938] 'sys_rst_n' is already implicitly declared on line 31 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:44]
WARNING: [VRFC 10-2938] 'sw_pin' is already implicitly declared on line 33 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:45]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto ade62a3034ba4306bc5507bcc5e77de7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/items/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ade62a3034ba4306bc5507bcc5e77de7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_and_mem_clock
Compiling module xil_defaultlib.in_port
Compiling module xil_defaultlib.sys_clk_counter
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.immext
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sc_cu
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.sc_cpu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.lpm_rom_irom
Compiling module xil_defaultlib.sc_instmem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.lpm_ram_dq_dram
Compiling module xil_defaultlib.io_output
Compiling module xil_defaultlib.io_input_mux
Compiling module xil_defaultlib.io_input
Compiling module xil_defaultlib.sc_datamem
Compiling module xil_defaultlib.sc_computer_main
Compiling module xil_defaultlib.out_port_hex2dec
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.sc_cpu_iotest
Compiling module xil_defaultlib.TB_sc_computer_iotest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_sc_computer_iotest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5082.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_sc_computer_iotest_behav -key {Behavioral:sim_1:Functional:TB_sc_computer_iotest} -tclbatch {TB_sc_computer_iotest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB_sc_computer_iotest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_sc_computer_iotest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 5082.383 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 5082.383 ; gain = 0.000
run 1000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/items/xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_sc_computer_iotest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_ram_dq_dram.mif'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/sc_datamem.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom.mif'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom_io.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom_io_1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_sc_computer_iotest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.gen/sources_1/ip/lpm_ram_dq_dram_1/sim/lpm_ram_dq_dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lpm_ram_dq_dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.gen/sources_1/ip/lpm_rom_irom_7/sim/lpm_rom_irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lpm_rom_irom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/clock_and_mem_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_and_mem_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/immext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/in_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_port
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/io_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_input
INFO: [VRFC 10-311] analyzing module io_input_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/io_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_output
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/out_port_hex2dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_port_hex2dec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_computer_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_cpu_iotest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cpu_iotest
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_instmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_instmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.srcs/sources_1/new/sys_clk_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_sc_computer_iotest
INFO: [VRFC 10-2458] undeclared symbol sys_rst_n, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:31]
INFO: [VRFC 10-2458] undeclared symbol sys_clk_in, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:32]
INFO: [VRFC 10-2458] undeclared symbol sw_pin, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:33]
INFO: [VRFC 10-2458] undeclared symbol dip_pin, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:34]
WARNING: [VRFC 10-2938] 'sys_clk_in' is already implicitly declared on line 32 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:42]
WARNING: [VRFC 10-2938] 'sys_rst_n' is already implicitly declared on line 31 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:44]
WARNING: [VRFC 10-2938] 'sw_pin' is already implicitly declared on line 33 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:45]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto ade62a3034ba4306bc5507bcc5e77de7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/items/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ade62a3034ba4306bc5507bcc5e77de7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_and_mem_clock
Compiling module xil_defaultlib.in_port
Compiling module xil_defaultlib.sys_clk_counter
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.immext
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sc_cu
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.sc_cpu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.lpm_rom_irom
Compiling module xil_defaultlib.sc_instmem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.lpm_ram_dq_dram
Compiling module xil_defaultlib.io_output
Compiling module xil_defaultlib.io_input_mux
Compiling module xil_defaultlib.io_input
Compiling module xil_defaultlib.sc_datamem
Compiling module xil_defaultlib.sc_computer_main
Compiling module xil_defaultlib.out_port_hex2dec
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.sc_cpu_iotest
Compiling module xil_defaultlib.TB_sc_computer_iotest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_sc_computer_iotest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5082.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_sc_computer_iotest_behav -key {Behavioral:sim_1:Functional:TB_sc_computer_iotest} -tclbatch {TB_sc_computer_iotest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB_sc_computer_iotest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_sc_computer_iotest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 5082.383 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 5082.383 ; gain = 0.000
run 1000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5082.383 ; gain = 0.000
run 1000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/desk/code/verilog/lab4/lpm_rom_irom_io.coe' provided. It will be converted relative to IP Instance files '../../../../lpm_rom_irom_io.coe'
set_property -dict [list CONFIG.Coe_File {E:/desk/code/verilog/lab4/lpm_rom_irom_io.coe}] [get_ips lpm_rom_irom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/desk/code/verilog/lab4/lpm_rom_irom_io.coe' provided. It will be converted relative to IP Instance files '../../../../lpm_rom_irom_io.coe'
generate_target all [get_files  e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'lpm_rom_irom'...
catch { config_ip_cache -export [get_ips -all lpm_rom_irom] }
export_ip_user_files -of_objects [get_files e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci] -no_script -sync -force -quiet
reset_run lpm_rom_irom_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/desk/code/verilog/lab4/lab4.runs/lpm_rom_irom_synth_1

launch_runs lpm_rom_irom_synth_1 -jobs 8
[Fri May 26 21:52:37 2023] Launched lpm_rom_irom_synth_1...
Run output will be captured here: E:/desk/code/verilog/lab4/lab4.runs/lpm_rom_irom_synth_1/runme.log
export_simulation -of_objects [get_files e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci] -directory E:/desk/code/verilog/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir E:/desk/code/verilog/lab4/lab4.ip_user_files -ipstatic_source_dir E:/desk/code/verilog/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/modelsim} {questa=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/questa} {riviera=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/riviera} {activehdl=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/items/xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_sc_computer_iotest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_ram_dq_dram.mif'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/sc_datamem.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom.mif'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom_io.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom_io_1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_sc_computer_iotest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.gen/sources_1/ip/lpm_ram_dq_dram_1/sim/lpm_ram_dq_dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lpm_ram_dq_dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.gen/sources_1/ip/lpm_rom_irom_7/sim/lpm_rom_irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lpm_rom_irom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/clock_and_mem_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_and_mem_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/immext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/in_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_port
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/io_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_input
INFO: [VRFC 10-311] analyzing module io_input_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/io_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_output
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/out_port_hex2dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_port_hex2dec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_computer_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_cpu_iotest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cpu_iotest
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_instmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_instmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.srcs/sources_1/new/sys_clk_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_sc_computer_iotest
INFO: [VRFC 10-2458] undeclared symbol sys_rst_n, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:31]
INFO: [VRFC 10-2458] undeclared symbol sys_clk_in, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:32]
INFO: [VRFC 10-2458] undeclared symbol sw_pin, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:33]
INFO: [VRFC 10-2458] undeclared symbol dip_pin, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:34]
WARNING: [VRFC 10-2938] 'sys_clk_in' is already implicitly declared on line 32 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:42]
WARNING: [VRFC 10-2938] 'sys_rst_n' is already implicitly declared on line 31 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:44]
WARNING: [VRFC 10-2938] 'sw_pin' is already implicitly declared on line 33 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:45]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto ade62a3034ba4306bc5507bcc5e77de7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/items/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ade62a3034ba4306bc5507bcc5e77de7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_and_mem_clock
Compiling module xil_defaultlib.in_port
Compiling module xil_defaultlib.sys_clk_counter
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.immext
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sc_cu
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.sc_cpu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.lpm_rom_irom
Compiling module xil_defaultlib.sc_instmem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.lpm_ram_dq_dram
Compiling module xil_defaultlib.io_output
Compiling module xil_defaultlib.io_input_mux
Compiling module xil_defaultlib.io_input
Compiling module xil_defaultlib.sc_datamem
Compiling module xil_defaultlib.sc_computer_main
Compiling module xil_defaultlib.out_port_hex2dec
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.sc_cpu_iotest
Compiling module xil_defaultlib.TB_sc_computer_iotest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_sc_computer_iotest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 5082.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_sc_computer_iotest_behav -key {Behavioral:sim_1:Functional:TB_sc_computer_iotest} -tclbatch {TB_sc_computer_iotest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB_sc_computer_iotest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_sc_computer_iotest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 5082.383 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5082.383 ; gain = 0.000
run 6000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/desk/code/verilog/lab4/lab4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May 26 21:56:36 2023] Launched synth_1...
Run output will be captured here: E:/desk/code/verilog/lab4/lab4.runs/synth_1/runme.log
[Fri May 26 21:56:36 2023] Launched impl_1...
Run output will be captured here: E:/desk/code/verilog/lab4/lab4.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 5082.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 739 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.504 . Memory (MB): peak = 5082.383 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.504 . Memory (MB): peak = 5082.383 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 5082.383 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 5082.383 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/desk/code/verilog/lab4/lab4.runs/impl_1/sc_cpu_iotest.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {E:/desk/code/verilog/lab4/lab4.runs/impl_1/sc_cpu_iotest.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/desk/code/verilog/lab4/1.coe' provided. It will be converted relative to IP Instance files '../../../../1.coe'
set_property -dict [list CONFIG.Coe_File {E:/desk/code/verilog/lab4/1.coe}] [get_ips lpm_rom_irom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/desk/code/verilog/lab4/1.coe' provided. It will be converted relative to IP Instance files '../../../../1.coe'
generate_target all [get_files  e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'lpm_rom_irom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'lpm_rom_irom'...
catch { config_ip_cache -export [get_ips -all lpm_rom_irom] }
export_ip_user_files -of_objects [get_files e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci] -no_script -sync -force -quiet
reset_run lpm_rom_irom_synth_1
launch_runs lpm_rom_irom_synth_1 -jobs 8
[Sat May 27 00:09:01 2023] Launched lpm_rom_irom_synth_1...
Run output will be captured here: E:/desk/code/verilog/lab4/lab4.runs/lpm_rom_irom_synth_1/runme.log
export_simulation -of_objects [get_files e:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_rom_irom_7/lpm_rom_irom.xci] -directory E:/desk/code/verilog/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir E:/desk/code/verilog/lab4/lab4.ip_user_files -ipstatic_source_dir E:/desk/code/verilog/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/modelsim} {questa=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/questa} {riviera=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/riviera} {activehdl=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/desk/code/verilog/lab4/q2.coe' provided. It will be converted relative to IP Instance files '../../../../q2.coe'
set_property -dict [list CONFIG.Coe_File {E:/desk/code/verilog/lab4/q2.coe}] [get_ips lpm_ram_dq_dram]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/desk/code/verilog/lab4/q2.coe' provided. It will be converted relative to IP Instance files '../../../../q2.coe'
generate_target all [get_files  E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_ram_dq_dram_1/lpm_ram_dq_dram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'lpm_ram_dq_dram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lpm_ram_dq_dram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'lpm_ram_dq_dram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'lpm_ram_dq_dram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'lpm_ram_dq_dram'...
catch { config_ip_cache -export [get_ips -all lpm_ram_dq_dram] }
export_ip_user_files -of_objects [get_files E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_ram_dq_dram_1/lpm_ram_dq_dram.xci] -no_script -sync -force -quiet
reset_run lpm_ram_dq_dram_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/desk/code/verilog/lab4/lab4.runs/lpm_ram_dq_dram_synth_1

launch_runs lpm_ram_dq_dram_synth_1 -jobs 8
[Sat May 27 00:09:28 2023] Launched lpm_ram_dq_dram_synth_1...
Run output will be captured here: E:/desk/code/verilog/lab4/lab4.runs/lpm_ram_dq_dram_synth_1/runme.log
export_simulation -of_objects [get_files E:/desk/code/verilog/lab4/lab4.srcs/sources_1/ip/lpm_ram_dq_dram_1/lpm_ram_dq_dram.xci] -directory E:/desk/code/verilog/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir E:/desk/code/verilog/lab4/lab4.ip_user_files -ipstatic_source_dir E:/desk/code/verilog/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/modelsim} {questa=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/questa} {riviera=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/riviera} {activehdl=E:/desk/code/verilog/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/items/xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_sc_computer_iotest' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_ram_dq_dram.mif'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/q2.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom.mif'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/1.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom_io.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/sc_datamem.coe'
INFO: [SIM-utils-43] Exported 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim/lpm_rom_irom_io_1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_sc_computer_iotest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.gen/sources_1/ip/lpm_ram_dq_dram_1/sim/lpm_ram_dq_dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lpm_ram_dq_dram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.gen/sources_1/ip/lpm_rom_irom_7/sim/lpm_rom_irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lpm_rom_irom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/clock_and_mem_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_and_mem_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/immext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/in_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_port
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/io_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_input
INFO: [VRFC 10-311] analyzing module io_input_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/io_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_output
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/mux4x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/out_port_hex2dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_port_hex2dec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_computer_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_computer_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_cpu_iotest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cpu_iotest
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab3/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/sc_instmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_instmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/src/seg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/desk/code/verilog/lab4/lab4.srcs/sources_1/new/sys_clk_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_sc_computer_iotest
INFO: [VRFC 10-2458] undeclared symbol sys_rst_n, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:31]
INFO: [VRFC 10-2458] undeclared symbol sys_clk_in, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:32]
INFO: [VRFC 10-2458] undeclared symbol sw_pin, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:33]
INFO: [VRFC 10-2458] undeclared symbol dip_pin, assumed default net type wire [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:34]
WARNING: [VRFC 10-2938] 'sys_clk_in' is already implicitly declared on line 32 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:42]
WARNING: [VRFC 10-2938] 'sys_rst_n' is already implicitly declared on line 31 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:44]
WARNING: [VRFC 10-2938] 'sw_pin' is already implicitly declared on line 33 [E:/lessons/大二下/计算机组成/lab/lab4/lab4/lab4/zip_lab4 sc_computer_io/zip_lab4 sc_computer_io/sim/TB_sc_computer_iotest.v:45]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto ade62a3034ba4306bc5507bcc5e77de7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/items/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ade62a3034ba4306bc5507bcc5e77de7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_sc_computer_iotest_behav xil_defaultlib.TB_sc_computer_iotest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_and_mem_clock
Compiling module xil_defaultlib.in_port
Compiling module xil_defaultlib.sys_clk_counter
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.immext
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sc_cu
Compiling module xil_defaultlib.mux2x32
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.mux4x32
Compiling module xil_defaultlib.sc_cpu
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.lpm_rom_irom
Compiling module xil_defaultlib.sc_instmem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.lpm_ram_dq_dram
Compiling module xil_defaultlib.io_output
Compiling module xil_defaultlib.io_input_mux
Compiling module xil_defaultlib.io_input
Compiling module xil_defaultlib.sc_datamem
Compiling module xil_defaultlib.sc_computer_main
Compiling module xil_defaultlib.out_port_hex2dec
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.sc_cpu_iotest
Compiling module xil_defaultlib.TB_sc_computer_iotest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_sc_computer_iotest_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5082.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/desk/code/verilog/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_sc_computer_iotest_behav -key {Behavioral:sim_1:Functional:TB_sc_computer_iotest} -tclbatch {TB_sc_computer_iotest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB_sc_computer_iotest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_sc_computer_iotest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 5082.383 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 6000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.imem.irom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_sc_computer_iotest.sc_computer_iotest_instance.sc_computer_main.dmem.dram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/desk/code/verilog/lab4/lab4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat May 27 00:11:53 2023] Launched synth_1...
Run output will be captured here: E:/desk/code/verilog/lab4/lab4.runs/synth_1/runme.log
[Sat May 27 00:11:53 2023] Launched impl_1...
Run output will be captured here: E:/desk/code/verilog/lab4/lab4.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat May 27 00:17:00 2023] Launched synth_1...
Run output will be captured here: E:/desk/code/verilog/lab4/lab4.runs/synth_1/runme.log
[Sat May 27 00:17:00 2023] Launched impl_1...
Run output will be captured here: E:/desk/code/verilog/lab4/lab4.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 5082.383 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/desk/code/verilog/lab4/lab4.runs/impl_1/sc_cpu_iotest.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {E:/desk/code/verilog/lab4/lab4.runs/impl_1/sc_cpu_iotest.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 27 00:28:41 2023...
