#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon May 14 21:03:02 2018
# Process ID: 12864
# Current directory: E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.runs/synth_1
# Command line: vivado.exe -log main_pwm.vds -mode batch -messageDb vivado.pb -notrace -source main_pwm.tcl
# Log file: E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.runs/synth_1/main_pwm.vds
# Journal file: E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main_pwm.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
Command: synth_design -top main_pwm -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9944 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 278.453 ; gain = 71.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_pwm' [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:54]
	Parameter OUTPUT_FREQUENCY bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/Simple_VHDL_modules_RTL_Schematic_examples/clock_divider.vhd:21' bound to instance 'Clock5Hz' of component 'clock_divider' [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:171]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/Simple_VHDL_modules_RTL_Schematic_examples/clock_divider.vhd:54]
	Parameter INPUT_FREQUENCY bound to: 100000000 - type: integer 
	Parameter OUTPUT_FREQUENCY bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/Simple_VHDL_modules_RTL_Schematic_examples/clock_divider.vhd:54]
	Parameter OUTPUT_FREQUENCY bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/Simple_VHDL_modules_RTL_Schematic_examples/clock_divider.vhd:21' bound to instance 'Clock100Hz' of component 'clock_divider' [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:174]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/Simple_VHDL_modules_RTL_Schematic_examples/clock_divider.vhd:54]
	Parameter INPUT_FREQUENCY bound to: 100000000 - type: integer 
	Parameter OUTPUT_FREQUENCY bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (1#1) [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/Simple_VHDL_modules_RTL_Schematic_examples/clock_divider.vhd:54]
	Parameter OUTPUT_FREQUENCY bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/Simple_VHDL_modules_RTL_Schematic_examples/clock_divider.vhd:21' bound to instance 'Clock1000Hz' of component 'clock_divider' [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:177]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized3' [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/Simple_VHDL_modules_RTL_Schematic_examples/clock_divider.vhd:54]
	Parameter INPUT_FREQUENCY bound to: 100000000 - type: integer 
	Parameter OUTPUT_FREQUENCY bound to: 1000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized3' (1#1) [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/Simple_VHDL_modules_RTL_Schematic_examples/clock_divider.vhd:54]
INFO: [Synth 8-3491] module 'debounce' declared at 'E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/new/debounce.vhd:34' bound to instance 'Debounce_BTNU' of component 'debounce' [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:184]
INFO: [Synth 8-638] synthesizing module 'debounce' [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/new/debounce.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/new/debounce.vhd:41]
INFO: [Synth 8-3491] module 'debounce' declared at 'E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/new/debounce.vhd:34' bound to instance 'Debounce_BTND' of component 'debounce' [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:186]
INFO: [Synth 8-3491] module 'debounce' declared at 'E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/new/debounce.vhd:34' bound to instance 'Debounce_BTNL' of component 'debounce' [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:188]
WARNING: [Synth 8-5640] Port 'btnu' is missing in component declaration [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:78]
WARNING: [Synth 8-5640] Port 'btnc' is missing in component declaration [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:78]
WARNING: [Synth 8-5640] Port 'sw' is missing in component declaration [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:78]
WARNING: [Synth 8-5640] Port 'led' is missing in component declaration [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:78]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'PWM_generator' declared at 'E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/new/PWM_generator.vhd:35' bound to instance 'Counter16_PWM' of component 'PWM_generator' [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:194]
ERROR: [Synth 8-3493] module 'pwm_generator' declared at 'E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/new/PWM_generator.vhd:35' does not have matching formal port for component port 'period' [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:194]
ERROR: [Synth 8-3493] module 'pwm_generator' declared at 'E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/new/PWM_generator.vhd:35' does not have matching formal port for component port 'duty' [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:194]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'binary_bcd' declared at 'E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/new/binary_bcd.vhd:26' bound to instance 'Binary_2_BCD' of component 'binary_bcd' [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:200]
INFO: [Synth 8-3491] module 'multiplex_seven_seg' declared at 'E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/new/multiplex_seven_seg.vhd:26' bound to instance 'Seven_Seg' of component 'multiplex_seven_seg' [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:202]
WARNING: [Synth 8-5640] Port 'reset' is missing in component declaration [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:127]
INFO: [Synth 8-3491] module 'Finite_State_Machine' declared at 'E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/new/Finite_State_Machine.vhd:34' bound to instance 'PWM_FSM' of component 'Finite_State_Machine' [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:205]
WARNING: [Synth 8-5640] Port 'reset' is missing in component declaration [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:127]
INFO: [Synth 8-3491] module 'Finite_State_Machine' declared at 'E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/new/Finite_State_Machine.vhd:34' bound to instance 'CLK_FSM' of component 'Finite_State_Machine' [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:211]
WARNING: [Synth 8-614] signal 'PWM_state' is read in the process but is not in the sensitivity list [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:225]
WARNING: [Synth 8-614] signal 'PWM_out' is read in the process but is not in the sensitivity list [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:225]
WARNING: [Synth 8-614] signal 'toggle_out' is read in the process but is not in the sensitivity list [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:225]
WARNING: [Synth 8-2897] clock signal used as data [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:256]
WARNING: [Synth 8-614] signal 'CLK100MHZ' is read in the process but is not in the sensitivity list [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:245]
WARNING: [Synth 8-614] signal 'CLK100MHZ' is read in the process but is not in the sensitivity list [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:296]
ERROR: [Synth 8-285] failed synthesizing module 'main_pwm' [E:/Uni/ENEL373/Labs/lab_a02_group_18/PWM_Project/PWM_Project.srcs/sources_1/imports/new/main_pwm.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 315.785 ; gain = 108.406
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 16 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon May 14 21:03:12 2018...
