
# Verilog Samples

Some verilog examples to run on a Digilent Nexys2 1200.

## Projects/References

- [Digilent Nexys2 home page](https://reference.digilentinc.com/reference/programmable-logic/nexys-2/start).
- Some VHDLs came from [FPGA-Nexys-2-Beginner](https://github.com/duncanspumpkin/FPGA-Nexys-2-Beginner) repo.
- [Asynchronous-serial-receiver-unit Wiki](https://github.com/FPGAwars/FPGA-peripherals/wiki/Asynchronous-serial-receiver-unit)
- [UARTNexys2](https://github.com/BrandonTorres/UARTNexys2)
- This project is a fork from [nexys2-verilog-samples](https://github.com/utzig/nexys2-verilog-samples)


## Required Tools

- [Digilent Adept 2](https://reference.digilentinc.com/reference/software/adept/start) (runtime and utilities).
- [Digilent Plugin for Xilinx Tools](https://reference.digilentinc.com/reference/software/digilent-plugin-xilinx-tools/start?redirect=1).
- A linux version of required tools are also here in this repo at the [tools folder](./digilent/tools).


## Extra

- [Digilent cable driver install](https://lighttomorrow.wordpress.com/2011/12/18/how-to-install-digilent-cable-driver-for-xilinx-design-suite-on-ubuntu-11-10/)
- [Xilinx USB JTAG Programmers](https://wiki.gentoo.org/wiki/Xilinx_USB_JTAG_Programmers)
