set_max_delay 10 -fall -from core_clock -rise_from and1 -fall_from clk* -rise_through [get_ports clk*] -fall_through [get_ports {clk0}] -to clk2 -rise_to [get_ports clk1] -fall_to [get_clocks {core_clk}] -ignore_clock_latency
