INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/AXI_Convolution_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolution_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/General/XBar2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/int_adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/General/lb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/Controller_Test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller_Test_tb
INFO: [VRFC 10-2458] undeclared symbol AddressSelect, assumed default net type wire [C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/Controller_Test_tb.v:128]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/Controller_Test_tb.v:312]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/lb_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'test_width' redefined [C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/lb_tb.v:5]
WARNING: [VRFC 10-3507] macro 'test_height' redefined [C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/lb_tb.v:6]
WARNING: [VRFC 10-3507] macro 'addr_width' redefined [C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/General/lb_tb.v:11]
INFO: [VRFC 10-311] analyzing module lb_tb
