// Seed: 169932001
`define pp_5 0
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    input id_3,
    input logic id_4
);
  assign id_2 = id_3;
  logic id_5;
  assign id_1 = 1;
  type_15(
      id_4, 1, id_6
  );
  logic id_7;
  reg   id_8;
  logic id_9;
  logic id_10;
  always begin
    id_10 = id_6;
    if (1'b0)
      if (1) id_8 <= 1;
      else id_5 = id_10;
  end
  logic id_11;
  assign id_9 = 1;
endmodule
`default_nettype wire
