<stg><name>FFT</name>


<trans_list>

<trans id="247" from="1" to="2">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="2" to="3">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="3" to="4">
<condition id="74">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="3" to="8">
<condition id="73">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="4" to="5">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="5" to="6">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="6" to="7">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="7" to="3">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="8" to="9">
<condition id="81">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="9" to="10">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="10" to="11">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="11" to="12">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="12" to="13">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="13" to="14">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="14" to="15">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="15" to="16">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="16" to="17">
<condition id="92">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="16" to="8">
<condition id="141">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="17" to="10">
<condition id="94">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="17" to="18">
<condition id="95">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="18" to="19">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="19" to="20">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="20" to="21">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="21" to="22">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="22" to="23">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="23" to="24">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="24" to="25">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="25" to="26">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="26" to="27">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="27" to="28">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="28" to="29">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="29" to="30">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="30" to="31">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="31" to="32">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="32" to="33">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="33" to="34">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="34" to="35">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="35" to="36">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="36" to="37">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="37" to="38">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="38" to="39">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="39" to="40">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="40" to="41">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="41" to="42">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="42" to="43">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="43" to="44">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="44" to="45">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="45" to="46">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="46" to="47">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="47" to="48">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="48" to="49">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="49" to="50">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="50" to="51">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="51" to="52">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="52" to="53">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="53" to="54">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="54" to="55">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="55" to="56">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="56" to="57">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="57" to="58">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="58" to="59">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="59" to="17">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="32" op_0_bw="32">
<![CDATA[
entry:0  %wreal_V = alloca [512 x i32], align 4          ; <[512 x i32]*> [#uses=4]

]]></node>
<StgValue><ssdm name="wreal_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="32" op_0_bw="32">
<![CDATA[
entry:1  %wimag_V = alloca [512 x i32], align 4          ; <[512 x i32]*> [#uses=4]

]]></node>
<StgValue><ssdm name="wimag_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:2  call fastcc void @bitrp([1024 x i32]* %xreal_V, [1024 x i32]* %ximag_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="63" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:2  call fastcc void @bitrp([1024 x i32]* %xreal_V, [1024 x i32]* %ximag_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3  %wreal_V_addr = getelementptr [512 x i32]* %wreal_V, i64 0, i64 0 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="wreal_V_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
entry:4  store i32 1048576, i32* %wreal_V_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:5  %wimag_V_addr = getelementptr [512 x i32]* %wimag_V, i64 0, i64 0 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="wimag_V_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
entry:6  store i32 0, i32* %wimag_V_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0">
<![CDATA[
entry:7  br label %bb12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
bb12:0  %indvar3 = phi i9 [ %j, %bb6 ], [ 0, %entry ]   ; <i9> [#uses=3]

]]></node>
<StgValue><ssdm name="indvar3"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb12:1  %j = add i9 %indvar3, 1                         ; <i9> [#uses=2]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb12:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 511, i64 511, i64 511) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb12:3  %exitcond5 = icmp eq i9 %indvar3, -1            ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb12:4  br i1 %exitcond5, label %bb34, label %bb6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="64" op_0_bw="9">
<![CDATA[
bb6:0  %tmp = zext i9 %indvar3 to i64                  ; <i64> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb6:1  %wimag_V_addr_4 = getelementptr [512 x i32]* %wimag_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="wimag_V_addr_4"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="9">
<![CDATA[
bb6:2  %wimag_V_load = load i32* %wimag_V_addr_4, align 4 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="wimag_V_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb6:6  %wreal_V_addr_4 = getelementptr [512 x i32]* %wreal_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="wreal_V_addr_4"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="9">
<![CDATA[
bb6:7  %wreal_V_load = load i32* %wreal_V_addr_4, align 4 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="wreal_V_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="79" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="9">
<![CDATA[
bb6:2  %wimag_V_load = load i32* %wimag_V_addr_4, align 4 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="wimag_V_load"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="52" op_0_bw="32">
<![CDATA[
bb6:3  %OP1_V_cast8 = sext i32 %wimag_V_load to i52    ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="OP1_V_cast8"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="45" op_0_bw="32">
<![CDATA[
bb6:4  %OP1_V_cast = sext i32 %wimag_V_load to i45     ; <i45> [#uses=1]

]]></node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
bb6:5  %r_V = mul i45 %OP1_V_cast, -6397               ; <i45> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="9">
<![CDATA[
bb6:7  %wreal_V_load = load i32* %wreal_V_addr_4, align 4 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="wreal_V_load"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="45" op_0_bw="32">
<![CDATA[
bb6:8  %OP1_V_5_cast7 = sext i32 %wreal_V_load to i45  ; <i45> [#uses=1]

]]></node>
<StgValue><ssdm name="OP1_V_5_cast7"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="52" op_0_bw="32">
<![CDATA[
bb6:9  %OP1_V_5_cast = sext i32 %wreal_V_load to i52   ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="OP1_V_5_cast"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb6:10  %r_V_25 = mul i52 %OP1_V_5_cast, 1048556        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb6:17  %r_V_27 = mul i52 %OP1_V_cast8, 1048556         ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
bb6:18  %r_V_28 = mul i45 %OP1_V_5_cast7, -6397         ; <i45> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="89" st_id="5" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
bb6:5  %r_V = mul i45 %OP1_V_cast, -6397               ; <i45> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb6:10  %r_V_25 = mul i52 %OP1_V_5_cast, 1048556        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb6:17  %r_V_27 = mul i52 %OP1_V_cast8, 1048556         ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
bb6:18  %r_V_28 = mul i45 %OP1_V_5_cast7, -6397         ; <i45> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="93" st_id="6" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
bb6:5  %r_V = mul i45 %OP1_V_cast, -6397               ; <i45> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb6:10  %r_V_25 = mul i52 %OP1_V_5_cast, 1048556        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb6:17  %r_V_27 = mul i52 %OP1_V_cast8, 1048556         ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
bb6:18  %r_V_28 = mul i45 %OP1_V_5_cast7, -6397         ; <i45> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="52" op_0_bw="45">
<![CDATA[
bb6:11  %rhs_V_cast = sext i45 %r_V to i52              ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_cast"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb6:12  %r_V_26 = sub i52 %r_V_25, %rhs_V_cast          ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb6:13  %tmp_s = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_26, i32 20, i32 51) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="9">
<![CDATA[
bb6:14  %tmp_16 = zext i9 %j to i64                     ; <i64> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb6:15  %wreal_V_addr_5 = getelementptr [512 x i32]* %wreal_V, i64 0, i64 %tmp_16 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="wreal_V_addr_5"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
bb6:16  store i32 %tmp_s, i32* %wreal_V_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="52" op_0_bw="45">
<![CDATA[
bb6:19  %lhs_V_cast = sext i45 %r_V_28 to i52           ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_cast"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb6:20  %r_V_29 = add i52 %r_V_27, %lhs_V_cast          ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb6:21  %tmp_17 = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_29, i32 20, i32 51) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb6:22  %wimag_V_addr_5 = getelementptr [512 x i32]* %wimag_V, i64 0, i64 %tmp_16 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="wimag_V_addr_5"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
bb6:23  store i32 %tmp_17, i32* %wimag_V_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0">
<![CDATA[
bb6:24  br label %bb12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
bb34:0  %indvar4 = phi i4 [ %indvar_next2, %bb33 ], [ 0, %bb12 ] ; <i4> [#uses=2]

]]></node>
<StgValue><ssdm name="indvar4"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb34:1  %m = phi i32 [ %m_2, %bb33 ], [ 2, %bb12 ]      ; <i32> [#uses=6]

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb34:2  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb34:3  %exitcond4 = icmp eq i4 %indvar4, -6            ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb34:4  %indvar_next2 = add i4 %indvar4, 1              ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="indvar_next2"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb34:5  br i1 %exitcond4, label %return, label %bb32.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb32.preheader:1  %p_neg = sub i32 0, %m                          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb32.preheader:2  %p_lshr = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg, i32 1, i32 31) ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="p_lshr"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="0">
<![CDATA[
return:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb32.preheader:0  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m, i32 31) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="31">
<![CDATA[
bb32.preheader:3  %tmp_27 = zext i31 %p_lshr to i32               ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb32.preheader:4  %p_neg_t = sub i32 0, %tmp_27                   ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb32.preheader:5  %p_lshr_f = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m, i32 1, i32 31) ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="p_lshr_f"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="31">
<![CDATA[
bb32.preheader:6  %tmp_28 = zext i31 %p_lshr_f to i32             ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb32.preheader:7  %tmp_18 = select i1 %tmp_33, i32 %p_neg_t, i32 %tmp_28 ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="31" op_0_bw="32">
<![CDATA[
bb32.preheader:8  %tmp_34 = trunc i32 %tmp_18 to i31              ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb32.preheader:9  %tmp1 = icmp sgt i32 %tmp_18, 0                 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
bb32.preheader:10  %smax2 = select i1 %tmp1, i31 %tmp_34, i31 0    ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="smax2"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0">
<![CDATA[
bb32.preheader:11  br label %bb32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb32:0  %indvar = phi i32 [ 0, %bb32.preheader ], [ %indvar_next, %bb30 ] ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb32:1  %k = mul i32 %m, %indvar                        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb32:4  %indvar_next = add i32 %indvar, 1               ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="131" st_id="11" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb32:1  %k = mul i32 %m, %indvar                        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="132" st_id="12" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb32:1  %k = mul i32 %m, %indvar                        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="133" st_id="13" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb32:1  %k = mul i32 %m, %indvar                        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="134" st_id="14" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb32:1  %k = mul i32 %m, %indvar                        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="135" st_id="15" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb32:1  %k = mul i32 %m, %indvar                        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb32:2  %tr = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %k, i32 10, i32 31) ; <i22> [#uses=1]

]]></node>
<StgValue><ssdm name="tr"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
bb32:3  %icmp = icmp slt i22 %tr, 1                     ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="138" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb32:5  br i1 %icmp, label %bb30, label %bb33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb33:0  %m_2 = shl i32 %m, 1                            ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="0">
<![CDATA[
bb33:1  br label %bb34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="141" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
bb30:0  %j_1 = phi i31 [ %j_5, %bb16 ], [ 0, %bb32 ]    ; <i31> [#uses=4]

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="31">
<![CDATA[
bb30:1  %j_1_cast = zext i31 %j_1 to i32                ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="j_1_cast"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb30:2  %index1 = add i32 %k, %j_1_cast                 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="index1"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb30:3  %index2 = add i32 %index1, %tmp_18              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="index2"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
bb30:4  %exitcond3 = icmp eq i31 %j_1, %smax2           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="146" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
bb30:5  %j_5 = add i31 %j_1, 1                          ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb30:6  br i1 %exitcond3, label %bb32, label %bb16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="22" op_0_bw="31">
<![CDATA[
bb16:0  %tmp_36 = trunc i31 %j_1 to i22                 ; <i22> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
bb16:1  %tmp_19 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %tmp_36, i10 0) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="150" st_id="17" stage="35" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="151" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="32">
<![CDATA[
bb16:3  %tmp_20 = sext i32 %index2 to i64               ; <i64> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="152" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb16:7  %ximag_V_addr = getelementptr [1024 x i32]* %ximag_V, i64 0, i64 %tmp_20 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="ximag_V_addr"/></StgValue>
</operation>

<operation id="153" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb16:13  %xreal_V_addr = getelementptr [1024 x i32]* %xreal_V, i64 0, i64 %tmp_20 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="xreal_V_addr"/></StgValue>
</operation>

<operation id="154" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="32">
<![CDATA[
bb16:25  %tmp_26 = sext i32 %index1 to i64               ; <i64> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="155" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb16:26  %xreal_V_addr_3 = getelementptr [1024 x i32]* %xreal_V, i64 0, i64 %tmp_26 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="xreal_V_addr_3"/></StgValue>
</operation>

<operation id="156" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb16:28  %ximag_V_addr_3 = getelementptr [1024 x i32]* %ximag_V, i64 0, i64 %tmp_26 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="ximag_V_addr_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="157" st_id="18" stage="34" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="158" st_id="19" stage="33" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="159" st_id="20" stage="32" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="160" st_id="21" stage="31" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="161" st_id="22" stage="30" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="162" st_id="23" stage="29" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="163" st_id="24" stage="28" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="164" st_id="25" stage="27" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="165" st_id="26" stage="26" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="166" st_id="27" stage="25" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="167" st_id="28" stage="24" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="168" st_id="29" stage="23" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="169" st_id="30" stage="22" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="170" st_id="31" stage="21" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="171" st_id="32" stage="20" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="172" st_id="33" stage="19" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="173" st_id="34" stage="18" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="174" st_id="35" stage="17" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="175" st_id="36" stage="16" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="176" st_id="37" stage="15" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="177" st_id="38" stage="14" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="178" st_id="39" stage="13" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="179" st_id="40" stage="12" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="180" st_id="41" stage="11" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="181" st_id="42" stage="10" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="182" st_id="43" stage="9" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="183" st_id="44" stage="8" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="184" st_id="45" stage="7" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="185" st_id="46" stage="6" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="186" st_id="47" stage="5" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="187" st_id="48" stage="4" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="188" st_id="49" stage="3" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="189" st_id="50" stage="2" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="190" st_id="51" stage="1" lat="35">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %t = sdiv i32 %tmp_19, %m                       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="191" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="64" op_0_bw="32">
<![CDATA[
bb16:4  %tmp_21 = sext i32 %t to i64                    ; <i64> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="192" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb16:5  %wimag_V_addr_6 = getelementptr [512 x i32]* %wimag_V, i64 0, i64 %tmp_21 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="wimag_V_addr_6"/></StgValue>
</operation>

<operation id="193" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="9">
<![CDATA[
bb16:6  %wimag_V_load_2 = load i32* %wimag_V_addr_6, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="wimag_V_load_2"/></StgValue>
</operation>

<operation id="194" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="10">
<![CDATA[
bb16:8  %ximag_V_load = load i32* %ximag_V_addr, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ximag_V_load"/></StgValue>
</operation>

<operation id="195" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb16:11  %wreal_V_addr_6 = getelementptr [512 x i32]* %wreal_V, i64 0, i64 %tmp_21 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="wreal_V_addr_6"/></StgValue>
</operation>

<operation id="196" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="9">
<![CDATA[
bb16:12  %wreal_V_load_2 = load i32* %wreal_V_addr_6, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="wreal_V_load_2"/></StgValue>
</operation>

<operation id="197" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="10">
<![CDATA[
bb16:14  %xreal_V_load = load i32* %xreal_V_addr, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="xreal_V_load"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="198" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="9">
<![CDATA[
bb16:6  %wimag_V_load_2 = load i32* %wimag_V_addr_6, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="wimag_V_load_2"/></StgValue>
</operation>

<operation id="199" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="10">
<![CDATA[
bb16:8  %ximag_V_load = load i32* %ximag_V_addr, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ximag_V_load"/></StgValue>
</operation>

<operation id="200" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="52" op_0_bw="32">
<![CDATA[
bb16:9  %tmp_22 = sext i32 %ximag_V_load to i52         ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="201" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="52" op_0_bw="32">
<![CDATA[
bb16:10  %tmp_23 = sext i32 %wimag_V_load_2 to i52       ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="202" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="9">
<![CDATA[
bb16:12  %wreal_V_load_2 = load i32* %wreal_V_addr_6, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="wreal_V_load_2"/></StgValue>
</operation>

<operation id="203" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="10">
<![CDATA[
bb16:14  %xreal_V_load = load i32* %xreal_V_addr, align 4 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="xreal_V_load"/></StgValue>
</operation>

<operation id="204" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="52" op_0_bw="32">
<![CDATA[
bb16:15  %tmp_24 = sext i32 %xreal_V_load to i52         ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="205" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="52" op_0_bw="32">
<![CDATA[
bb16:16  %tmp_25 = sext i32 %wreal_V_load_2 to i52       ; <i52> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="206" st_id="52" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb16:17  %lhs_V_3_cast = mul i52 %tmp_24, %tmp_25        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_3_cast"/></StgValue>
</operation>

<operation id="207" st_id="52" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb16:18  %rhs_V_3_cast = mul i52 %tmp_22, %tmp_23        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_3_cast"/></StgValue>
</operation>

<operation id="208" st_id="52" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb16:21  %lhs_V_4_cast = mul i52 %tmp_22, %tmp_25        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_4_cast"/></StgValue>
</operation>

<operation id="209" st_id="52" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb16:22  %rhs_V_4_cast = mul i52 %tmp_24, %tmp_23        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_4_cast"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="210" st_id="53" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb16:17  %lhs_V_3_cast = mul i52 %tmp_24, %tmp_25        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_3_cast"/></StgValue>
</operation>

<operation id="211" st_id="53" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb16:18  %rhs_V_3_cast = mul i52 %tmp_22, %tmp_23        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_3_cast"/></StgValue>
</operation>

<operation id="212" st_id="53" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb16:21  %lhs_V_4_cast = mul i52 %tmp_22, %tmp_25        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_4_cast"/></StgValue>
</operation>

<operation id="213" st_id="53" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb16:22  %rhs_V_4_cast = mul i52 %tmp_24, %tmp_23        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_4_cast"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="214" st_id="54" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb16:17  %lhs_V_3_cast = mul i52 %tmp_24, %tmp_25        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_3_cast"/></StgValue>
</operation>

<operation id="215" st_id="54" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb16:18  %rhs_V_3_cast = mul i52 %tmp_22, %tmp_23        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_3_cast"/></StgValue>
</operation>

<operation id="216" st_id="54" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb16:21  %lhs_V_4_cast = mul i52 %tmp_22, %tmp_25        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_4_cast"/></StgValue>
</operation>

<operation id="217" st_id="54" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb16:22  %rhs_V_4_cast = mul i52 %tmp_24, %tmp_23        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_4_cast"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="218" st_id="55" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb16:17  %lhs_V_3_cast = mul i52 %tmp_24, %tmp_25        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_3_cast"/></StgValue>
</operation>

<operation id="219" st_id="55" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb16:18  %rhs_V_3_cast = mul i52 %tmp_22, %tmp_23        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_3_cast"/></StgValue>
</operation>

<operation id="220" st_id="55" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb16:21  %lhs_V_4_cast = mul i52 %tmp_22, %tmp_25        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_4_cast"/></StgValue>
</operation>

<operation id="221" st_id="55" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb16:22  %rhs_V_4_cast = mul i52 %tmp_24, %tmp_23        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_4_cast"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="222" st_id="56" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb16:17  %lhs_V_3_cast = mul i52 %tmp_24, %tmp_25        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_3_cast"/></StgValue>
</operation>

<operation id="223" st_id="56" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb16:18  %rhs_V_3_cast = mul i52 %tmp_22, %tmp_23        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_3_cast"/></StgValue>
</operation>

<operation id="224" st_id="56" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb16:21  %lhs_V_4_cast = mul i52 %tmp_22, %tmp_25        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_4_cast"/></StgValue>
</operation>

<operation id="225" st_id="56" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb16:22  %rhs_V_4_cast = mul i52 %tmp_24, %tmp_23        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_4_cast"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="226" st_id="57" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb16:17  %lhs_V_3_cast = mul i52 %tmp_24, %tmp_25        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_3_cast"/></StgValue>
</operation>

<operation id="227" st_id="57" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb16:18  %rhs_V_3_cast = mul i52 %tmp_22, %tmp_23        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_3_cast"/></StgValue>
</operation>

<operation id="228" st_id="57" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb16:21  %lhs_V_4_cast = mul i52 %tmp_22, %tmp_25        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="lhs_V_4_cast"/></StgValue>
</operation>

<operation id="229" st_id="57" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb16:22  %rhs_V_4_cast = mul i52 %tmp_24, %tmp_23        ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="rhs_V_4_cast"/></StgValue>
</operation>

<operation id="230" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="10">
<![CDATA[
bb16:27  %ureal_V = load i32* %xreal_V_addr_3, align 4   ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="ureal_V"/></StgValue>
</operation>

<operation id="231" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="10">
<![CDATA[
bb16:29  %uimag_V = load i32* %ximag_V_addr_3, align 4   ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="uimag_V"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="232" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb16:19  %r_V_30 = sub i52 %lhs_V_3_cast, %rhs_V_3_cast  ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="233" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb16:20  %treal_V = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_30, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="treal_V"/></StgValue>
</operation>

<operation id="234" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
bb16:23  %r_V_31 = add i52 %rhs_V_4_cast, %lhs_V_4_cast  ; <i52> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>

<operation id="235" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb16:24  %timag_V = call i32 @_ssdm_op_PartSelect.i32.i52.i32.i32(i52 %r_V_31, i32 20, i32 51) ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="timag_V"/></StgValue>
</operation>

<operation id="236" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="10">
<![CDATA[
bb16:27  %ureal_V = load i32* %xreal_V_addr_3, align 4   ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="ureal_V"/></StgValue>
</operation>

<operation id="237" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="10">
<![CDATA[
bb16:29  %uimag_V = load i32* %ximag_V_addr_3, align 4   ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="uimag_V"/></StgValue>
</operation>

<operation id="238" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:30  %r_V_s = add i32 %treal_V, %ureal_V             ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="239" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb16:31  store i32 %r_V_s, i32* %xreal_V_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:32  %r_V_21 = add i32 %timag_V, %uimag_V            ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="241" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb16:33  store i32 %r_V_21, i32* %ximag_V_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:34  %r_V_22 = sub i32 %ureal_V, %treal_V            ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="243" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:36  %r_V_23 = sub i32 %uimag_V, %timag_V            ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="244" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb16:35  store i32 %r_V_22, i32* %xreal_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
bb16:37  store i32 %r_V_23, i32* %ximag_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="0">
<![CDATA[
bb16:38  br label %bb30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
