// Seed: 641879090
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  id_6(
      -1'b0, id_3, (1) | (-1'b0), id_1, id_5, -1
  );
  assign id_4 = 1'b0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    output wor id_2,
    output tri0 id_3,
    output supply0 id_4,
    output wand id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  wire id_8;
endmodule
