verilog xil_defaultlib  \
"../../../../cpu.gen/sources_1/ip/register_file/sim/register_file.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
