
AvioNEXT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001f968  080002d0  080002d0  000102d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b84  0801fc38  0801fc38  0002fc38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080207bc  080207bc  000307bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080207c4  080207c4  000307c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080207c8  080207c8  000307c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000002c8  24000000  080207cc  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00003368  240002c8  08020a94  000402c8  2**2
                  ALLOC
  8 ._user_heap_stack 00000c00  24003630  08020a94  00043630  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000402c8  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  000402f6  2**0
                  CONTENTS, READONLY
 11 .debug_info   00037ccb  00000000  00000000  00040339  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000065b8  00000000  00000000  00078004  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002db0  00000000  00000000  0007e5c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 0000237c  00000000  00000000  00081370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0000b5c0  00000000  00000000  000836ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0003f2c9  00000000  00000000  0008ecac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0017fe4d  00000000  00000000  000cdf75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  0000dc98  00000000  00000000  0024ddc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000064  00000000  00000000  0025ba5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240002c8 	.word	0x240002c8
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0801fc20 	.word	0x0801fc20

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240002cc 	.word	0x240002cc
 800030c:	0801fc20 	.word	0x0801fc20

08000310 <strcmp>:
 8000310:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000314:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000318:	2a01      	cmp	r2, #1
 800031a:	bf28      	it	cs
 800031c:	429a      	cmpcs	r2, r3
 800031e:	d0f7      	beq.n	8000310 <strcmp>
 8000320:	1ad0      	subs	r0, r2, r3
 8000322:	4770      	bx	lr
	...

08000330 <memchr>:
 8000330:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000334:	2a10      	cmp	r2, #16
 8000336:	db2b      	blt.n	8000390 <memchr+0x60>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	d008      	beq.n	8000350 <memchr+0x20>
 800033e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000342:	3a01      	subs	r2, #1
 8000344:	428b      	cmp	r3, r1
 8000346:	d02d      	beq.n	80003a4 <memchr+0x74>
 8000348:	f010 0f07 	tst.w	r0, #7
 800034c:	b342      	cbz	r2, 80003a0 <memchr+0x70>
 800034e:	d1f6      	bne.n	800033e <memchr+0xe>
 8000350:	b4f0      	push	{r4, r5, r6, r7}
 8000352:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000356:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800035a:	f022 0407 	bic.w	r4, r2, #7
 800035e:	f07f 0700 	mvns.w	r7, #0
 8000362:	2300      	movs	r3, #0
 8000364:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000368:	3c08      	subs	r4, #8
 800036a:	ea85 0501 	eor.w	r5, r5, r1
 800036e:	ea86 0601 	eor.w	r6, r6, r1
 8000372:	fa85 f547 	uadd8	r5, r5, r7
 8000376:	faa3 f587 	sel	r5, r3, r7
 800037a:	fa86 f647 	uadd8	r6, r6, r7
 800037e:	faa5 f687 	sel	r6, r5, r7
 8000382:	b98e      	cbnz	r6, 80003a8 <memchr+0x78>
 8000384:	d1ee      	bne.n	8000364 <memchr+0x34>
 8000386:	bcf0      	pop	{r4, r5, r6, r7}
 8000388:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800038c:	f002 0207 	and.w	r2, r2, #7
 8000390:	b132      	cbz	r2, 80003a0 <memchr+0x70>
 8000392:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000396:	3a01      	subs	r2, #1
 8000398:	ea83 0301 	eor.w	r3, r3, r1
 800039c:	b113      	cbz	r3, 80003a4 <memchr+0x74>
 800039e:	d1f8      	bne.n	8000392 <memchr+0x62>
 80003a0:	2000      	movs	r0, #0
 80003a2:	4770      	bx	lr
 80003a4:	3801      	subs	r0, #1
 80003a6:	4770      	bx	lr
 80003a8:	2d00      	cmp	r5, #0
 80003aa:	bf06      	itte	eq
 80003ac:	4635      	moveq	r5, r6
 80003ae:	3803      	subeq	r0, #3
 80003b0:	3807      	subne	r0, #7
 80003b2:	f015 0f01 	tst.w	r5, #1
 80003b6:	d107      	bne.n	80003c8 <memchr+0x98>
 80003b8:	3001      	adds	r0, #1
 80003ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80003be:	bf02      	ittt	eq
 80003c0:	3001      	addeq	r0, #1
 80003c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80003c6:	3001      	addeq	r0, #1
 80003c8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ca:	3801      	subs	r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop

080003d0 <strlen>:
 80003d0:	4603      	mov	r3, r0
 80003d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003d6:	2a00      	cmp	r2, #0
 80003d8:	d1fb      	bne.n	80003d2 <strlen+0x2>
 80003da:	1a18      	subs	r0, r3, r0
 80003dc:	3801      	subs	r0, #1
 80003de:	4770      	bx	lr

080003e0 <__aeabi_drsub>:
 80003e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003e4:	e002      	b.n	80003ec <__adddf3>
 80003e6:	bf00      	nop

080003e8 <__aeabi_dsub>:
 80003e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003ec <__adddf3>:
 80003ec:	b530      	push	{r4, r5, lr}
 80003ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	bf1f      	itttt	ne
 8000402:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000406:	ea55 0c02 	orrsne.w	ip, r5, r2
 800040a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800040e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000412:	f000 80e2 	beq.w	80005da <__adddf3+0x1ee>
 8000416:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800041a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800041e:	bfb8      	it	lt
 8000420:	426d      	neglt	r5, r5
 8000422:	dd0c      	ble.n	800043e <__adddf3+0x52>
 8000424:	442c      	add	r4, r5
 8000426:	ea80 0202 	eor.w	r2, r0, r2
 800042a:	ea81 0303 	eor.w	r3, r1, r3
 800042e:	ea82 0000 	eor.w	r0, r2, r0
 8000432:	ea83 0101 	eor.w	r1, r3, r1
 8000436:	ea80 0202 	eor.w	r2, r0, r2
 800043a:	ea81 0303 	eor.w	r3, r1, r3
 800043e:	2d36      	cmp	r5, #54	; 0x36
 8000440:	bf88      	it	hi
 8000442:	bd30      	pophi	{r4, r5, pc}
 8000444:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000448:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800044c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000450:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000454:	d002      	beq.n	800045c <__adddf3+0x70>
 8000456:	4240      	negs	r0, r0
 8000458:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800045c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000460:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000464:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000468:	d002      	beq.n	8000470 <__adddf3+0x84>
 800046a:	4252      	negs	r2, r2
 800046c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000470:	ea94 0f05 	teq	r4, r5
 8000474:	f000 80a7 	beq.w	80005c6 <__adddf3+0x1da>
 8000478:	f1a4 0401 	sub.w	r4, r4, #1
 800047c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000480:	db0d      	blt.n	800049e <__adddf3+0xb2>
 8000482:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000486:	fa22 f205 	lsr.w	r2, r2, r5
 800048a:	1880      	adds	r0, r0, r2
 800048c:	f141 0100 	adc.w	r1, r1, #0
 8000490:	fa03 f20e 	lsl.w	r2, r3, lr
 8000494:	1880      	adds	r0, r0, r2
 8000496:	fa43 f305 	asr.w	r3, r3, r5
 800049a:	4159      	adcs	r1, r3
 800049c:	e00e      	b.n	80004bc <__adddf3+0xd0>
 800049e:	f1a5 0520 	sub.w	r5, r5, #32
 80004a2:	f10e 0e20 	add.w	lr, lr, #32
 80004a6:	2a01      	cmp	r2, #1
 80004a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004ac:	bf28      	it	cs
 80004ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004b2:	fa43 f305 	asr.w	r3, r3, r5
 80004b6:	18c0      	adds	r0, r0, r3
 80004b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c0:	d507      	bpl.n	80004d2 <__adddf3+0xe6>
 80004c2:	f04f 0e00 	mov.w	lr, #0
 80004c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80004d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80004d6:	d31b      	bcc.n	8000510 <__adddf3+0x124>
 80004d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80004dc:	d30c      	bcc.n	80004f8 <__adddf3+0x10c>
 80004de:	0849      	lsrs	r1, r1, #1
 80004e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004e8:	f104 0401 	add.w	r4, r4, #1
 80004ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004f4:	f080 809a 	bcs.w	800062c <__adddf3+0x240>
 80004f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004fc:	bf08      	it	eq
 80004fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000502:	f150 0000 	adcs.w	r0, r0, #0
 8000506:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800050a:	ea41 0105 	orr.w	r1, r1, r5
 800050e:	bd30      	pop	{r4, r5, pc}
 8000510:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000514:	4140      	adcs	r0, r0
 8000516:	eb41 0101 	adc.w	r1, r1, r1
 800051a:	3c01      	subs	r4, #1
 800051c:	bf28      	it	cs
 800051e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000522:	d2e9      	bcs.n	80004f8 <__adddf3+0x10c>
 8000524:	f091 0f00 	teq	r1, #0
 8000528:	bf04      	itt	eq
 800052a:	4601      	moveq	r1, r0
 800052c:	2000      	moveq	r0, #0
 800052e:	fab1 f381 	clz	r3, r1
 8000532:	bf08      	it	eq
 8000534:	3320      	addeq	r3, #32
 8000536:	f1a3 030b 	sub.w	r3, r3, #11
 800053a:	f1b3 0220 	subs.w	r2, r3, #32
 800053e:	da0c      	bge.n	800055a <__adddf3+0x16e>
 8000540:	320c      	adds	r2, #12
 8000542:	dd08      	ble.n	8000556 <__adddf3+0x16a>
 8000544:	f102 0c14 	add.w	ip, r2, #20
 8000548:	f1c2 020c 	rsb	r2, r2, #12
 800054c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000550:	fa21 f102 	lsr.w	r1, r1, r2
 8000554:	e00c      	b.n	8000570 <__adddf3+0x184>
 8000556:	f102 0214 	add.w	r2, r2, #20
 800055a:	bfd8      	it	le
 800055c:	f1c2 0c20 	rsble	ip, r2, #32
 8000560:	fa01 f102 	lsl.w	r1, r1, r2
 8000564:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000568:	bfdc      	itt	le
 800056a:	ea41 010c 	orrle.w	r1, r1, ip
 800056e:	4090      	lslle	r0, r2
 8000570:	1ae4      	subs	r4, r4, r3
 8000572:	bfa2      	ittt	ge
 8000574:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000578:	4329      	orrge	r1, r5
 800057a:	bd30      	popge	{r4, r5, pc}
 800057c:	ea6f 0404 	mvn.w	r4, r4
 8000580:	3c1f      	subs	r4, #31
 8000582:	da1c      	bge.n	80005be <__adddf3+0x1d2>
 8000584:	340c      	adds	r4, #12
 8000586:	dc0e      	bgt.n	80005a6 <__adddf3+0x1ba>
 8000588:	f104 0414 	add.w	r4, r4, #20
 800058c:	f1c4 0220 	rsb	r2, r4, #32
 8000590:	fa20 f004 	lsr.w	r0, r0, r4
 8000594:	fa01 f302 	lsl.w	r3, r1, r2
 8000598:	ea40 0003 	orr.w	r0, r0, r3
 800059c:	fa21 f304 	lsr.w	r3, r1, r4
 80005a0:	ea45 0103 	orr.w	r1, r5, r3
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f1c4 040c 	rsb	r4, r4, #12
 80005aa:	f1c4 0220 	rsb	r2, r4, #32
 80005ae:	fa20 f002 	lsr.w	r0, r0, r2
 80005b2:	fa01 f304 	lsl.w	r3, r1, r4
 80005b6:	ea40 0003 	orr.w	r0, r0, r3
 80005ba:	4629      	mov	r1, r5
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	fa21 f004 	lsr.w	r0, r1, r4
 80005c2:	4629      	mov	r1, r5
 80005c4:	bd30      	pop	{r4, r5, pc}
 80005c6:	f094 0f00 	teq	r4, #0
 80005ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80005ce:	bf06      	itte	eq
 80005d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80005d4:	3401      	addeq	r4, #1
 80005d6:	3d01      	subne	r5, #1
 80005d8:	e74e      	b.n	8000478 <__adddf3+0x8c>
 80005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005de:	bf18      	it	ne
 80005e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005e4:	d029      	beq.n	800063a <__adddf3+0x24e>
 80005e6:	ea94 0f05 	teq	r4, r5
 80005ea:	bf08      	it	eq
 80005ec:	ea90 0f02 	teqeq	r0, r2
 80005f0:	d005      	beq.n	80005fe <__adddf3+0x212>
 80005f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005f6:	bf04      	itt	eq
 80005f8:	4619      	moveq	r1, r3
 80005fa:	4610      	moveq	r0, r2
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea91 0f03 	teq	r1, r3
 8000602:	bf1e      	ittt	ne
 8000604:	2100      	movne	r1, #0
 8000606:	2000      	movne	r0, #0
 8000608:	bd30      	popne	{r4, r5, pc}
 800060a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800060e:	d105      	bne.n	800061c <__adddf3+0x230>
 8000610:	0040      	lsls	r0, r0, #1
 8000612:	4149      	adcs	r1, r1
 8000614:	bf28      	it	cs
 8000616:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800061a:	bd30      	pop	{r4, r5, pc}
 800061c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000620:	bf3c      	itt	cc
 8000622:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000626:	bd30      	popcc	{r4, r5, pc}
 8000628:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800062c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000630:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000634:	f04f 0000 	mov.w	r0, #0
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800063e:	bf1a      	itte	ne
 8000640:	4619      	movne	r1, r3
 8000642:	4610      	movne	r0, r2
 8000644:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000648:	bf1c      	itt	ne
 800064a:	460b      	movne	r3, r1
 800064c:	4602      	movne	r2, r0
 800064e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000652:	bf06      	itte	eq
 8000654:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000658:	ea91 0f03 	teqeq	r1, r3
 800065c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	bf00      	nop

08000664 <__aeabi_ui2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000678:	f04f 0500 	mov.w	r5, #0
 800067c:	f04f 0100 	mov.w	r1, #0
 8000680:	e750      	b.n	8000524 <__adddf3+0x138>
 8000682:	bf00      	nop

08000684 <__aeabi_i2d>:
 8000684:	f090 0f00 	teq	r0, #0
 8000688:	bf04      	itt	eq
 800068a:	2100      	moveq	r1, #0
 800068c:	4770      	bxeq	lr
 800068e:	b530      	push	{r4, r5, lr}
 8000690:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000694:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000698:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800069c:	bf48      	it	mi
 800069e:	4240      	negmi	r0, r0
 80006a0:	f04f 0100 	mov.w	r1, #0
 80006a4:	e73e      	b.n	8000524 <__adddf3+0x138>
 80006a6:	bf00      	nop

080006a8 <__aeabi_f2d>:
 80006a8:	0042      	lsls	r2, r0, #1
 80006aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80006b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006b6:	bf1f      	itttt	ne
 80006b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80006bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80006c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80006c4:	4770      	bxne	lr
 80006c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80006ca:	bf08      	it	eq
 80006cc:	4770      	bxeq	lr
 80006ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80006d2:	bf04      	itt	eq
 80006d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	e71c      	b.n	8000524 <__adddf3+0x138>
 80006ea:	bf00      	nop

080006ec <__aeabi_ul2d>:
 80006ec:	ea50 0201 	orrs.w	r2, r0, r1
 80006f0:	bf08      	it	eq
 80006f2:	4770      	bxeq	lr
 80006f4:	b530      	push	{r4, r5, lr}
 80006f6:	f04f 0500 	mov.w	r5, #0
 80006fa:	e00a      	b.n	8000712 <__aeabi_l2d+0x16>

080006fc <__aeabi_l2d>:
 80006fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000700:	bf08      	it	eq
 8000702:	4770      	bxeq	lr
 8000704:	b530      	push	{r4, r5, lr}
 8000706:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800070a:	d502      	bpl.n	8000712 <__aeabi_l2d+0x16>
 800070c:	4240      	negs	r0, r0
 800070e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000712:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000716:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800071a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800071e:	f43f aed8 	beq.w	80004d2 <__adddf3+0xe6>
 8000722:	f04f 0203 	mov.w	r2, #3
 8000726:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800072a:	bf18      	it	ne
 800072c:	3203      	addne	r2, #3
 800072e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000732:	bf18      	it	ne
 8000734:	3203      	addne	r2, #3
 8000736:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800073a:	f1c2 0320 	rsb	r3, r2, #32
 800073e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000742:	fa20 f002 	lsr.w	r0, r0, r2
 8000746:	fa01 fe03 	lsl.w	lr, r1, r3
 800074a:	ea40 000e 	orr.w	r0, r0, lr
 800074e:	fa21 f102 	lsr.w	r1, r1, r2
 8000752:	4414      	add	r4, r2
 8000754:	e6bd      	b.n	80004d2 <__adddf3+0xe6>
 8000756:	bf00      	nop

08000758 <__aeabi_uldivmod>:
 8000758:	b953      	cbnz	r3, 8000770 <__aeabi_uldivmod+0x18>
 800075a:	b94a      	cbnz	r2, 8000770 <__aeabi_uldivmod+0x18>
 800075c:	2900      	cmp	r1, #0
 800075e:	bf08      	it	eq
 8000760:	2800      	cmpeq	r0, #0
 8000762:	bf1c      	itt	ne
 8000764:	f04f 31ff 	movne.w	r1, #4294967295
 8000768:	f04f 30ff 	movne.w	r0, #4294967295
 800076c:	f000 b9a8 	b.w	8000ac0 <__aeabi_idiv0>
 8000770:	f1ad 0c08 	sub.w	ip, sp, #8
 8000774:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000778:	f000 f83e 	bl	80007f8 <__udivmoddi4>
 800077c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000780:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000784:	b004      	add	sp, #16
 8000786:	4770      	bx	lr

08000788 <__aeabi_d2lz>:
 8000788:	b508      	push	{r3, lr}
 800078a:	4602      	mov	r2, r0
 800078c:	460b      	mov	r3, r1
 800078e:	ec43 2b17 	vmov	d7, r2, r3
 8000792:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800079a:	d403      	bmi.n	80007a4 <__aeabi_d2lz+0x1c>
 800079c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80007a0:	f000 b80a 	b.w	80007b8 <__aeabi_d2ulz>
 80007a4:	eeb1 7b47 	vneg.f64	d7, d7
 80007a8:	ec51 0b17 	vmov	r0, r1, d7
 80007ac:	f000 f804 	bl	80007b8 <__aeabi_d2ulz>
 80007b0:	4240      	negs	r0, r0
 80007b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007b6:	bd08      	pop	{r3, pc}

080007b8 <__aeabi_d2ulz>:
 80007b8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80007e8 <__aeabi_d2ulz+0x30>
 80007bc:	ec41 0b17 	vmov	d7, r0, r1
 80007c0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 80007f0 <__aeabi_d2ulz+0x38>
 80007c4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80007c8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80007cc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007d0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007d4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007d8:	ee16 1a10 	vmov	r1, s12
 80007dc:	ee17 0a90 	vmov	r0, s15
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	f3af 8000 	nop.w
 80007e8:	00000000 	.word	0x00000000
 80007ec:	3df00000 	.word	0x3df00000
 80007f0:	00000000 	.word	0x00000000
 80007f4:	41f00000 	.word	0x41f00000

080007f8 <__udivmoddi4>:
 80007f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007fc:	9e08      	ldr	r6, [sp, #32]
 80007fe:	460d      	mov	r5, r1
 8000800:	4604      	mov	r4, r0
 8000802:	460f      	mov	r7, r1
 8000804:	2b00      	cmp	r3, #0
 8000806:	d14a      	bne.n	800089e <__udivmoddi4+0xa6>
 8000808:	428a      	cmp	r2, r1
 800080a:	4694      	mov	ip, r2
 800080c:	d965      	bls.n	80008da <__udivmoddi4+0xe2>
 800080e:	fab2 f382 	clz	r3, r2
 8000812:	b143      	cbz	r3, 8000826 <__udivmoddi4+0x2e>
 8000814:	fa02 fc03 	lsl.w	ip, r2, r3
 8000818:	f1c3 0220 	rsb	r2, r3, #32
 800081c:	409f      	lsls	r7, r3
 800081e:	fa20 f202 	lsr.w	r2, r0, r2
 8000822:	4317      	orrs	r7, r2
 8000824:	409c      	lsls	r4, r3
 8000826:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800082a:	fa1f f58c 	uxth.w	r5, ip
 800082e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000832:	0c22      	lsrs	r2, r4, #16
 8000834:	fb0e 7711 	mls	r7, lr, r1, r7
 8000838:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800083c:	fb01 f005 	mul.w	r0, r1, r5
 8000840:	4290      	cmp	r0, r2
 8000842:	d90a      	bls.n	800085a <__udivmoddi4+0x62>
 8000844:	eb1c 0202 	adds.w	r2, ip, r2
 8000848:	f101 37ff 	add.w	r7, r1, #4294967295
 800084c:	f080 811c 	bcs.w	8000a88 <__udivmoddi4+0x290>
 8000850:	4290      	cmp	r0, r2
 8000852:	f240 8119 	bls.w	8000a88 <__udivmoddi4+0x290>
 8000856:	3902      	subs	r1, #2
 8000858:	4462      	add	r2, ip
 800085a:	1a12      	subs	r2, r2, r0
 800085c:	b2a4      	uxth	r4, r4
 800085e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000862:	fb0e 2210 	mls	r2, lr, r0, r2
 8000866:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800086a:	fb00 f505 	mul.w	r5, r0, r5
 800086e:	42a5      	cmp	r5, r4
 8000870:	d90a      	bls.n	8000888 <__udivmoddi4+0x90>
 8000872:	eb1c 0404 	adds.w	r4, ip, r4
 8000876:	f100 32ff 	add.w	r2, r0, #4294967295
 800087a:	f080 8107 	bcs.w	8000a8c <__udivmoddi4+0x294>
 800087e:	42a5      	cmp	r5, r4
 8000880:	f240 8104 	bls.w	8000a8c <__udivmoddi4+0x294>
 8000884:	4464      	add	r4, ip
 8000886:	3802      	subs	r0, #2
 8000888:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800088c:	1b64      	subs	r4, r4, r5
 800088e:	2100      	movs	r1, #0
 8000890:	b11e      	cbz	r6, 800089a <__udivmoddi4+0xa2>
 8000892:	40dc      	lsrs	r4, r3
 8000894:	2300      	movs	r3, #0
 8000896:	e9c6 4300 	strd	r4, r3, [r6]
 800089a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800089e:	428b      	cmp	r3, r1
 80008a0:	d908      	bls.n	80008b4 <__udivmoddi4+0xbc>
 80008a2:	2e00      	cmp	r6, #0
 80008a4:	f000 80ed 	beq.w	8000a82 <__udivmoddi4+0x28a>
 80008a8:	2100      	movs	r1, #0
 80008aa:	e9c6 0500 	strd	r0, r5, [r6]
 80008ae:	4608      	mov	r0, r1
 80008b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008b4:	fab3 f183 	clz	r1, r3
 80008b8:	2900      	cmp	r1, #0
 80008ba:	d149      	bne.n	8000950 <__udivmoddi4+0x158>
 80008bc:	42ab      	cmp	r3, r5
 80008be:	d302      	bcc.n	80008c6 <__udivmoddi4+0xce>
 80008c0:	4282      	cmp	r2, r0
 80008c2:	f200 80f8 	bhi.w	8000ab6 <__udivmoddi4+0x2be>
 80008c6:	1a84      	subs	r4, r0, r2
 80008c8:	eb65 0203 	sbc.w	r2, r5, r3
 80008cc:	2001      	movs	r0, #1
 80008ce:	4617      	mov	r7, r2
 80008d0:	2e00      	cmp	r6, #0
 80008d2:	d0e2      	beq.n	800089a <__udivmoddi4+0xa2>
 80008d4:	e9c6 4700 	strd	r4, r7, [r6]
 80008d8:	e7df      	b.n	800089a <__udivmoddi4+0xa2>
 80008da:	b902      	cbnz	r2, 80008de <__udivmoddi4+0xe6>
 80008dc:	deff      	udf	#255	; 0xff
 80008de:	fab2 f382 	clz	r3, r2
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	f040 8090 	bne.w	8000a08 <__udivmoddi4+0x210>
 80008e8:	1a8a      	subs	r2, r1, r2
 80008ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80008ee:	fa1f fe8c 	uxth.w	lr, ip
 80008f2:	2101      	movs	r1, #1
 80008f4:	fbb2 f5f7 	udiv	r5, r2, r7
 80008f8:	fb07 2015 	mls	r0, r7, r5, r2
 80008fc:	0c22      	lsrs	r2, r4, #16
 80008fe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000902:	fb0e f005 	mul.w	r0, lr, r5
 8000906:	4290      	cmp	r0, r2
 8000908:	d908      	bls.n	800091c <__udivmoddi4+0x124>
 800090a:	eb1c 0202 	adds.w	r2, ip, r2
 800090e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000912:	d202      	bcs.n	800091a <__udivmoddi4+0x122>
 8000914:	4290      	cmp	r0, r2
 8000916:	f200 80cb 	bhi.w	8000ab0 <__udivmoddi4+0x2b8>
 800091a:	4645      	mov	r5, r8
 800091c:	1a12      	subs	r2, r2, r0
 800091e:	b2a4      	uxth	r4, r4
 8000920:	fbb2 f0f7 	udiv	r0, r2, r7
 8000924:	fb07 2210 	mls	r2, r7, r0, r2
 8000928:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800092c:	fb0e fe00 	mul.w	lr, lr, r0
 8000930:	45a6      	cmp	lr, r4
 8000932:	d908      	bls.n	8000946 <__udivmoddi4+0x14e>
 8000934:	eb1c 0404 	adds.w	r4, ip, r4
 8000938:	f100 32ff 	add.w	r2, r0, #4294967295
 800093c:	d202      	bcs.n	8000944 <__udivmoddi4+0x14c>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f200 80bb 	bhi.w	8000aba <__udivmoddi4+0x2c2>
 8000944:	4610      	mov	r0, r2
 8000946:	eba4 040e 	sub.w	r4, r4, lr
 800094a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800094e:	e79f      	b.n	8000890 <__udivmoddi4+0x98>
 8000950:	f1c1 0720 	rsb	r7, r1, #32
 8000954:	408b      	lsls	r3, r1
 8000956:	fa22 fc07 	lsr.w	ip, r2, r7
 800095a:	ea4c 0c03 	orr.w	ip, ip, r3
 800095e:	fa05 f401 	lsl.w	r4, r5, r1
 8000962:	fa20 f307 	lsr.w	r3, r0, r7
 8000966:	40fd      	lsrs	r5, r7
 8000968:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800096c:	4323      	orrs	r3, r4
 800096e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000972:	fa1f fe8c 	uxth.w	lr, ip
 8000976:	fb09 5518 	mls	r5, r9, r8, r5
 800097a:	0c1c      	lsrs	r4, r3, #16
 800097c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000980:	fb08 f50e 	mul.w	r5, r8, lr
 8000984:	42a5      	cmp	r5, r4
 8000986:	fa02 f201 	lsl.w	r2, r2, r1
 800098a:	fa00 f001 	lsl.w	r0, r0, r1
 800098e:	d90b      	bls.n	80009a8 <__udivmoddi4+0x1b0>
 8000990:	eb1c 0404 	adds.w	r4, ip, r4
 8000994:	f108 3aff 	add.w	sl, r8, #4294967295
 8000998:	f080 8088 	bcs.w	8000aac <__udivmoddi4+0x2b4>
 800099c:	42a5      	cmp	r5, r4
 800099e:	f240 8085 	bls.w	8000aac <__udivmoddi4+0x2b4>
 80009a2:	f1a8 0802 	sub.w	r8, r8, #2
 80009a6:	4464      	add	r4, ip
 80009a8:	1b64      	subs	r4, r4, r5
 80009aa:	b29d      	uxth	r5, r3
 80009ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80009b0:	fb09 4413 	mls	r4, r9, r3, r4
 80009b4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80009b8:	fb03 fe0e 	mul.w	lr, r3, lr
 80009bc:	45a6      	cmp	lr, r4
 80009be:	d908      	bls.n	80009d2 <__udivmoddi4+0x1da>
 80009c0:	eb1c 0404 	adds.w	r4, ip, r4
 80009c4:	f103 35ff 	add.w	r5, r3, #4294967295
 80009c8:	d26c      	bcs.n	8000aa4 <__udivmoddi4+0x2ac>
 80009ca:	45a6      	cmp	lr, r4
 80009cc:	d96a      	bls.n	8000aa4 <__udivmoddi4+0x2ac>
 80009ce:	3b02      	subs	r3, #2
 80009d0:	4464      	add	r4, ip
 80009d2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80009d6:	fba3 9502 	umull	r9, r5, r3, r2
 80009da:	eba4 040e 	sub.w	r4, r4, lr
 80009de:	42ac      	cmp	r4, r5
 80009e0:	46c8      	mov	r8, r9
 80009e2:	46ae      	mov	lr, r5
 80009e4:	d356      	bcc.n	8000a94 <__udivmoddi4+0x29c>
 80009e6:	d053      	beq.n	8000a90 <__udivmoddi4+0x298>
 80009e8:	b156      	cbz	r6, 8000a00 <__udivmoddi4+0x208>
 80009ea:	ebb0 0208 	subs.w	r2, r0, r8
 80009ee:	eb64 040e 	sbc.w	r4, r4, lr
 80009f2:	fa04 f707 	lsl.w	r7, r4, r7
 80009f6:	40ca      	lsrs	r2, r1
 80009f8:	40cc      	lsrs	r4, r1
 80009fa:	4317      	orrs	r7, r2
 80009fc:	e9c6 7400 	strd	r7, r4, [r6]
 8000a00:	4618      	mov	r0, r3
 8000a02:	2100      	movs	r1, #0
 8000a04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a08:	f1c3 0120 	rsb	r1, r3, #32
 8000a0c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000a10:	fa20 f201 	lsr.w	r2, r0, r1
 8000a14:	fa25 f101 	lsr.w	r1, r5, r1
 8000a18:	409d      	lsls	r5, r3
 8000a1a:	432a      	orrs	r2, r5
 8000a1c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a20:	fa1f fe8c 	uxth.w	lr, ip
 8000a24:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a28:	fb07 1510 	mls	r5, r7, r0, r1
 8000a2c:	0c11      	lsrs	r1, r2, #16
 8000a2e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000a32:	fb00 f50e 	mul.w	r5, r0, lr
 8000a36:	428d      	cmp	r5, r1
 8000a38:	fa04 f403 	lsl.w	r4, r4, r3
 8000a3c:	d908      	bls.n	8000a50 <__udivmoddi4+0x258>
 8000a3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000a42:	f100 38ff 	add.w	r8, r0, #4294967295
 8000a46:	d22f      	bcs.n	8000aa8 <__udivmoddi4+0x2b0>
 8000a48:	428d      	cmp	r5, r1
 8000a4a:	d92d      	bls.n	8000aa8 <__udivmoddi4+0x2b0>
 8000a4c:	3802      	subs	r0, #2
 8000a4e:	4461      	add	r1, ip
 8000a50:	1b49      	subs	r1, r1, r5
 8000a52:	b292      	uxth	r2, r2
 8000a54:	fbb1 f5f7 	udiv	r5, r1, r7
 8000a58:	fb07 1115 	mls	r1, r7, r5, r1
 8000a5c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a60:	fb05 f10e 	mul.w	r1, r5, lr
 8000a64:	4291      	cmp	r1, r2
 8000a66:	d908      	bls.n	8000a7a <__udivmoddi4+0x282>
 8000a68:	eb1c 0202 	adds.w	r2, ip, r2
 8000a6c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000a70:	d216      	bcs.n	8000aa0 <__udivmoddi4+0x2a8>
 8000a72:	4291      	cmp	r1, r2
 8000a74:	d914      	bls.n	8000aa0 <__udivmoddi4+0x2a8>
 8000a76:	3d02      	subs	r5, #2
 8000a78:	4462      	add	r2, ip
 8000a7a:	1a52      	subs	r2, r2, r1
 8000a7c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000a80:	e738      	b.n	80008f4 <__udivmoddi4+0xfc>
 8000a82:	4631      	mov	r1, r6
 8000a84:	4630      	mov	r0, r6
 8000a86:	e708      	b.n	800089a <__udivmoddi4+0xa2>
 8000a88:	4639      	mov	r1, r7
 8000a8a:	e6e6      	b.n	800085a <__udivmoddi4+0x62>
 8000a8c:	4610      	mov	r0, r2
 8000a8e:	e6fb      	b.n	8000888 <__udivmoddi4+0x90>
 8000a90:	4548      	cmp	r0, r9
 8000a92:	d2a9      	bcs.n	80009e8 <__udivmoddi4+0x1f0>
 8000a94:	ebb9 0802 	subs.w	r8, r9, r2
 8000a98:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000a9c:	3b01      	subs	r3, #1
 8000a9e:	e7a3      	b.n	80009e8 <__udivmoddi4+0x1f0>
 8000aa0:	4645      	mov	r5, r8
 8000aa2:	e7ea      	b.n	8000a7a <__udivmoddi4+0x282>
 8000aa4:	462b      	mov	r3, r5
 8000aa6:	e794      	b.n	80009d2 <__udivmoddi4+0x1da>
 8000aa8:	4640      	mov	r0, r8
 8000aaa:	e7d1      	b.n	8000a50 <__udivmoddi4+0x258>
 8000aac:	46d0      	mov	r8, sl
 8000aae:	e77b      	b.n	80009a8 <__udivmoddi4+0x1b0>
 8000ab0:	3d02      	subs	r5, #2
 8000ab2:	4462      	add	r2, ip
 8000ab4:	e732      	b.n	800091c <__udivmoddi4+0x124>
 8000ab6:	4608      	mov	r0, r1
 8000ab8:	e70a      	b.n	80008d0 <__udivmoddi4+0xd8>
 8000aba:	4464      	add	r4, ip
 8000abc:	3802      	subs	r0, #2
 8000abe:	e742      	b.n	8000946 <__udivmoddi4+0x14e>

08000ac0 <__aeabi_idiv0>:
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <setServo>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

volatile int datasentflag = 0;

void setServo(int servoNum, float angle) {
 8000ac4:	b480      	push	{r7}
 8000ac6:	b085      	sub	sp, #20
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
 8000acc:	ed87 0a00 	vstr	s0, [r7]

	uint16_t timerVal = (int) (3000 + (4000 * (angle / 100)));
 8000ad0:	ed97 7a00 	vldr	s14, [r7]
 8000ad4:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8000b44 <setServo+0x80>
 8000ad8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000adc:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8000b48 <setServo+0x84>
 8000ae0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ae4:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8000b4c <setServo+0x88>
 8000ae8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000aec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000af0:	ee17 3a90 	vmov	r3, s15
 8000af4:	81fb      	strh	r3, [r7, #14]
	switch (servoNum) {
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	3b01      	subs	r3, #1
 8000afa:	2b03      	cmp	r3, #3
 8000afc:	d81a      	bhi.n	8000b34 <setServo+0x70>
 8000afe:	a201      	add	r2, pc, #4	; (adr r2, 8000b04 <setServo+0x40>)
 8000b00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b04:	08000b15 	.word	0x08000b15
 8000b08:	08000b1d 	.word	0x08000b1d
 8000b0c:	08000b25 	.word	0x08000b25
 8000b10:	08000b2d 	.word	0x08000b2d
	case 1:
		TIM4->CCR4 = timerVal;
 8000b14:	4a0e      	ldr	r2, [pc, #56]	; (8000b50 <setServo+0x8c>)
 8000b16:	89fb      	ldrh	r3, [r7, #14]
 8000b18:	6413      	str	r3, [r2, #64]	; 0x40
		break;
 8000b1a:	e00c      	b.n	8000b36 <setServo+0x72>
	case 2:
		TIM4->CCR3 = timerVal;
 8000b1c:	4a0c      	ldr	r2, [pc, #48]	; (8000b50 <setServo+0x8c>)
 8000b1e:	89fb      	ldrh	r3, [r7, #14]
 8000b20:	63d3      	str	r3, [r2, #60]	; 0x3c
		break;
 8000b22:	e008      	b.n	8000b36 <setServo+0x72>
	case 3:
		TIM4->CCR2 = timerVal;
 8000b24:	4a0a      	ldr	r2, [pc, #40]	; (8000b50 <setServo+0x8c>)
 8000b26:	89fb      	ldrh	r3, [r7, #14]
 8000b28:	6393      	str	r3, [r2, #56]	; 0x38
		break;
 8000b2a:	e004      	b.n	8000b36 <setServo+0x72>
	case 4:
		TIM4->CCR1 = timerVal;
 8000b2c:	4a08      	ldr	r2, [pc, #32]	; (8000b50 <setServo+0x8c>)
 8000b2e:	89fb      	ldrh	r3, [r7, #14]
 8000b30:	6353      	str	r3, [r2, #52]	; 0x34
		break;
 8000b32:	e000      	b.n	8000b36 <setServo+0x72>

	default:
		break;
 8000b34:	bf00      	nop
	}
}
 8000b36:	bf00      	nop
 8000b38:	3714      	adds	r7, #20
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	42c80000 	.word	0x42c80000
 8000b48:	457a0000 	.word	0x457a0000
 8000b4c:	453b8000 	.word	0x453b8000
 8000b50:	40000800 	.word	0x40000800

08000b54 <setLEDs>:

void setLEDs(void) {
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b08e      	sub	sp, #56	; 0x38
 8000b58:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_LEDS_0 + NUM_LEDS_1 + NUM_LEDS_2 + NUM_LEDS_3;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	637b      	str	r3, [r7, #52]	; 0x34
 8000b5e:	e181      	b.n	8000e64 <setLEDs+0x310>
			i++) {
		switch (LEDS_lookup[i][0]) { //checks in which string the LED is
 8000b60:	4aa1      	ldr	r2, [pc, #644]	; (8000de8 <setLEDs+0x294>)
 8000b62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b64:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000b68:	2b03      	cmp	r3, #3
 8000b6a:	f200 8177 	bhi.w	8000e5c <setLEDs+0x308>
 8000b6e:	a201      	add	r2, pc, #4	; (adr r2, 8000b74 <setLEDs+0x20>)
 8000b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b74:	08000b85 	.word	0x08000b85
 8000b78:	08000c35 	.word	0x08000c35
 8000b7c:	08000ce5 	.word	0x08000ce5
 8000b80:	08000d95 	.word	0x08000d95
		case 0:
			for (int j = 0; j < 3; j++) {
 8000b84:	2300      	movs	r3, #0
 8000b86:	633b      	str	r3, [r7, #48]	; 0x30
 8000b88:	e042      	b.n	8000c10 <setLEDs+0xbc>
				for (int n = 0; n < 8; n++) {
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000b8e:	e039      	b.n	8000c04 <setLEDs+0xb0>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 8000b90:	4996      	ldr	r1, [pc, #600]	; (8000dec <setLEDs+0x298>)
 8000b92:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000b94:	4613      	mov	r3, r2
 8000b96:	005b      	lsls	r3, r3, #1
 8000b98:	4413      	add	r3, r2
 8000b9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000b9c:	4413      	add	r3, r2
 8000b9e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000ba2:	2180      	movs	r1, #128	; 0x80
 8000ba4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000ba6:	fa41 f202 	asr.w	r2, r1, r2
 8000baa:	4013      	ands	r3, r2
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d013      	beq.n	8000bd8 <setLEDs+0x84>
						LED_PWM_Data_0[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8000bb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bb2:	00da      	lsls	r2, r3, #3
 8000bb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000bb6:	18d1      	adds	r1, r2, r3
 8000bb8:	4a8b      	ldr	r2, [pc, #556]	; (8000de8 <setLEDs+0x294>)
 8000bba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000bbc:	00db      	lsls	r3, r3, #3
 8000bbe:	4413      	add	r3, r2
 8000bc0:	685a      	ldr	r2, [r3, #4]
 8000bc2:	4613      	mov	r3, r2
 8000bc4:	005b      	lsls	r3, r3, #1
 8000bc6:	4413      	add	r3, r2
 8000bc8:	00db      	lsls	r3, r3, #3
 8000bca:	440b      	add	r3, r1
								+ 8] = 60;
 8000bcc:	3308      	adds	r3, #8
 8000bce:	4a88      	ldr	r2, [pc, #544]	; (8000df0 <setLEDs+0x29c>)
 8000bd0:	213c      	movs	r1, #60	; 0x3c
 8000bd2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000bd6:	e012      	b.n	8000bfe <setLEDs+0xaa>
					} else {
						LED_PWM_Data_0[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8000bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bda:	00da      	lsls	r2, r3, #3
 8000bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000bde:	18d1      	adds	r1, r2, r3
 8000be0:	4a81      	ldr	r2, [pc, #516]	; (8000de8 <setLEDs+0x294>)
 8000be2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000be4:	00db      	lsls	r3, r3, #3
 8000be6:	4413      	add	r3, r2
 8000be8:	685a      	ldr	r2, [r3, #4]
 8000bea:	4613      	mov	r3, r2
 8000bec:	005b      	lsls	r3, r3, #1
 8000bee:	4413      	add	r3, r2
 8000bf0:	00db      	lsls	r3, r3, #3
 8000bf2:	440b      	add	r3, r1
								+ 8] = 30;
 8000bf4:	3308      	adds	r3, #8
 8000bf6:	4a7e      	ldr	r2, [pc, #504]	; (8000df0 <setLEDs+0x29c>)
 8000bf8:	211e      	movs	r1, #30
 8000bfa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8000bfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c00:	3301      	adds	r3, #1
 8000c02:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000c04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c06:	2b07      	cmp	r3, #7
 8000c08:	ddc2      	ble.n	8000b90 <setLEDs+0x3c>
			for (int j = 0; j < 3; j++) {
 8000c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c0c:	3301      	adds	r3, #1
 8000c0e:	633b      	str	r3, [r7, #48]	; 0x30
 8000c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c12:	2b02      	cmp	r3, #2
 8000c14:	ddb9      	ble.n	8000b8a <setLEDs+0x36>
					}
				}
			}
			for (int i = (NUM_LEDS_0 * 24) + 8; i < (NUM_LEDS_0 * 24) + 58;
 8000c16:	2380      	movs	r3, #128	; 0x80
 8000c18:	62bb      	str	r3, [r7, #40]	; 0x28
 8000c1a:	e007      	b.n	8000c2c <setLEDs+0xd8>
					i++) {
				LED_PWM_Data_0[i] = 0;
 8000c1c:	4a74      	ldr	r2, [pc, #464]	; (8000df0 <setLEDs+0x29c>)
 8000c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c20:	2100      	movs	r1, #0
 8000c22:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					i++) {
 8000c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c28:	3301      	adds	r3, #1
 8000c2a:	62bb      	str	r3, [r7, #40]	; 0x28
			for (int i = (NUM_LEDS_0 * 24) + 8; i < (NUM_LEDS_0 * 24) + 58;
 8000c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c2e:	2bb1      	cmp	r3, #177	; 0xb1
 8000c30:	ddf4      	ble.n	8000c1c <setLEDs+0xc8>
			}
			break;
 8000c32:	e114      	b.n	8000e5e <setLEDs+0x30a>
		case 1:
			for (int j = 0; j < 3; j++) {
 8000c34:	2300      	movs	r3, #0
 8000c36:	627b      	str	r3, [r7, #36]	; 0x24
 8000c38:	e042      	b.n	8000cc0 <setLEDs+0x16c>
				for (int n = 0; n < 8; n++) {
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	623b      	str	r3, [r7, #32]
 8000c3e:	e039      	b.n	8000cb4 <setLEDs+0x160>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 8000c40:	496a      	ldr	r1, [pc, #424]	; (8000dec <setLEDs+0x298>)
 8000c42:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000c44:	4613      	mov	r3, r2
 8000c46:	005b      	lsls	r3, r3, #1
 8000c48:	4413      	add	r3, r2
 8000c4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c4c:	4413      	add	r3, r2
 8000c4e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000c52:	2180      	movs	r1, #128	; 0x80
 8000c54:	6a3a      	ldr	r2, [r7, #32]
 8000c56:	fa41 f202 	asr.w	r2, r1, r2
 8000c5a:	4013      	ands	r3, r2
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d013      	beq.n	8000c88 <setLEDs+0x134>
						LED_PWM_Data_1[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8000c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c62:	00da      	lsls	r2, r3, #3
 8000c64:	6a3b      	ldr	r3, [r7, #32]
 8000c66:	18d1      	adds	r1, r2, r3
 8000c68:	4a5f      	ldr	r2, [pc, #380]	; (8000de8 <setLEDs+0x294>)
 8000c6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c6c:	00db      	lsls	r3, r3, #3
 8000c6e:	4413      	add	r3, r2
 8000c70:	685a      	ldr	r2, [r3, #4]
 8000c72:	4613      	mov	r3, r2
 8000c74:	005b      	lsls	r3, r3, #1
 8000c76:	4413      	add	r3, r2
 8000c78:	00db      	lsls	r3, r3, #3
 8000c7a:	440b      	add	r3, r1
								+ 8] = 60;
 8000c7c:	3308      	adds	r3, #8
 8000c7e:	4a5d      	ldr	r2, [pc, #372]	; (8000df4 <setLEDs+0x2a0>)
 8000c80:	213c      	movs	r1, #60	; 0x3c
 8000c82:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000c86:	e012      	b.n	8000cae <setLEDs+0x15a>
					} else {
						LED_PWM_Data_1[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8000c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c8a:	00da      	lsls	r2, r3, #3
 8000c8c:	6a3b      	ldr	r3, [r7, #32]
 8000c8e:	18d1      	adds	r1, r2, r3
 8000c90:	4a55      	ldr	r2, [pc, #340]	; (8000de8 <setLEDs+0x294>)
 8000c92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c94:	00db      	lsls	r3, r3, #3
 8000c96:	4413      	add	r3, r2
 8000c98:	685a      	ldr	r2, [r3, #4]
 8000c9a:	4613      	mov	r3, r2
 8000c9c:	005b      	lsls	r3, r3, #1
 8000c9e:	4413      	add	r3, r2
 8000ca0:	00db      	lsls	r3, r3, #3
 8000ca2:	440b      	add	r3, r1
								+ 8] = 30;
 8000ca4:	3308      	adds	r3, #8
 8000ca6:	4a53      	ldr	r2, [pc, #332]	; (8000df4 <setLEDs+0x2a0>)
 8000ca8:	211e      	movs	r1, #30
 8000caa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8000cae:	6a3b      	ldr	r3, [r7, #32]
 8000cb0:	3301      	adds	r3, #1
 8000cb2:	623b      	str	r3, [r7, #32]
 8000cb4:	6a3b      	ldr	r3, [r7, #32]
 8000cb6:	2b07      	cmp	r3, #7
 8000cb8:	ddc2      	ble.n	8000c40 <setLEDs+0xec>
			for (int j = 0; j < 3; j++) {
 8000cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cbc:	3301      	adds	r3, #1
 8000cbe:	627b      	str	r3, [r7, #36]	; 0x24
 8000cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cc2:	2b02      	cmp	r3, #2
 8000cc4:	ddb9      	ble.n	8000c3a <setLEDs+0xe6>
					}
				}
			}
			for (int i = (NUM_LEDS_1 * 24) + 8; i < (NUM_LEDS_1 * 24) + 58;
 8000cc6:	2380      	movs	r3, #128	; 0x80
 8000cc8:	61fb      	str	r3, [r7, #28]
 8000cca:	e007      	b.n	8000cdc <setLEDs+0x188>
					i++) {
				LED_PWM_Data_1[i] = 0;
 8000ccc:	4a49      	ldr	r2, [pc, #292]	; (8000df4 <setLEDs+0x2a0>)
 8000cce:	69fb      	ldr	r3, [r7, #28]
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					i++) {
 8000cd6:	69fb      	ldr	r3, [r7, #28]
 8000cd8:	3301      	adds	r3, #1
 8000cda:	61fb      	str	r3, [r7, #28]
			for (int i = (NUM_LEDS_1 * 24) + 8; i < (NUM_LEDS_1 * 24) + 58;
 8000cdc:	69fb      	ldr	r3, [r7, #28]
 8000cde:	2bb1      	cmp	r3, #177	; 0xb1
 8000ce0:	ddf4      	ble.n	8000ccc <setLEDs+0x178>
			}
			break;
 8000ce2:	e0bc      	b.n	8000e5e <setLEDs+0x30a>
		case 2:
			for (int j = 0; j < 3; j++) {
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	61bb      	str	r3, [r7, #24]
 8000ce8:	e042      	b.n	8000d70 <setLEDs+0x21c>
				for (int n = 0; n < 8; n++) {
 8000cea:	2300      	movs	r3, #0
 8000cec:	617b      	str	r3, [r7, #20]
 8000cee:	e039      	b.n	8000d64 <setLEDs+0x210>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 8000cf0:	493e      	ldr	r1, [pc, #248]	; (8000dec <setLEDs+0x298>)
 8000cf2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000cf4:	4613      	mov	r3, r2
 8000cf6:	005b      	lsls	r3, r3, #1
 8000cf8:	4413      	add	r3, r2
 8000cfa:	69ba      	ldr	r2, [r7, #24]
 8000cfc:	4413      	add	r3, r2
 8000cfe:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000d02:	2180      	movs	r1, #128	; 0x80
 8000d04:	697a      	ldr	r2, [r7, #20]
 8000d06:	fa41 f202 	asr.w	r2, r1, r2
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d013      	beq.n	8000d38 <setLEDs+0x1e4>
						LED_PWM_Data_2[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8000d10:	69bb      	ldr	r3, [r7, #24]
 8000d12:	00da      	lsls	r2, r3, #3
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	18d1      	adds	r1, r2, r3
 8000d18:	4a33      	ldr	r2, [pc, #204]	; (8000de8 <setLEDs+0x294>)
 8000d1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d1c:	00db      	lsls	r3, r3, #3
 8000d1e:	4413      	add	r3, r2
 8000d20:	685a      	ldr	r2, [r3, #4]
 8000d22:	4613      	mov	r3, r2
 8000d24:	005b      	lsls	r3, r3, #1
 8000d26:	4413      	add	r3, r2
 8000d28:	00db      	lsls	r3, r3, #3
 8000d2a:	440b      	add	r3, r1
								+ 8] = 60;
 8000d2c:	3308      	adds	r3, #8
 8000d2e:	4a32      	ldr	r2, [pc, #200]	; (8000df8 <setLEDs+0x2a4>)
 8000d30:	213c      	movs	r1, #60	; 0x3c
 8000d32:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000d36:	e012      	b.n	8000d5e <setLEDs+0x20a>
					} else {
						LED_PWM_Data_2[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8000d38:	69bb      	ldr	r3, [r7, #24]
 8000d3a:	00da      	lsls	r2, r3, #3
 8000d3c:	697b      	ldr	r3, [r7, #20]
 8000d3e:	18d1      	adds	r1, r2, r3
 8000d40:	4a29      	ldr	r2, [pc, #164]	; (8000de8 <setLEDs+0x294>)
 8000d42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d44:	00db      	lsls	r3, r3, #3
 8000d46:	4413      	add	r3, r2
 8000d48:	685a      	ldr	r2, [r3, #4]
 8000d4a:	4613      	mov	r3, r2
 8000d4c:	005b      	lsls	r3, r3, #1
 8000d4e:	4413      	add	r3, r2
 8000d50:	00db      	lsls	r3, r3, #3
 8000d52:	440b      	add	r3, r1
								+ 8] = 30;
 8000d54:	3308      	adds	r3, #8
 8000d56:	4a28      	ldr	r2, [pc, #160]	; (8000df8 <setLEDs+0x2a4>)
 8000d58:	211e      	movs	r1, #30
 8000d5a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8000d5e:	697b      	ldr	r3, [r7, #20]
 8000d60:	3301      	adds	r3, #1
 8000d62:	617b      	str	r3, [r7, #20]
 8000d64:	697b      	ldr	r3, [r7, #20]
 8000d66:	2b07      	cmp	r3, #7
 8000d68:	ddc2      	ble.n	8000cf0 <setLEDs+0x19c>
			for (int j = 0; j < 3; j++) {
 8000d6a:	69bb      	ldr	r3, [r7, #24]
 8000d6c:	3301      	adds	r3, #1
 8000d6e:	61bb      	str	r3, [r7, #24]
 8000d70:	69bb      	ldr	r3, [r7, #24]
 8000d72:	2b02      	cmp	r3, #2
 8000d74:	ddb9      	ble.n	8000cea <setLEDs+0x196>
					}
				}
			}
			for (int i = (NUM_LEDS_2 * 24) + 8; i < (NUM_LEDS_2 * 24) + 58;
 8000d76:	2338      	movs	r3, #56	; 0x38
 8000d78:	613b      	str	r3, [r7, #16]
 8000d7a:	e007      	b.n	8000d8c <setLEDs+0x238>
					i++) {
				LED_PWM_Data_2[i] = 0;
 8000d7c:	4a1e      	ldr	r2, [pc, #120]	; (8000df8 <setLEDs+0x2a4>)
 8000d7e:	693b      	ldr	r3, [r7, #16]
 8000d80:	2100      	movs	r1, #0
 8000d82:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					i++) {
 8000d86:	693b      	ldr	r3, [r7, #16]
 8000d88:	3301      	adds	r3, #1
 8000d8a:	613b      	str	r3, [r7, #16]
			for (int i = (NUM_LEDS_2 * 24) + 8; i < (NUM_LEDS_2 * 24) + 58;
 8000d8c:	693b      	ldr	r3, [r7, #16]
 8000d8e:	2b69      	cmp	r3, #105	; 0x69
 8000d90:	ddf4      	ble.n	8000d7c <setLEDs+0x228>
			}
			break;
 8000d92:	e064      	b.n	8000e5e <setLEDs+0x30a>
		case 3:
			for (int j = 0; j < 3; j++) {
 8000d94:	2300      	movs	r3, #0
 8000d96:	60fb      	str	r3, [r7, #12]
 8000d98:	e04e      	b.n	8000e38 <setLEDs+0x2e4>
				for (int n = 0; n < 8; n++) {
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	60bb      	str	r3, [r7, #8]
 8000d9e:	e045      	b.n	8000e2c <setLEDs+0x2d8>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 8000da0:	4912      	ldr	r1, [pc, #72]	; (8000dec <setLEDs+0x298>)
 8000da2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000da4:	4613      	mov	r3, r2
 8000da6:	005b      	lsls	r3, r3, #1
 8000da8:	4413      	add	r3, r2
 8000daa:	68fa      	ldr	r2, [r7, #12]
 8000dac:	4413      	add	r3, r2
 8000dae:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000db2:	2180      	movs	r1, #128	; 0x80
 8000db4:	68ba      	ldr	r2, [r7, #8]
 8000db6:	fa41 f202 	asr.w	r2, r1, r2
 8000dba:	4013      	ands	r3, r2
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d01f      	beq.n	8000e00 <setLEDs+0x2ac>
						LED_PWM_Data_3[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	00da      	lsls	r2, r3, #3
 8000dc4:	68bb      	ldr	r3, [r7, #8]
 8000dc6:	18d1      	adds	r1, r2, r3
 8000dc8:	4a07      	ldr	r2, [pc, #28]	; (8000de8 <setLEDs+0x294>)
 8000dca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000dcc:	00db      	lsls	r3, r3, #3
 8000dce:	4413      	add	r3, r2
 8000dd0:	685a      	ldr	r2, [r3, #4]
 8000dd2:	4613      	mov	r3, r2
 8000dd4:	005b      	lsls	r3, r3, #1
 8000dd6:	4413      	add	r3, r2
 8000dd8:	00db      	lsls	r3, r3, #3
 8000dda:	440b      	add	r3, r1
								+ 8] = 60;
 8000ddc:	3308      	adds	r3, #8
 8000dde:	4a07      	ldr	r2, [pc, #28]	; (8000dfc <setLEDs+0x2a8>)
 8000de0:	213c      	movs	r1, #60	; 0x3c
 8000de2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000de6:	e01e      	b.n	8000e26 <setLEDs+0x2d2>
 8000de8:	0801fe74 	.word	0x0801fe74
 8000dec:	24000bc4 	.word	0x24000bc4
 8000df0:	240002e4 	.word	0x240002e4
 8000df4:	240005ac 	.word	0x240005ac
 8000df8:	24000874 	.word	0x24000874
 8000dfc:	24000a1c 	.word	0x24000a1c
					} else {
						LED_PWM_Data_3[n + (8 * j) + (24 * LEDS_lookup[i][1])
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	00da      	lsls	r2, r3, #3
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	18d1      	adds	r1, r2, r3
 8000e08:	4a26      	ldr	r2, [pc, #152]	; (8000ea4 <setLEDs+0x350>)
 8000e0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e0c:	00db      	lsls	r3, r3, #3
 8000e0e:	4413      	add	r3, r2
 8000e10:	685a      	ldr	r2, [r3, #4]
 8000e12:	4613      	mov	r3, r2
 8000e14:	005b      	lsls	r3, r3, #1
 8000e16:	4413      	add	r3, r2
 8000e18:	00db      	lsls	r3, r3, #3
 8000e1a:	440b      	add	r3, r1
								+ 8] = 30;
 8000e1c:	3308      	adds	r3, #8
 8000e1e:	4a22      	ldr	r2, [pc, #136]	; (8000ea8 <setLEDs+0x354>)
 8000e20:	211e      	movs	r1, #30
 8000e22:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8000e26:	68bb      	ldr	r3, [r7, #8]
 8000e28:	3301      	adds	r3, #1
 8000e2a:	60bb      	str	r3, [r7, #8]
 8000e2c:	68bb      	ldr	r3, [r7, #8]
 8000e2e:	2b07      	cmp	r3, #7
 8000e30:	ddb6      	ble.n	8000da0 <setLEDs+0x24c>
			for (int j = 0; j < 3; j++) {
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	3301      	adds	r3, #1
 8000e36:	60fb      	str	r3, [r7, #12]
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	2b02      	cmp	r3, #2
 8000e3c:	ddad      	ble.n	8000d9a <setLEDs+0x246>
					}
				}
			}
			for (int i = (NUM_LEDS_3 * 24) + 8; i < (NUM_LEDS_3 * 24) + 58;
 8000e3e:	2338      	movs	r3, #56	; 0x38
 8000e40:	607b      	str	r3, [r7, #4]
 8000e42:	e007      	b.n	8000e54 <setLEDs+0x300>
					i++) {
				LED_PWM_Data_3[i] = 0;
 8000e44:	4a18      	ldr	r2, [pc, #96]	; (8000ea8 <setLEDs+0x354>)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	2100      	movs	r1, #0
 8000e4a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					i++) {
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	3301      	adds	r3, #1
 8000e52:	607b      	str	r3, [r7, #4]
			for (int i = (NUM_LEDS_3 * 24) + 8; i < (NUM_LEDS_3 * 24) + 58;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	2b69      	cmp	r3, #105	; 0x69
 8000e58:	ddf4      	ble.n	8000e44 <setLEDs+0x2f0>
			}
			break;
 8000e5a:	e000      	b.n	8000e5e <setLEDs+0x30a>
		default:
			break;
 8000e5c:	bf00      	nop
			i++) {
 8000e5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e60:	3301      	adds	r3, #1
 8000e62:	637b      	str	r3, [r7, #52]	; 0x34
	for (int i = 0; i < NUM_LEDS_0 + NUM_LEDS_1 + NUM_LEDS_2 + NUM_LEDS_3;
 8000e64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e66:	2b0d      	cmp	r3, #13
 8000e68:	f77f ae7a 	ble.w	8000b60 <setLEDs+0xc>
		}
	}

	HAL_TIM_PWM_Start_DMA(&htim5, TIM_CHANNEL_4, LED_PWM_Data_0,
 8000e6c:	23b2      	movs	r3, #178	; 0xb2
 8000e6e:	4a0f      	ldr	r2, [pc, #60]	; (8000eac <setLEDs+0x358>)
 8000e70:	210c      	movs	r1, #12
 8000e72:	480f      	ldr	r0, [pc, #60]	; (8000eb0 <setLEDs+0x35c>)
 8000e74:	f00f fbf4 	bl	8010660 <HAL_TIM_PWM_Start_DMA>
			(NUM_LEDS_0 * 24) + 58); //DMA for LEDS 0
	HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_3, LED_PWM_Data_1,
 8000e78:	23b2      	movs	r3, #178	; 0xb2
 8000e7a:	4a0e      	ldr	r2, [pc, #56]	; (8000eb4 <setLEDs+0x360>)
 8000e7c:	2108      	movs	r1, #8
 8000e7e:	480e      	ldr	r0, [pc, #56]	; (8000eb8 <setLEDs+0x364>)
 8000e80:	f00f fbee 	bl	8010660 <HAL_TIM_PWM_Start_DMA>
			(NUM_LEDS_1 * 24) + 58); //DMA for LEDS 1
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_2, LED_PWM_Data_2,
 8000e84:	236a      	movs	r3, #106	; 0x6a
 8000e86:	4a0d      	ldr	r2, [pc, #52]	; (8000ebc <setLEDs+0x368>)
 8000e88:	2104      	movs	r1, #4
 8000e8a:	480d      	ldr	r0, [pc, #52]	; (8000ec0 <setLEDs+0x36c>)
 8000e8c:	f00f fbe8 	bl	8010660 <HAL_TIM_PWM_Start_DMA>
			(NUM_LEDS_2 * 24) + 58); //DMA for LEDS 2
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_1, LED_PWM_Data_3,
 8000e90:	236a      	movs	r3, #106	; 0x6a
 8000e92:	4a05      	ldr	r2, [pc, #20]	; (8000ea8 <setLEDs+0x354>)
 8000e94:	2100      	movs	r1, #0
 8000e96:	480a      	ldr	r0, [pc, #40]	; (8000ec0 <setLEDs+0x36c>)
 8000e98:	f00f fbe2 	bl	8010660 <HAL_TIM_PWM_Start_DMA>
			(NUM_LEDS_3 * 24) + 58); //DMA for LEDS 3

}
 8000e9c:	bf00      	nop
 8000e9e:	3738      	adds	r7, #56	; 0x38
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	0801fe74 	.word	0x0801fe74
 8000ea8:	24000a1c 	.word	0x24000a1c
 8000eac:	240002e4 	.word	0x240002e4
 8000eb0:	24001228 	.word	0x24001228
 8000eb4:	240005ac 	.word	0x240005ac
 8000eb8:	24001144 	.word	0x24001144
 8000ebc:	24000874 	.word	0x24000874
 8000ec0:	24001190 	.word	0x24001190

08000ec4 <LoRA_Read_Register>:
	} else {
		return normalized - LENGTH * 2 / 3;
	}
}

uint8_t LoRA_Read_Register(uint8_t addr) {
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	4603      	mov	r3, r0
 8000ecc:	71fb      	strb	r3, [r7, #7]
	uint8_t reg_value;
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
 8000ece:	2200      	movs	r2, #0
 8000ed0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ed4:	480d      	ldr	r0, [pc, #52]	; (8000f0c <LoRA_Read_Register+0x48>)
 8000ed6:	f007 ffe7 	bl	8008ea8 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi3, &addr, 1, 100);
 8000eda:	1df9      	adds	r1, r7, #7
 8000edc:	2364      	movs	r3, #100	; 0x64
 8000ede:	2201      	movs	r2, #1
 8000ee0:	480b      	ldr	r0, [pc, #44]	; (8000f10 <LoRA_Read_Register+0x4c>)
 8000ee2:	f00e fd7d 	bl	800f9e0 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3, &reg_value, 1, 100);
 8000ee6:	f107 010f 	add.w	r1, r7, #15
 8000eea:	2364      	movs	r3, #100	; 0x64
 8000eec:	2201      	movs	r2, #1
 8000eee:	4808      	ldr	r0, [pc, #32]	; (8000f10 <LoRA_Read_Register+0x4c>)
 8000ef0:	f00e ff72 	bl	800fdd8 <HAL_SPI_Receive>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000efa:	4804      	ldr	r0, [pc, #16]	; (8000f0c <LoRA_Read_Register+0x48>)
 8000efc:	f007 ffd4 	bl	8008ea8 <HAL_GPIO_WritePin>

	return reg_value;
 8000f00:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	3710      	adds	r7, #16
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	58020000 	.word	0x58020000
 8000f10:	240010bc 	.word	0x240010bc

08000f14 <LoRA_Write_Register>:

void LoRA_Write_Register(uint8_t addr, uint8_t data) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	460a      	mov	r2, r1
 8000f1e:	71fb      	strb	r3, [r7, #7]
 8000f20:	4613      	mov	r3, r2
 8000f22:	71bb      	strb	r3, [r7, #6]
	addr |= (1 << 7);
 8000f24:	79fb      	ldrb	r3, [r7, #7]
 8000f26:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
 8000f2e:	2200      	movs	r2, #0
 8000f30:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f34:	480c      	ldr	r0, [pc, #48]	; (8000f68 <LoRA_Write_Register+0x54>)
 8000f36:	f007 ffb7 	bl	8008ea8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &addr, 1, 100);
 8000f3a:	1df9      	adds	r1, r7, #7
 8000f3c:	2364      	movs	r3, #100	; 0x64
 8000f3e:	2201      	movs	r2, #1
 8000f40:	480a      	ldr	r0, [pc, #40]	; (8000f6c <LoRA_Write_Register+0x58>)
 8000f42:	f00e fd4d 	bl	800f9e0 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &data, 1, 100);
 8000f46:	1db9      	adds	r1, r7, #6
 8000f48:	2364      	movs	r3, #100	; 0x64
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	4807      	ldr	r0, [pc, #28]	; (8000f6c <LoRA_Write_Register+0x58>)
 8000f4e:	f00e fd47 	bl	800f9e0 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 8000f52:	2201      	movs	r2, #1
 8000f54:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f58:	4803      	ldr	r0, [pc, #12]	; (8000f68 <LoRA_Write_Register+0x54>)
 8000f5a:	f007 ffa5 	bl	8008ea8 <HAL_GPIO_WritePin>

}
 8000f5e:	bf00      	nop
 8000f60:	3708      	adds	r7, #8
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	58020000 	.word	0x58020000
 8000f6c:	240010bc 	.word	0x240010bc

08000f70 <LoRA_sleep>:

void LoRA_sleep(void) {
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_SLEEP);
 8000f74:	2180      	movs	r1, #128	; 0x80
 8000f76:	2001      	movs	r0, #1
 8000f78:	f7ff ffcc 	bl	8000f14 <LoRA_Write_Register>
}
 8000f7c:	bf00      	nop
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <LoRA_set_frequency>:

void LoRA_set_frequency(long frequency) {
 8000f80:	b5b0      	push	{r4, r5, r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
	uint64_t frf = ((uint64_t) frequency << 19) / 32000000;
 8000f88:	6879      	ldr	r1, [r7, #4]
 8000f8a:	17c8      	asrs	r0, r1, #31
 8000f8c:	460a      	mov	r2, r1
 8000f8e:	4603      	mov	r3, r0
 8000f90:	1355      	asrs	r5, r2, #13
 8000f92:	04d4      	lsls	r4, r2, #19
 8000f94:	4a18      	ldr	r2, [pc, #96]	; (8000ff8 <LoRA_set_frequency+0x78>)
 8000f96:	f04f 0300 	mov.w	r3, #0
 8000f9a:	4620      	mov	r0, r4
 8000f9c:	4629      	mov	r1, r5
 8000f9e:	f7ff fbdb 	bl	8000758 <__aeabi_uldivmod>
 8000fa2:	4602      	mov	r2, r0
 8000fa4:	460b      	mov	r3, r1
 8000fa6:	e9c7 2302 	strd	r2, r3, [r7, #8]

	LoRA_Write_Register(REG_FRF_MSB, (uint8_t) (frf >> 16));
 8000faa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000fae:	f04f 0200 	mov.w	r2, #0
 8000fb2:	f04f 0300 	mov.w	r3, #0
 8000fb6:	0c02      	lsrs	r2, r0, #16
 8000fb8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fbc:	0c0b      	lsrs	r3, r1, #16
 8000fbe:	b2d3      	uxtb	r3, r2
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	2006      	movs	r0, #6
 8000fc4:	f7ff ffa6 	bl	8000f14 <LoRA_Write_Register>
	LoRA_Write_Register(REG_FRF_MID, (uint8_t) (frf >> 8));
 8000fc8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000fcc:	f04f 0200 	mov.w	r2, #0
 8000fd0:	f04f 0300 	mov.w	r3, #0
 8000fd4:	0a02      	lsrs	r2, r0, #8
 8000fd6:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000fda:	0a0b      	lsrs	r3, r1, #8
 8000fdc:	b2d3      	uxtb	r3, r2
 8000fde:	4619      	mov	r1, r3
 8000fe0:	2007      	movs	r0, #7
 8000fe2:	f7ff ff97 	bl	8000f14 <LoRA_Write_Register>
	LoRA_Write_Register(REG_FRF_LSB, (uint8_t) (frf >> 0));
 8000fe6:	7a3b      	ldrb	r3, [r7, #8]
 8000fe8:	4619      	mov	r1, r3
 8000fea:	2008      	movs	r0, #8
 8000fec:	f7ff ff92 	bl	8000f14 <LoRA_Write_Register>
}
 8000ff0:	bf00      	nop
 8000ff2:	3710      	adds	r7, #16
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bdb0      	pop	{r4, r5, r7, pc}
 8000ff8:	01e84800 	.word	0x01e84800

08000ffc <LoRA_idle>:

void LoRA_idle() {
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_STDBY);
 8001000:	2181      	movs	r1, #129	; 0x81
 8001002:	2001      	movs	r0, #1
 8001004:	f7ff ff86 	bl	8000f14 <LoRA_Write_Register>
}
 8001008:	bf00      	nop
 800100a:	bd80      	pop	{r7, pc}

0800100c <LoRA_setOCP>:

void LoRA_setOCP(uint8_t mA) {
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	4603      	mov	r3, r0
 8001014:	71fb      	strb	r3, [r7, #7]
	uint8_t ocpTrim = 27;
 8001016:	231b      	movs	r3, #27
 8001018:	73fb      	strb	r3, [r7, #15]

	if (mA <= 120) {
 800101a:	79fb      	ldrb	r3, [r7, #7]
 800101c:	2b78      	cmp	r3, #120	; 0x78
 800101e:	d809      	bhi.n	8001034 <LoRA_setOCP+0x28>
		ocpTrim = (mA - 45) / 5;
 8001020:	79fb      	ldrb	r3, [r7, #7]
 8001022:	3b2d      	subs	r3, #45	; 0x2d
 8001024:	4a11      	ldr	r2, [pc, #68]	; (800106c <LoRA_setOCP+0x60>)
 8001026:	fb82 1203 	smull	r1, r2, r2, r3
 800102a:	1052      	asrs	r2, r2, #1
 800102c:	17db      	asrs	r3, r3, #31
 800102e:	1ad3      	subs	r3, r2, r3
 8001030:	73fb      	strb	r3, [r7, #15]
 8001032:	e00b      	b.n	800104c <LoRA_setOCP+0x40>
	} else if (mA <= 240) {
 8001034:	79fb      	ldrb	r3, [r7, #7]
 8001036:	2bf0      	cmp	r3, #240	; 0xf0
 8001038:	d808      	bhi.n	800104c <LoRA_setOCP+0x40>
		ocpTrim = (mA + 30) / 10;
 800103a:	79fb      	ldrb	r3, [r7, #7]
 800103c:	331e      	adds	r3, #30
 800103e:	4a0b      	ldr	r2, [pc, #44]	; (800106c <LoRA_setOCP+0x60>)
 8001040:	fb82 1203 	smull	r1, r2, r2, r3
 8001044:	1092      	asrs	r2, r2, #2
 8001046:	17db      	asrs	r3, r3, #31
 8001048:	1ad3      	subs	r3, r2, r3
 800104a:	73fb      	strb	r3, [r7, #15]
	}

	LoRA_Write_Register(REG_OCP, 0x20 | (0x1F & ocpTrim));
 800104c:	7bfb      	ldrb	r3, [r7, #15]
 800104e:	f003 031f 	and.w	r3, r3, #31
 8001052:	b2db      	uxtb	r3, r3
 8001054:	f043 0320 	orr.w	r3, r3, #32
 8001058:	b2db      	uxtb	r3, r3
 800105a:	4619      	mov	r1, r3
 800105c:	200b      	movs	r0, #11
 800105e:	f7ff ff59 	bl	8000f14 <LoRA_Write_Register>
}
 8001062:	bf00      	nop
 8001064:	3710      	adds	r7, #16
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	66666667 	.word	0x66666667

08001070 <LoRA_setTxPower>:

void LoRA_setTxPower(int level) {
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
	// PA BOOST
	if (level > 17) {
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2b11      	cmp	r3, #17
 800107c:	dd0f      	ble.n	800109e <LoRA_setTxPower+0x2e>
		if (level > 20) {
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	2b14      	cmp	r3, #20
 8001082:	dd01      	ble.n	8001088 <LoRA_setTxPower+0x18>
			level = 20;
 8001084:	2314      	movs	r3, #20
 8001086:	607b      	str	r3, [r7, #4]
		}

		// subtract 3 from level, so 18 - 20 maps to 15 - 17
		level -= 3;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	3b03      	subs	r3, #3
 800108c:	607b      	str	r3, [r7, #4]

		// High Power +20 dBm Operation (Semtech SX1276/77/78/79 5.4.3.)
		LoRA_Write_Register(REG_PA_DAC, 0x87);
 800108e:	2187      	movs	r1, #135	; 0x87
 8001090:	204d      	movs	r0, #77	; 0x4d
 8001092:	f7ff ff3f 	bl	8000f14 <LoRA_Write_Register>
		LoRA_setOCP(140);
 8001096:	208c      	movs	r0, #140	; 0x8c
 8001098:	f7ff ffb8 	bl	800100c <LoRA_setOCP>
 800109c:	e00b      	b.n	80010b6 <LoRA_setTxPower+0x46>
	} else {
		if (level < 2) {
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2b01      	cmp	r3, #1
 80010a2:	dc01      	bgt.n	80010a8 <LoRA_setTxPower+0x38>
			level = 2;
 80010a4:	2302      	movs	r3, #2
 80010a6:	607b      	str	r3, [r7, #4]
		}
		//Default value PA_HF/LF or +17dBm
		LoRA_Write_Register(REG_PA_DAC, 0x84);
 80010a8:	2184      	movs	r1, #132	; 0x84
 80010aa:	204d      	movs	r0, #77	; 0x4d
 80010ac:	f7ff ff32 	bl	8000f14 <LoRA_Write_Register>
		LoRA_setOCP(100);
 80010b0:	2064      	movs	r0, #100	; 0x64
 80010b2:	f7ff ffab 	bl	800100c <LoRA_setOCP>
	}

	LoRA_Write_Register(REG_PA_CONFIG, PA_BOOST | (level - 2));
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	3b02      	subs	r3, #2
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	b25b      	sxtb	r3, r3
 80010c0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80010c4:	b25b      	sxtb	r3, r3
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	4619      	mov	r1, r3
 80010ca:	2009      	movs	r0, #9
 80010cc:	f7ff ff22 	bl	8000f14 <LoRA_Write_Register>
}
 80010d0:	bf00      	nop
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <LoRA_explicit_header_mode>:

void LoRA_explicit_header_mode() {
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_MODEM_CONFIG_1,
			LoRA_Read_Register(REG_MODEM_CONFIG_1) & 0xFE);
 80010dc:	201d      	movs	r0, #29
 80010de:	f7ff fef1 	bl	8000ec4 <LoRA_Read_Register>
 80010e2:	4603      	mov	r3, r0
	LoRA_Write_Register(REG_MODEM_CONFIG_1,
 80010e4:	f023 0301 	bic.w	r3, r3, #1
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	4619      	mov	r1, r3
 80010ec:	201d      	movs	r0, #29
 80010ee:	f7ff ff11 	bl	8000f14 <LoRA_Write_Register>
}
 80010f2:	bf00      	nop
 80010f4:	bd80      	pop	{r7, pc}
	...

080010f8 <LoRA_begin>:

void LoRA_begin(long frequency) {
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, 1);
 8001100:	2201      	movs	r2, #1
 8001102:	2101      	movs	r1, #1
 8001104:	4818      	ldr	r0, [pc, #96]	; (8001168 <LoRA_begin+0x70>)
 8001106:	f007 fecf 	bl	8008ea8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 800110a:	2201      	movs	r2, #1
 800110c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001110:	4816      	ldr	r0, [pc, #88]	; (800116c <LoRA_begin+0x74>)
 8001112:	f007 fec9 	bl	8008ea8 <HAL_GPIO_WritePin>

	uint8_t version = LoRA_Read_Register(REG_VERSION);
 8001116:	2042      	movs	r0, #66	; 0x42
 8001118:	f7ff fed4 	bl	8000ec4 <LoRA_Read_Register>
 800111c:	4603      	mov	r3, r0
 800111e:	73fb      	strb	r3, [r7, #15]

	LoRA_sleep();
 8001120:	f7ff ff26 	bl	8000f70 <LoRA_sleep>
	LoRA_set_frequency(868000000);
 8001124:	4812      	ldr	r0, [pc, #72]	; (8001170 <LoRA_begin+0x78>)
 8001126:	f7ff ff2b 	bl	8000f80 <LoRA_set_frequency>

	LoRA_Write_Register(REG_FIFO_RX_BASE_ADDR, 0);
 800112a:	2100      	movs	r1, #0
 800112c:	200f      	movs	r0, #15
 800112e:	f7ff fef1 	bl	8000f14 <LoRA_Write_Register>
	LoRA_Write_Register(REG_FIFO_TX_BASE_ADDR, 0);
 8001132:	2100      	movs	r1, #0
 8001134:	200e      	movs	r0, #14
 8001136:	f7ff feed 	bl	8000f14 <LoRA_Write_Register>

	LoRA_Write_Register(REG_LNA, LoRA_Read_Register(REG_LNA) | 0x03); //LNA settings
 800113a:	200c      	movs	r0, #12
 800113c:	f7ff fec2 	bl	8000ec4 <LoRA_Read_Register>
 8001140:	4603      	mov	r3, r0
 8001142:	f043 0303 	orr.w	r3, r3, #3
 8001146:	b2db      	uxtb	r3, r3
 8001148:	4619      	mov	r1, r3
 800114a:	200c      	movs	r0, #12
 800114c:	f7ff fee2 	bl	8000f14 <LoRA_Write_Register>

	LoRA_Write_Register(REG_MODEM_CONFIG_3, 0x04);
 8001150:	2104      	movs	r1, #4
 8001152:	2026      	movs	r0, #38	; 0x26
 8001154:	f7ff fede 	bl	8000f14 <LoRA_Write_Register>

	LoRA_setTxPower(17);
 8001158:	2011      	movs	r0, #17
 800115a:	f7ff ff89 	bl	8001070 <LoRA_setTxPower>

}
 800115e:	bf00      	nop
 8001160:	3710      	adds	r7, #16
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	58020c00 	.word	0x58020c00
 800116c:	58020000 	.word	0x58020000
 8001170:	33bca100 	.word	0x33bca100

08001174 <LoRA_beginPacket>:

void LoRA_beginPacket() {
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
	LoRA_explicit_header_mode();
 8001178:	f7ff ffae 	bl	80010d8 <LoRA_explicit_header_mode>

	LoRA_Write_Register(REG_FIFO_ADDR_PTR, 0);
 800117c:	2100      	movs	r1, #0
 800117e:	200d      	movs	r0, #13
 8001180:	f7ff fec8 	bl	8000f14 <LoRA_Write_Register>
	LoRA_Write_Register(REG_PAYLOAD_LENGTH, 0);
 8001184:	2100      	movs	r1, #0
 8001186:	2022      	movs	r0, #34	; 0x22
 8001188:	f7ff fec4 	bl	8000f14 <LoRA_Write_Register>
}
 800118c:	bf00      	nop
 800118e:	bd80      	pop	{r7, pc}

08001190 <LoRA_endPacket>:

void LoRA_endPacket() {
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_TX);
 8001196:	2183      	movs	r1, #131	; 0x83
 8001198:	2001      	movs	r0, #1
 800119a:	f7ff febb 	bl	8000f14 <LoRA_Write_Register>

	while ((LoRA_Read_Register(REG_IRQ_FLAGS) & IRQ_TX_DONE_MASK) == 0) {
 800119e:	bf00      	nop
 80011a0:	2012      	movs	r0, #18
 80011a2:	f7ff fe8f 	bl	8000ec4 <LoRA_Read_Register>
 80011a6:	4603      	mov	r3, r0
 80011a8:	f003 0308 	and.w	r3, r3, #8
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d0f7      	beq.n	80011a0 <LoRA_endPacket+0x10>

	}

	LoRA_Write_Register(REG_IRQ_FLAGS, IRQ_TX_DONE_MASK);
 80011b0:	2108      	movs	r1, #8
 80011b2:	2012      	movs	r0, #18
 80011b4:	f7ff feae 	bl	8000f14 <LoRA_Write_Register>

	int irqFlags = LoRA_Read_Register(REG_IRQ_FLAGS);
 80011b8:	2012      	movs	r0, #18
 80011ba:	f7ff fe83 	bl	8000ec4 <LoRA_Read_Register>
 80011be:	4603      	mov	r3, r0
 80011c0:	607b      	str	r3, [r7, #4]

	LoRA_explicit_header_mode();
 80011c2:	f7ff ff89 	bl	80010d8 <LoRA_explicit_header_mode>

	LoRA_Write_Register(REG_IRQ_FLAGS, irqFlags);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	4619      	mov	r1, r3
 80011cc:	2012      	movs	r0, #18
 80011ce:	f7ff fea1 	bl	8000f14 <LoRA_Write_Register>

	if ((irqFlags & IRQ_RX_DONE_MASK)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d00f      	beq.n	80011fc <LoRA_endPacket+0x6c>
			&& (irqFlags & IRQ_PAYLOAD_CRC_ERROR_MASK) == 0) {
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	f003 0320 	and.w	r3, r3, #32
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d10a      	bne.n	80011fc <LoRA_endPacket+0x6c>
		LoRA_Write_Register(REG_FIFO_ADDR_PTR,
 80011e6:	2010      	movs	r0, #16
 80011e8:	f7ff fe6c 	bl	8000ec4 <LoRA_Read_Register>
 80011ec:	4603      	mov	r3, r0
 80011ee:	4619      	mov	r1, r3
 80011f0:	200d      	movs	r0, #13
 80011f2:	f7ff fe8f 	bl	8000f14 <LoRA_Write_Register>
				LoRA_Read_Register(REG_FIFO_RX_CURRENT_ADDR));
		LoRA_idle();
 80011f6:	f7ff ff01 	bl	8000ffc <LoRA_idle>
			!= (MODE_LONG_RANGE_MODE | MODE_RX_SINGLE)) {
		LoRA_Write_Register(REG_FIFO_ADDR_PTR, 0);

		LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_SINGLE);
	}
}
 80011fa:	e00d      	b.n	8001218 <LoRA_endPacket+0x88>
	} else if (LoRA_Read_Register(REG_OP_MODE)
 80011fc:	2001      	movs	r0, #1
 80011fe:	f7ff fe61 	bl	8000ec4 <LoRA_Read_Register>
 8001202:	4603      	mov	r3, r0
 8001204:	2b86      	cmp	r3, #134	; 0x86
 8001206:	d007      	beq.n	8001218 <LoRA_endPacket+0x88>
		LoRA_Write_Register(REG_FIFO_ADDR_PTR, 0);
 8001208:	2100      	movs	r1, #0
 800120a:	200d      	movs	r0, #13
 800120c:	f7ff fe82 	bl	8000f14 <LoRA_Write_Register>
		LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_SINGLE);
 8001210:	2186      	movs	r1, #134	; 0x86
 8001212:	2001      	movs	r0, #1
 8001214:	f7ff fe7e 	bl	8000f14 <LoRA_Write_Register>
}
 8001218:	bf00      	nop
 800121a:	3708      	adds	r7, #8
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}

08001220 <LoRA_parsePacket>:

int LoRA_parsePacket() {
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
	int packetLenght = 0;
 8001226:	2300      	movs	r3, #0
 8001228:	607b      	str	r3, [r7, #4]
	int irqFlags = LoRA_Read_Register(REG_IRQ_FLAGS);
 800122a:	2012      	movs	r0, #18
 800122c:	f7ff fe4a 	bl	8000ec4 <LoRA_Read_Register>
 8001230:	4603      	mov	r3, r0
 8001232:	603b      	str	r3, [r7, #0]

	LoRA_explicit_header_mode();
 8001234:	f7ff ff50 	bl	80010d8 <LoRA_explicit_header_mode>

	LoRA_Write_Register(REG_IRQ_FLAGS, irqFlags);
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	b2db      	uxtb	r3, r3
 800123c:	4619      	mov	r1, r3
 800123e:	2012      	movs	r0, #18
 8001240:	f7ff fe68 	bl	8000f14 <LoRA_Write_Register>

	if ((irqFlags & IRQ_RX_DONE_MASK)
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800124a:	2b00      	cmp	r3, #0
 800124c:	d014      	beq.n	8001278 <LoRA_parsePacket+0x58>
			&& (irqFlags & IRQ_PAYLOAD_CRC_ERROR_MASK) == 0) {
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	f003 0320 	and.w	r3, r3, #32
 8001254:	2b00      	cmp	r3, #0
 8001256:	d10f      	bne.n	8001278 <LoRA_parsePacket+0x58>
		packetLenght = LoRA_Read_Register(REG_RX_NB_BYTES);
 8001258:	2013      	movs	r0, #19
 800125a:	f7ff fe33 	bl	8000ec4 <LoRA_Read_Register>
 800125e:	4603      	mov	r3, r0
 8001260:	607b      	str	r3, [r7, #4]
		LoRA_Write_Register(REG_FIFO_ADDR_PTR,
 8001262:	2010      	movs	r0, #16
 8001264:	f7ff fe2e 	bl	8000ec4 <LoRA_Read_Register>
 8001268:	4603      	mov	r3, r0
 800126a:	4619      	mov	r1, r3
 800126c:	200d      	movs	r0, #13
 800126e:	f7ff fe51 	bl	8000f14 <LoRA_Write_Register>
				LoRA_Read_Register(REG_FIFO_RX_CURRENT_ADDR));
		LoRA_idle();
 8001272:	f7ff fec3 	bl	8000ffc <LoRA_idle>
 8001276:	e00d      	b.n	8001294 <LoRA_parsePacket+0x74>
	} else if (LoRA_Read_Register(REG_OP_MODE)
 8001278:	2001      	movs	r0, #1
 800127a:	f7ff fe23 	bl	8000ec4 <LoRA_Read_Register>
 800127e:	4603      	mov	r3, r0
 8001280:	2b86      	cmp	r3, #134	; 0x86
 8001282:	d007      	beq.n	8001294 <LoRA_parsePacket+0x74>
			!= (MODE_LONG_RANGE_MODE | MODE_RX_SINGLE)) {
		LoRA_Write_Register(REG_FIFO_ADDR_PTR, 0);
 8001284:	2100      	movs	r1, #0
 8001286:	200d      	movs	r0, #13
 8001288:	f7ff fe44 	bl	8000f14 <LoRA_Write_Register>

		LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_SINGLE);
 800128c:	2186      	movs	r1, #134	; 0x86
 800128e:	2001      	movs	r0, #1
 8001290:	f7ff fe40 	bl	8000f14 <LoRA_Write_Register>
	}
	return packetLenght;
 8001294:	687b      	ldr	r3, [r7, #4]

}
 8001296:	4618      	mov	r0, r3
 8001298:	3708      	adds	r7, #8
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}

0800129e <LoRA_sendPacket>:

void LoRA_sendPacket(char *data) {
 800129e:	b580      	push	{r7, lr}
 80012a0:	b084      	sub	sp, #16
 80012a2:	af00      	add	r7, sp, #0
 80012a4:	6078      	str	r0, [r7, #4]
	LoRA_beginPacket();
 80012a6:	f7ff ff65 	bl	8001174 <LoRA_beginPacket>
	for (int i = 0; i < strlen(data); i++) {
 80012aa:	2300      	movs	r3, #0
 80012ac:	60fb      	str	r3, [r7, #12]
 80012ae:	e00a      	b.n	80012c6 <LoRA_sendPacket+0x28>
		LoRA_Write_Register(REG_FIFO, data[i]);
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	687a      	ldr	r2, [r7, #4]
 80012b4:	4413      	add	r3, r2
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	4619      	mov	r1, r3
 80012ba:	2000      	movs	r0, #0
 80012bc:	f7ff fe2a 	bl	8000f14 <LoRA_Write_Register>
	for (int i = 0; i < strlen(data); i++) {
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	3301      	adds	r3, #1
 80012c4:	60fb      	str	r3, [r7, #12]
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f7ff f882 	bl	80003d0 <strlen>
 80012cc:	4602      	mov	r2, r0
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	429a      	cmp	r2, r3
 80012d2:	d8ed      	bhi.n	80012b0 <LoRA_sendPacket+0x12>
	}
	LoRA_Write_Register(REG_PAYLOAD_LENGTH, strlen(data));
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f7ff f87b 	bl	80003d0 <strlen>
 80012da:	4603      	mov	r3, r0
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	4619      	mov	r1, r3
 80012e0:	2022      	movs	r0, #34	; 0x22
 80012e2:	f7ff fe17 	bl	8000f14 <LoRA_Write_Register>
	LoRA_endPacket();
 80012e6:	f7ff ff53 	bl	8001190 <LoRA_endPacket>
}
 80012ea:	bf00      	nop
 80012ec:	3710      	adds	r7, #16
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
	...

080012f4 <disarm>:
int mount_SD() {
	int status = f_mount(&SDFatFS, (TCHAR const*) SDPath, 0);
	return status;
}

int disarm(char *state) {
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ARM1_GPIO_Port, ARM1_Pin, 0);
 80012fc:	2200      	movs	r2, #0
 80012fe:	2102      	movs	r1, #2
 8001300:	482d      	ldr	r0, [pc, #180]	; (80013b8 <disarm+0xc4>)
 8001302:	f007 fdd1 	bl	8008ea8 <HAL_GPIO_WritePin>
	//HAL_GPIO_WritePin(ARM2_GPIO_Port, ARM2_Pin, 0);

	HAL_GPIO_WritePin(PYRO1_GPIO_Port, PYRO1_Pin, 0);
 8001306:	2200      	movs	r2, #0
 8001308:	2102      	movs	r1, #2
 800130a:	482c      	ldr	r0, [pc, #176]	; (80013bc <disarm+0xc8>)
 800130c:	f007 fdcc 	bl	8008ea8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO2_GPIO_Port, PYRO2_Pin, 0);
 8001310:	2200      	movs	r2, #0
 8001312:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001316:	482a      	ldr	r0, [pc, #168]	; (80013c0 <disarm+0xcc>)
 8001318:	f007 fdc6 	bl	8008ea8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO3_GPIO_Port, PYRO3_Pin, 0);
 800131c:	2200      	movs	r2, #0
 800131e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001322:	4827      	ldr	r0, [pc, #156]	; (80013c0 <disarm+0xcc>)
 8001324:	f007 fdc0 	bl	8008ea8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO4_GPIO_Port, PYRO4_Pin, 0);
 8001328:	2200      	movs	r2, #0
 800132a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800132e:	4824      	ldr	r0, [pc, #144]	; (80013c0 <disarm+0xcc>)
 8001330:	f007 fdba 	bl	8008ea8 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(PYRO5_GPIO_Port, PYRO5_Pin, 0);
 8001334:	2200      	movs	r2, #0
 8001336:	2102      	movs	r1, #2
 8001338:	4822      	ldr	r0, [pc, #136]	; (80013c4 <disarm+0xd0>)
 800133a:	f007 fdb5 	bl	8008ea8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO6_GPIO_Port, PYRO6_Pin, 0);
 800133e:	2200      	movs	r2, #0
 8001340:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001344:	4820      	ldr	r0, [pc, #128]	; (80013c8 <disarm+0xd4>)
 8001346:	f007 fdaf 	bl	8008ea8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO7_GPIO_Port, PYRO7_Pin, 0);
 800134a:	2200      	movs	r2, #0
 800134c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001350:	481d      	ldr	r0, [pc, #116]	; (80013c8 <disarm+0xd4>)
 8001352:	f007 fda9 	bl	8008ea8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PYRO8_GPIO_Port, PYRO8_Pin, 0);
 8001356:	2200      	movs	r2, #0
 8001358:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800135c:	481a      	ldr	r0, [pc, #104]	; (80013c8 <disarm+0xd4>)
 800135e:	f007 fda3 	bl	8008ea8 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8001362:	210c      	movs	r1, #12
 8001364:	4819      	ldr	r0, [pc, #100]	; (80013cc <disarm+0xd8>)
 8001366:	f00f f85f 	bl	8010428 <HAL_TIM_PWM_Start>
	setServo(1, 0);
 800136a:	ed9f 0a19 	vldr	s0, [pc, #100]	; 80013d0 <disarm+0xdc>
 800136e:	2001      	movs	r0, #1
 8001370:	f7ff fba8 	bl	8000ac4 <setServo>

	LED_Color_Data[7][0] = 255;
 8001374:	4b17      	ldr	r3, [pc, #92]	; (80013d4 <disarm+0xe0>)
 8001376:	22ff      	movs	r2, #255	; 0xff
 8001378:	655a      	str	r2, [r3, #84]	; 0x54
	LED_Color_Data[7][1] = 0;
 800137a:	4b16      	ldr	r3, [pc, #88]	; (80013d4 <disarm+0xe0>)
 800137c:	2200      	movs	r2, #0
 800137e:	659a      	str	r2, [r3, #88]	; 0x58
	LED_Color_Data[7][2] = 0;
 8001380:	4b14      	ldr	r3, [pc, #80]	; (80013d4 <disarm+0xe0>)
 8001382:	2200      	movs	r2, #0
 8001384:	65da      	str	r2, [r3, #92]	; 0x5c

	LED_Color_Data[2][0] = 255;
 8001386:	4b13      	ldr	r3, [pc, #76]	; (80013d4 <disarm+0xe0>)
 8001388:	22ff      	movs	r2, #255	; 0xff
 800138a:	619a      	str	r2, [r3, #24]
	LED_Color_Data[2][1] = 0;
 800138c:	4b11      	ldr	r3, [pc, #68]	; (80013d4 <disarm+0xe0>)
 800138e:	2200      	movs	r2, #0
 8001390:	61da      	str	r2, [r3, #28]
	LED_Color_Data[2][2] = 0;
 8001392:	4b10      	ldr	r3, [pc, #64]	; (80013d4 <disarm+0xe0>)
 8001394:	2200      	movs	r2, #0
 8001396:	621a      	str	r2, [r3, #32]
	setLEDs();
 8001398:	f7ff fbdc 	bl	8000b54 <setLEDs>

	strcpy(state, "DISARMED");
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	490e      	ldr	r1, [pc, #56]	; (80013d8 <disarm+0xe4>)
 80013a0:	461a      	mov	r2, r3
 80013a2:	460b      	mov	r3, r1
 80013a4:	cb03      	ldmia	r3!, {r0, r1}
 80013a6:	6010      	str	r0, [r2, #0]
 80013a8:	6051      	str	r1, [r2, #4]
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	7213      	strb	r3, [r2, #8]
	return 0;
 80013ae:	2300      	movs	r3, #0
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	3708      	adds	r7, #8
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	58020000 	.word	0x58020000
 80013bc:	58020400 	.word	0x58020400
 80013c0:	58021400 	.word	0x58021400
 80013c4:	58021800 	.word	0x58021800
 80013c8:	58021000 	.word	0x58021000
 80013cc:	240011dc 	.word	0x240011dc
 80013d0:	00000000 	.word	0x00000000
 80013d4:	24000bc4 	.word	0x24000bc4
 80013d8:	0801fc38 	.word	0x0801fc38

080013dc <arm>:

int arm(char *state) {
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ARM1_GPIO_Port, ARM1_Pin, 1);
 80013e4:	2201      	movs	r2, #1
 80013e6:	2102      	movs	r1, #2
 80013e8:	4810      	ldr	r0, [pc, #64]	; (800142c <arm+0x50>)
 80013ea:	f007 fd5d 	bl	8008ea8 <HAL_GPIO_WritePin>
//HAL_GPIO_WritePin(ARM2_GPIO_Port, ARM2_Pin, 1);

	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 80013ee:	210c      	movs	r1, #12
 80013f0:	480f      	ldr	r0, [pc, #60]	; (8001430 <arm+0x54>)
 80013f2:	f00f f819 	bl	8010428 <HAL_TIM_PWM_Start>
	setServo(1, 100);
 80013f6:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 8001434 <arm+0x58>
 80013fa:	2001      	movs	r0, #1
 80013fc:	f7ff fb62 	bl	8000ac4 <setServo>

	strcpy(state, "ARMED");
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	4a0d      	ldr	r2, [pc, #52]	; (8001438 <arm+0x5c>)
 8001404:	6810      	ldr	r0, [r2, #0]
 8001406:	6018      	str	r0, [r3, #0]
 8001408:	8892      	ldrh	r2, [r2, #4]
 800140a:	809a      	strh	r2, [r3, #4]
	LED_Color_Data[7][0] = 0;
 800140c:	4b0b      	ldr	r3, [pc, #44]	; (800143c <arm+0x60>)
 800140e:	2200      	movs	r2, #0
 8001410:	655a      	str	r2, [r3, #84]	; 0x54
	LED_Color_Data[7][1] = 255;
 8001412:	4b0a      	ldr	r3, [pc, #40]	; (800143c <arm+0x60>)
 8001414:	22ff      	movs	r2, #255	; 0xff
 8001416:	659a      	str	r2, [r3, #88]	; 0x58
	LED_Color_Data[7][2] = 0;
 8001418:	4b08      	ldr	r3, [pc, #32]	; (800143c <arm+0x60>)
 800141a:	2200      	movs	r2, #0
 800141c:	65da      	str	r2, [r3, #92]	; 0x5c
	setLEDs();
 800141e:	f7ff fb99 	bl	8000b54 <setLEDs>
	return 0;
 8001422:	2300      	movs	r3, #0
}
 8001424:	4618      	mov	r0, r3
 8001426:	3708      	adds	r7, #8
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	58020000 	.word	0x58020000
 8001430:	240011dc 	.word	0x240011dc
 8001434:	42c80000 	.word	0x42c80000
 8001438:	0801fc44 	.word	0x0801fc44
 800143c:	24000bc4 	.word	0x24000bc4

08001440 <recv_packet>:

int recv_packet(char *LoRA_data, int max_length) {
 8001440:	b590      	push	{r4, r7, lr}
 8001442:	b085      	sub	sp, #20
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	6039      	str	r1, [r7, #0]
	int packet_length = LoRA_parsePacket();
 800144a:	f7ff fee9 	bl	8001220 <LoRA_parsePacket>
 800144e:	60b8      	str	r0, [r7, #8]
	if (max_length - 1 < packet_length) //-1 for the null terminator
 8001450:	683a      	ldr	r2, [r7, #0]
 8001452:	68bb      	ldr	r3, [r7, #8]
 8001454:	429a      	cmp	r2, r3
 8001456:	dc01      	bgt.n	800145c <recv_packet+0x1c>
			{
		return 0;
 8001458:	2300      	movs	r3, #0
 800145a:	e01c      	b.n	8001496 <recv_packet+0x56>
	}
	if (packet_length) {
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d018      	beq.n	8001494 <recv_packet+0x54>
		for (int i = 0; i < packet_length; i++) {
 8001462:	2300      	movs	r3, #0
 8001464:	60fb      	str	r3, [r7, #12]
 8001466:	e00a      	b.n	800147e <recv_packet+0x3e>
			LoRA_data[i] = LoRA_Read_Register(0x00);
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	687a      	ldr	r2, [r7, #4]
 800146c:	18d4      	adds	r4, r2, r3
 800146e:	2000      	movs	r0, #0
 8001470:	f7ff fd28 	bl	8000ec4 <LoRA_Read_Register>
 8001474:	4603      	mov	r3, r0
 8001476:	7023      	strb	r3, [r4, #0]
		for (int i = 0; i < packet_length; i++) {
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	3301      	adds	r3, #1
 800147c:	60fb      	str	r3, [r7, #12]
 800147e:	68fa      	ldr	r2, [r7, #12]
 8001480:	68bb      	ldr	r3, [r7, #8]
 8001482:	429a      	cmp	r2, r3
 8001484:	dbf0      	blt.n	8001468 <recv_packet+0x28>
		}
		LoRA_data[packet_length] = '\0';
 8001486:	68bb      	ldr	r3, [r7, #8]
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	4413      	add	r3, r2
 800148c:	2200      	movs	r2, #0
 800148e:	701a      	strb	r2, [r3, #0]
		return packet_length;
 8001490:	68bb      	ldr	r3, [r7, #8]
 8001492:	e000      	b.n	8001496 <recv_packet+0x56>
	} else {
		return 0;
 8001494:	2300      	movs	r3, #0
	}
}
 8001496:	4618      	mov	r0, r3
 8001498:	3714      	adds	r7, #20
 800149a:	46bd      	mov	sp, r7
 800149c:	bd90      	pop	{r4, r7, pc}

0800149e <reliable_send_packet>:

void reliable_send_packet(char *LoRA_data) {
 800149e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80014a2:	b087      	sub	sp, #28
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	466b      	mov	r3, sp
 80014aa:	461e      	mov	r6, r3
	uint16_t length = strlen(LoRA_data) + 1; //+1 for the \0
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f7fe ff8f 	bl	80003d0 <strlen>
 80014b2:	4603      	mov	r3, r0
 80014b4:	b29b      	uxth	r3, r3
 80014b6:	3301      	adds	r3, #1
 80014b8:	827b      	strh	r3, [r7, #18]
	char acknowledge[length];
 80014ba:	8a79      	ldrh	r1, [r7, #18]
 80014bc:	460b      	mov	r3, r1
 80014be:	3b01      	subs	r3, #1
 80014c0:	60fb      	str	r3, [r7, #12]
 80014c2:	b28b      	uxth	r3, r1
 80014c4:	2200      	movs	r2, #0
 80014c6:	4698      	mov	r8, r3
 80014c8:	4691      	mov	r9, r2
 80014ca:	f04f 0200 	mov.w	r2, #0
 80014ce:	f04f 0300 	mov.w	r3, #0
 80014d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80014d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80014da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80014de:	b28b      	uxth	r3, r1
 80014e0:	2200      	movs	r2, #0
 80014e2:	461c      	mov	r4, r3
 80014e4:	4615      	mov	r5, r2
 80014e6:	f04f 0200 	mov.w	r2, #0
 80014ea:	f04f 0300 	mov.w	r3, #0
 80014ee:	00eb      	lsls	r3, r5, #3
 80014f0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80014f4:	00e2      	lsls	r2, r4, #3
 80014f6:	460b      	mov	r3, r1
 80014f8:	3307      	adds	r3, #7
 80014fa:	08db      	lsrs	r3, r3, #3
 80014fc:	00db      	lsls	r3, r3, #3
 80014fe:	ebad 0d03 	sub.w	sp, sp, r3
 8001502:	466b      	mov	r3, sp
 8001504:	3300      	adds	r3, #0
 8001506:	60bb      	str	r3, [r7, #8]
	uint32_t lastTime = HAL_GetTick();
 8001508:	f002 fdc4 	bl	8004094 <HAL_GetTick>
 800150c:	6178      	str	r0, [r7, #20]
	LoRA_sendPacket(LoRA_data);
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f7ff fec5 	bl	800129e <LoRA_sendPacket>
	while (1) {

		if (recv_packet(acknowledge, length)) {
 8001514:	8a7b      	ldrh	r3, [r7, #18]
 8001516:	4619      	mov	r1, r3
 8001518:	68b8      	ldr	r0, [r7, #8]
 800151a:	f7ff ff91 	bl	8001440 <recv_packet>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d009      	beq.n	8001538 <reliable_send_packet+0x9a>
			//cehck crc
			if (strcmp(acknowledge, LoRA_data) != 0) {
 8001524:	6879      	ldr	r1, [r7, #4]
 8001526:	68b8      	ldr	r0, [r7, #8]
 8001528:	f7fe fef2 	bl	8000310 <strcmp>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d011      	beq.n	8001556 <reliable_send_packet+0xb8>
				LoRA_sendPacket(LoRA_data);
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	f7ff feb3 	bl	800129e <LoRA_sendPacket>
			} else {
				break;
			}
		}

		if (HAL_GetTick() - lastTime > 1000) {
 8001538:	f002 fdac 	bl	8004094 <HAL_GetTick>
 800153c:	4602      	mov	r2, r0
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001546:	d9e5      	bls.n	8001514 <reliable_send_packet+0x76>
			LoRA_sendPacket(LoRA_data);
 8001548:	6878      	ldr	r0, [r7, #4]
 800154a:	f7ff fea8 	bl	800129e <LoRA_sendPacket>
			lastTime = HAL_GetTick();
 800154e:	f002 fda1 	bl	8004094 <HAL_GetTick>
 8001552:	6178      	str	r0, [r7, #20]
		if (recv_packet(acknowledge, length)) {
 8001554:	e7de      	b.n	8001514 <reliable_send_packet+0x76>
				break;
 8001556:	bf00      	nop
 8001558:	46b5      	mov	sp, r6
		}
	}
}
 800155a:	bf00      	nop
 800155c:	371c      	adds	r7, #28
 800155e:	46bd      	mov	sp, r7
 8001560:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001564 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001564:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001566:	f5ad 5d20 	sub.w	sp, sp, #10240	; 0x2800
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800156e:	f002 fd0b 	bl	8003f88 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001572:	f000 fccb 	bl	8001f0c <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 8001576:	f000 fd41 	bl	8001ffc <PeriphCommonClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800157a:	f001 faed 	bl	8002b58 <MX_GPIO_Init>
	MX_DMA_Init();
 800157e:	f001 fa8b 	bl	8002a98 <MX_DMA_Init>
	MX_SPI3_Init();
 8001582:	f000 ffc1 	bl	8002508 <MX_SPI3_Init>
	MX_FDCAN3_Init();
 8001586:	f000 fe51 	bl	800222c <MX_FDCAN3_Init>
	MX_USART6_UART_Init();
 800158a:	f001 fa39 	bl	8002a00 <MX_USART6_UART_Init>
	MX_ADC1_Init();
 800158e:	f000 fd67 	bl	8002060 <MX_ADC1_Init>
	MX_TIM4_Init();
 8001592:	f001 f8cb 	bl	800272c <MX_TIM4_Init>
	MX_ADC3_Init();
 8001596:	f000 fddb 	bl	8002150 <MX_ADC3_Init>
	MX_SPI2_Init();
 800159a:	f000 ff5f 	bl	800245c <MX_SPI2_Init>
	MX_I2C2_Init();
 800159e:	f000 fea9 	bl	80022f4 <MX_I2C2_Init>
	MX_TIM2_Init();
 80015a2:	f001 f807 	bl	80025b4 <MX_TIM2_Init>
	MX_TIM5_Init();
 80015a6:	f001 f93d 	bl	8002824 <MX_TIM5_Init>
	MX_TIM3_Init();
 80015aa:	f001 f85b 	bl	8002664 <MX_TIM3_Init>
	MX_USB_DEVICE_Init();
 80015ae:	f018 ff0d 	bl	801a3cc <MX_USB_DEVICE_Init>
	MX_SPI1_Init();
 80015b2:	f000 fefd 	bl	80023b0 <MX_SPI1_Init>
	MX_UART4_Init();
 80015b6:	f001 f9d7 	bl	8002968 <MX_UART4_Init>
	MX_FATFS_Init();
 80015ba:	f013 fd27 	bl	801500c <MX_FATFS_Init>
	MX_SDMMC2_SD_Init();
 80015be:	f000 fed9 	bl	8002374 <MX_SDMMC2_SD_Init>
	MX_TIM13_Init();
 80015c2:	f001 f989 	bl	80028d8 <MX_TIM13_Init>
	MX_TIM14_Init();
 80015c6:	f001 f9ab 	bl	8002920 <MX_TIM14_Init>
	/* USER CODE BEGIN 2 */
	char dummy[50];
	disarm(dummy);
 80015ca:	f242 73bc 	movw	r3, #10172	; 0x27bc
 80015ce:	443b      	add	r3, r7
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7ff fe8f 	bl	80012f4 <disarm>

	FATFS FatFs;
	FIL Fil;
	FRESULT FR_Status;
	FR_Status = f_mount(&FatFs, SDPath, 1);
 80015d6:	4bb0      	ldr	r3, [pc, #704]	; (8001898 <main+0x334>)
 80015d8:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80015dc:	f103 0308 	add.w	r3, r3, #8
 80015e0:	443b      	add	r3, r7
 80015e2:	2201      	movs	r2, #1
 80015e4:	49ad      	ldr	r1, [pc, #692]	; (800189c <main+0x338>)
 80015e6:	4618      	mov	r0, r3
 80015e8:	f018 f8e4 	bl	80197b4 <f_mount>
 80015ec:	4603      	mov	r3, r0
 80015ee:	f242 72ff 	movw	r2, #10239	; 0x27ff
 80015f2:	443a      	add	r2, r7
 80015f4:	7013      	strb	r3, [r2, #0]

	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 80015f6:	210c      	movs	r1, #12
 80015f8:	48a9      	ldr	r0, [pc, #676]	; (80018a0 <main+0x33c>)
 80015fa:	f00e ff15 	bl	8010428 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, 1);
 80015fe:	2201      	movs	r2, #1
 8001600:	2104      	movs	r1, #4
 8001602:	48a8      	ldr	r0, [pc, #672]	; (80018a4 <main+0x340>)
 8001604:	f007 fc50 	bl	8008ea8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, 1);
 8001608:	2201      	movs	r2, #1
 800160a:	2108      	movs	r1, #8
 800160c:	48a5      	ldr	r0, [pc, #660]	; (80018a4 <main+0x340>)
 800160e:	f007 fc4b 	bl	8008ea8 <HAL_GPIO_WritePin>

	FR_Status = f_open(&Fil, "MyTextFile.txt", FA_CREATE_NEW);
 8001612:	4ba5      	ldr	r3, [pc, #660]	; (80018a8 <main+0x344>)
 8001614:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001618:	f103 0308 	add.w	r3, r3, #8
 800161c:	443b      	add	r3, r7
 800161e:	2204      	movs	r2, #4
 8001620:	49a2      	ldr	r1, [pc, #648]	; (80018ac <main+0x348>)
 8001622:	4618      	mov	r0, r3
 8001624:	f018 f90c 	bl	8019840 <f_open>
 8001628:	4603      	mov	r3, r0
 800162a:	f242 72ff 	movw	r2, #10239	; 0x27ff
 800162e:	443a      	add	r2, r7
 8001630:	7013      	strb	r3, [r2, #0]
	f_close(&Fil);
 8001632:	4b9d      	ldr	r3, [pc, #628]	; (80018a8 <main+0x344>)
 8001634:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001638:	f103 0308 	add.w	r3, r3, #8
 800163c:	443b      	add	r3, r7
 800163e:	4618      	mov	r0, r3
 8001640:	f018 fcdc 	bl	8019ffc <f_close>

	LoRA_begin(868000000);
 8001644:	489a      	ldr	r0, [pc, #616]	; (80018b0 <main+0x34c>)
 8001646:	f7ff fd57 	bl	80010f8 <LoRA_begin>
		}
		HAL_Delay(1000);
		LoRA_sendPacket("SENDIT");
	}*/

	int connected = 0;
 800164a:	2300      	movs	r3, #0
 800164c:	f242 72f8 	movw	r2, #10232	; 0x27f8
 8001650:	443a      	add	r2, r7
 8001652:	6013      	str	r3, [r2, #0]
	long last_packet = 0;
 8001654:	2300      	movs	r3, #0
 8001656:	f242 72f4 	movw	r2, #10228	; 0x27f4
 800165a:	443a      	add	r2, r7
 800165c:	6013      	str	r3, [r2, #0]
	int ARMED = 0;
 800165e:	2300      	movs	r3, #0
 8001660:	f242 72f0 	movw	r2, #10224	; 0x27f0
 8001664:	443a      	add	r2, r7
 8001666:	6013      	str	r3, [r2, #0]

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	//HAL_ADC_Start_DMA(&hadc3, &read_Data, 1);
	//char buffered_debug_data[MAX_PACKET_LENGTH];
	char state[MAX_PACKET_LENGTH] = "DISARMED";
 8001668:	f607 0308 	addw	r3, r7, #2056	; 0x808
 800166c:	f5a3 74d8 	sub.w	r4, r3, #432	; 0x1b0
 8001670:	4a90      	ldr	r2, [pc, #576]	; (80018b4 <main+0x350>)
 8001672:	4623      	mov	r3, r4
 8001674:	6810      	ldr	r0, [r2, #0]
 8001676:	6851      	ldr	r1, [r2, #4]
 8001678:	c303      	stmia	r3!, {r0, r1}
 800167a:	7a12      	ldrb	r2, [r2, #8]
 800167c:	701a      	strb	r2, [r3, #0]
 800167e:	f104 0309 	add.w	r3, r4, #9
 8001682:	22f1      	movs	r2, #241	; 0xf1
 8001684:	2100      	movs	r1, #0
 8001686:	4618      	mov	r0, r3
 8001688:	f01a fb47 	bl	801bd1a <memset>
	char command[MAX_PACKET_LENGTH];
	char recieved_packet[MAX_PACKET_LENGTH];
	char previous_packet[MAX_PACKET_LENGTH];
	char response_packet[MAX_PACKET_LENGTH];
	char packets_streamed[MAX_PACKET_LENGTH];
	int max_packet_count = 0;
 800168c:	f607 0308 	addw	r3, r7, #2056	; 0x808
 8001690:	f5a3 63d4 	sub.w	r3, r3, #1696	; 0x6a0
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]
	int packetId;
	char communication_state[MAX_PACKET_LENGTH] = "RECEIVING RELIABLE";
 8001698:	f607 0308 	addw	r3, r7, #2056	; 0x808
 800169c:	f2a3 769c 	subw	r6, r3, #1948	; 0x79c
 80016a0:	4b85      	ldr	r3, [pc, #532]	; (80018b8 <main+0x354>)
 80016a2:	4634      	mov	r4, r6
 80016a4:	461d      	mov	r5, r3
 80016a6:	6828      	ldr	r0, [r5, #0]
 80016a8:	6869      	ldr	r1, [r5, #4]
 80016aa:	68aa      	ldr	r2, [r5, #8]
 80016ac:	68eb      	ldr	r3, [r5, #12]
 80016ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016b0:	8a2b      	ldrh	r3, [r5, #16]
 80016b2:	7caa      	ldrb	r2, [r5, #18]
 80016b4:	8023      	strh	r3, [r4, #0]
 80016b6:	4613      	mov	r3, r2
 80016b8:	70a3      	strb	r3, [r4, #2]
 80016ba:	f106 0313 	add.w	r3, r6, #19
 80016be:	22e7      	movs	r2, #231	; 0xe7
 80016c0:	2100      	movs	r1, #0
 80016c2:	4618      	mov	r0, r3
 80016c4:	f01a fb29 	bl	801bd1a <memset>

	uint32_t previousTime = HAL_GetTick();
 80016c8:	f002 fce4 	bl	8004094 <HAL_GetTick>
 80016cc:	f642 0304 	movw	r3, #10244	; 0x2804
 80016d0:	443b      	add	r3, r7
 80016d2:	6018      	str	r0, [r3, #0]
			} else {
				strcat(buffered_debug_data, debug_data);
			}
		}*/

		if (strcmp(communication_state, "RECEIVING RELIABLE") == 0) {
 80016d4:	4b79      	ldr	r3, [pc, #484]	; (80018bc <main+0x358>)
 80016d6:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80016da:	f103 0308 	add.w	r3, r3, #8
 80016de:	443b      	add	r3, r7
 80016e0:	4975      	ldr	r1, [pc, #468]	; (80018b8 <main+0x354>)
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7fe fe14 	bl	8000310 <strcmp>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	f040 8108 	bne.w	8001900 <main+0x39c>
			CDC_Transmit_HS("hi4", strlen("hi4"));
 80016f0:	2103      	movs	r1, #3
 80016f2:	4873      	ldr	r0, [pc, #460]	; (80018c0 <main+0x35c>)
 80016f4:	f018 ff2a 	bl	801a54c <CDC_Transmit_HS>
			if (recv_packet(recieved_packet, MAX_PACKET_LENGTH)) {
 80016f8:	4b72      	ldr	r3, [pc, #456]	; (80018c4 <main+0x360>)
 80016fa:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80016fe:	f103 0308 	add.w	r3, r3, #8
 8001702:	443b      	add	r3, r7
 8001704:	21fa      	movs	r1, #250	; 0xfa
 8001706:	4618      	mov	r0, r3
 8001708:	f7ff fe9a 	bl	8001440 <recv_packet>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	f000 8093 	beq.w	800183a <main+0x2d6>
				CDC_Transmit_HS("hi3", strlen("hi3"));
 8001714:	2103      	movs	r1, #3
 8001716:	486c      	ldr	r0, [pc, #432]	; (80018c8 <main+0x364>)
 8001718:	f018 ff18 	bl	801a54c <CDC_Transmit_HS>
				previousTime = HAL_GetTick();
 800171c:	f002 fcba 	bl	8004094 <HAL_GetTick>
 8001720:	f642 0304 	movw	r3, #10244	; 0x2804
 8001724:	443b      	add	r3, r7
 8001726:	6018      	str	r0, [r3, #0]
				if (strcmp(recieved_packet, "$") == 0) {
 8001728:	4b66      	ldr	r3, [pc, #408]	; (80018c4 <main+0x360>)
 800172a:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 800172e:	f103 0308 	add.w	r3, r3, #8
 8001732:	443b      	add	r3, r7
 8001734:	4965      	ldr	r1, [pc, #404]	; (80018cc <main+0x368>)
 8001736:	4618      	mov	r0, r3
 8001738:	f7fe fdea 	bl	8000310 <strcmp>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d111      	bne.n	8001766 <main+0x202>
					CDC_Transmit_HS("hi2", strlen("hi2"));
 8001742:	2103      	movs	r1, #3
 8001744:	4862      	ldr	r0, [pc, #392]	; (80018d0 <main+0x36c>)
 8001746:	f018 ff01 	bl	801a54c <CDC_Transmit_HS>
					strcpy(communication_state, "SENDING RELIABLE");
 800174a:	4b5c      	ldr	r3, [pc, #368]	; (80018bc <main+0x358>)
 800174c:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001750:	f103 0308 	add.w	r3, r3, #8
 8001754:	443b      	add	r3, r7
 8001756:	4a5f      	ldr	r2, [pc, #380]	; (80018d4 <main+0x370>)
 8001758:	461c      	mov	r4, r3
 800175a:	4615      	mov	r5, r2
 800175c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800175e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001760:	682b      	ldr	r3, [r5, #0]
 8001762:	7023      	strb	r3, [r4, #0]
 8001764:	e7b6      	b.n	80016d4 <main+0x170>
				} else if(sscanf(recieved_packet, "! %d", &max_packet_count) == 1) {
 8001766:	4a5c      	ldr	r2, [pc, #368]	; (80018d8 <main+0x374>)
 8001768:	f642 0308 	movw	r3, #10248	; 0x2808
 800176c:	4413      	add	r3, r2
 800176e:	19da      	adds	r2, r3, r7
 8001770:	4b54      	ldr	r3, [pc, #336]	; (80018c4 <main+0x360>)
 8001772:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001776:	f103 0308 	add.w	r3, r3, #8
 800177a:	443b      	add	r3, r7
 800177c:	4957      	ldr	r1, [pc, #348]	; (80018dc <main+0x378>)
 800177e:	4618      	mov	r0, r3
 8001780:	f01a fa5a 	bl	801bc38 <siscanf>
 8001784:	4603      	mov	r3, r0
 8001786:	2b01      	cmp	r3, #1
 8001788:	d10f      	bne.n	80017aa <main+0x246>
					strcpy(communication_state,"SENDING STREAM");
 800178a:	4b4c      	ldr	r3, [pc, #304]	; (80018bc <main+0x358>)
 800178c:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001790:	f103 0308 	add.w	r3, r3, #8
 8001794:	443b      	add	r3, r7
 8001796:	4a52      	ldr	r2, [pc, #328]	; (80018e0 <main+0x37c>)
 8001798:	461c      	mov	r4, r3
 800179a:	4613      	mov	r3, r2
 800179c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800179e:	c407      	stmia	r4!, {r0, r1, r2}
 80017a0:	8023      	strh	r3, [r4, #0]
 80017a2:	3402      	adds	r4, #2
 80017a4:	0c1b      	lsrs	r3, r3, #16
 80017a6:	7023      	strb	r3, [r4, #0]
 80017a8:	e794      	b.n	80016d4 <main+0x170>
				} else if (strcmp(recieved_packet, previous_packet) == 0) {
 80017aa:	4a4e      	ldr	r2, [pc, #312]	; (80018e4 <main+0x380>)
 80017ac:	f642 0308 	movw	r3, #10248	; 0x2808
 80017b0:	4413      	add	r3, r2
 80017b2:	19da      	adds	r2, r3, r7
 80017b4:	4b43      	ldr	r3, [pc, #268]	; (80018c4 <main+0x360>)
 80017b6:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80017ba:	f103 0308 	add.w	r3, r3, #8
 80017be:	443b      	add	r3, r7
 80017c0:	4611      	mov	r1, r2
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7fe fda4 	bl	8000310 <strcmp>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d109      	bne.n	80017e2 <main+0x27e>
					//send acknowledge again
					LoRA_sendPacket(recieved_packet);
 80017ce:	4b3d      	ldr	r3, [pc, #244]	; (80018c4 <main+0x360>)
 80017d0:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80017d4:	f103 0308 	add.w	r3, r3, #8
 80017d8:	443b      	add	r3, r7
 80017da:	4618      	mov	r0, r3
 80017dc:	f7ff fd5f 	bl	800129e <LoRA_sendPacket>
 80017e0:	e778      	b.n	80016d4 <main+0x170>
				} else {
					CDC_Transmit_HS("hi1", strlen("hi1"));
 80017e2:	2103      	movs	r1, #3
 80017e4:	4840      	ldr	r0, [pc, #256]	; (80018e8 <main+0x384>)
 80017e6:	f018 feb1 	bl	801a54c <CDC_Transmit_HS>
					strcpy(previous_packet, recieved_packet);
 80017ea:	4a36      	ldr	r2, [pc, #216]	; (80018c4 <main+0x360>)
 80017ec:	f642 0308 	movw	r3, #10248	; 0x2808
 80017f0:	4413      	add	r3, r2
 80017f2:	19da      	adds	r2, r3, r7
 80017f4:	4b3b      	ldr	r3, [pc, #236]	; (80018e4 <main+0x380>)
 80017f6:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80017fa:	f103 0308 	add.w	r3, r3, #8
 80017fe:	443b      	add	r3, r7
 8001800:	4611      	mov	r1, r2
 8001802:	4618      	mov	r0, r3
 8001804:	f01a fb09 	bl	801be1a <strcpy>
					LoRA_sendPacket(recieved_packet);
 8001808:	4b2e      	ldr	r3, [pc, #184]	; (80018c4 <main+0x360>)
 800180a:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 800180e:	f103 0308 	add.w	r3, r3, #8
 8001812:	443b      	add	r3, r7
 8001814:	4618      	mov	r0, r3
 8001816:	f7ff fd42 	bl	800129e <LoRA_sendPacket>
					strcpy(command, recieved_packet);
 800181a:	4a2a      	ldr	r2, [pc, #168]	; (80018c4 <main+0x360>)
 800181c:	f642 0308 	movw	r3, #10248	; 0x2808
 8001820:	4413      	add	r3, r2
 8001822:	19da      	adds	r2, r3, r7
 8001824:	4b31      	ldr	r3, [pc, #196]	; (80018ec <main+0x388>)
 8001826:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 800182a:	f103 0308 	add.w	r3, r3, #8
 800182e:	443b      	add	r3, r7
 8001830:	4611      	mov	r1, r2
 8001832:	4618      	mov	r0, r3
 8001834:	f01a faf1 	bl	801be1a <strcpy>
 8001838:	e74c      	b.n	80016d4 <main+0x170>
					//CDC_Transmit_HS(command, strlen(command));
				}
			} else if (HAL_GetTick() - previousTime > 1000) {
 800183a:	f002 fc2b 	bl	8004094 <HAL_GetTick>
 800183e:	4602      	mov	r2, r0
 8001840:	f642 0304 	movw	r3, #10244	; 0x2804
 8001844:	443b      	add	r3, r7
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800184e:	f67f af41 	bls.w	80016d4 <main+0x170>
				CDC_Transmit_HS("hi5", strlen("hi5"));
 8001852:	2103      	movs	r1, #3
 8001854:	4826      	ldr	r0, [pc, #152]	; (80018f0 <main+0x38c>)
 8001856:	f018 fe79 	bl	801a54c <CDC_Transmit_HS>
				previousTime = HAL_GetTick();
 800185a:	f002 fc1b 	bl	8004094 <HAL_GetTick>
 800185e:	f642 0304 	movw	r3, #10244	; 0x2804
 8001862:	443b      	add	r3, r7
 8001864:	6018      	str	r0, [r3, #0]
				//give up MASTER
				sprintf(response_packet, "$ %s", state);
 8001866:	4a23      	ldr	r2, [pc, #140]	; (80018f4 <main+0x390>)
 8001868:	f642 0308 	movw	r3, #10248	; 0x2808
 800186c:	4413      	add	r3, r2
 800186e:	19da      	adds	r2, r3, r7
 8001870:	4b21      	ldr	r3, [pc, #132]	; (80018f8 <main+0x394>)
 8001872:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001876:	f103 0308 	add.w	r3, r3, #8
 800187a:	443b      	add	r3, r7
 800187c:	491f      	ldr	r1, [pc, #124]	; (80018fc <main+0x398>)
 800187e:	4618      	mov	r0, r3
 8001880:	f01a f9ba 	bl	801bbf8 <siprintf>
				LoRA_sendPacket(response_packet);
 8001884:	4b1c      	ldr	r3, [pc, #112]	; (80018f8 <main+0x394>)
 8001886:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 800188a:	f103 0308 	add.w	r3, r3, #8
 800188e:	443b      	add	r3, r7
 8001890:	4618      	mov	r0, r3
 8001892:	f7ff fd04 	bl	800129e <LoRA_sendPacket>
 8001896:	e71d      	b.n	80016d4 <main+0x170>
 8001898:	ffffef7c 	.word	0xffffef7c
 800189c:	24001698 	.word	0x24001698
 80018a0:	240011dc 	.word	0x240011dc
 80018a4:	58021800 	.word	0x58021800
 80018a8:	ffffdf4c 	.word	0xffffdf4c
 80018ac:	0801fc4c 	.word	0x0801fc4c
 80018b0:	33bca100 	.word	0x33bca100
 80018b4:	0801fc38 	.word	0x0801fc38
 80018b8:	0801fc5c 	.word	0x0801fc5c
 80018bc:	ffffd864 	.word	0xffffd864
 80018c0:	0801fc70 	.word	0x0801fc70
 80018c4:	ffffdc58 	.word	0xffffdc58
 80018c8:	0801fc74 	.word	0x0801fc74
 80018cc:	0801fc78 	.word	0x0801fc78
 80018d0:	0801fc7c 	.word	0x0801fc7c
 80018d4:	0801fc80 	.word	0x0801fc80
 80018d8:	ffffd960 	.word	0xffffd960
 80018dc:	0801fc94 	.word	0x0801fc94
 80018e0:	0801fc9c 	.word	0x0801fc9c
 80018e4:	ffffdb5c 	.word	0xffffdb5c
 80018e8:	0801fcac 	.word	0x0801fcac
 80018ec:	ffffdd54 	.word	0xffffdd54
 80018f0:	0801fcb0 	.word	0x0801fcb0
 80018f4:	ffffde50 	.word	0xffffde50
 80018f8:	ffffda60 	.word	0xffffda60
 80018fc:	0801fcb4 	.word	0x0801fcb4
			}
		} else if (strcmp(communication_state, "RECEIVING STREAM") == 0){
 8001900:	4bbd      	ldr	r3, [pc, #756]	; (8001bf8 <main+0x694>)
 8001902:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001906:	f103 0308 	add.w	r3, r3, #8
 800190a:	443b      	add	r3, r7
 800190c:	49bb      	ldr	r1, [pc, #748]	; (8001bfc <main+0x698>)
 800190e:	4618      	mov	r0, r3
 8001910:	f7fe fcfe 	bl	8000310 <strcmp>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d172      	bne.n	8001a00 <main+0x49c>
			if(recv_packet(recieved_packet, MAX_PACKET_LENGTH))
 800191a:	4bb9      	ldr	r3, [pc, #740]	; (8001c00 <main+0x69c>)
 800191c:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001920:	f103 0308 	add.w	r3, r3, #8
 8001924:	443b      	add	r3, r7
 8001926:	21fa      	movs	r1, #250	; 0xfa
 8001928:	4618      	mov	r0, r3
 800192a:	f7ff fd89 	bl	8001440 <recv_packet>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d03a      	beq.n	80019aa <main+0x446>
			{
				previousTime = HAL_GetTick();
 8001934:	f002 fbae 	bl	8004094 <HAL_GetTick>
 8001938:	f642 0304 	movw	r3, #10244	; 0x2804
 800193c:	443b      	add	r3, r7
 800193e:	6018      	str	r0, [r3, #0]
				if(sscanf(recieved_packet, "$ %s", state) == 1)
 8001940:	4ab0      	ldr	r2, [pc, #704]	; (8001c04 <main+0x6a0>)
 8001942:	f642 0308 	movw	r3, #10248	; 0x2808
 8001946:	4413      	add	r3, r2
 8001948:	19da      	adds	r2, r3, r7
 800194a:	4bad      	ldr	r3, [pc, #692]	; (8001c00 <main+0x69c>)
 800194c:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001950:	f103 0308 	add.w	r3, r3, #8
 8001954:	443b      	add	r3, r7
 8001956:	49ac      	ldr	r1, [pc, #688]	; (8001c08 <main+0x6a4>)
 8001958:	4618      	mov	r0, r3
 800195a:	f01a f96d 	bl	801bc38 <siscanf>
 800195e:	4603      	mov	r3, r0
 8001960:	2b01      	cmp	r3, #1
 8001962:	d10d      	bne.n	8001980 <main+0x41c>
				{
					strcpy(communication_state,"SENDING RELIABLE");
 8001964:	4ba4      	ldr	r3, [pc, #656]	; (8001bf8 <main+0x694>)
 8001966:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 800196a:	f103 0308 	add.w	r3, r3, #8
 800196e:	443b      	add	r3, r7
 8001970:	4aa6      	ldr	r2, [pc, #664]	; (8001c0c <main+0x6a8>)
 8001972:	461c      	mov	r4, r3
 8001974:	4615      	mov	r5, r2
 8001976:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001978:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800197a:	682b      	ldr	r3, [r5, #0]
 800197c:	7023      	strb	r3, [r4, #0]
 800197e:	e6a9      	b.n	80016d4 <main+0x170>
				}
				else
				{
					CDC_Transmit_HS(recieved_packet, strlen(recieved_packet));
 8001980:	4b9f      	ldr	r3, [pc, #636]	; (8001c00 <main+0x69c>)
 8001982:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001986:	f103 0308 	add.w	r3, r3, #8
 800198a:	443b      	add	r3, r7
 800198c:	4618      	mov	r0, r3
 800198e:	f7fe fd1f 	bl	80003d0 <strlen>
 8001992:	4602      	mov	r2, r0
 8001994:	4b9a      	ldr	r3, [pc, #616]	; (8001c00 <main+0x69c>)
 8001996:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 800199a:	f103 0308 	add.w	r3, r3, #8
 800199e:	443b      	add	r3, r7
 80019a0:	4611      	mov	r1, r2
 80019a2:	4618      	mov	r0, r3
 80019a4:	f018 fdd2 	bl	801a54c <CDC_Transmit_HS>
 80019a8:	e694      	b.n	80016d4 <main+0x170>
				}
			}
			else if(HAL_GetTick()-previousTime > 1000)
 80019aa:	f002 fb73 	bl	8004094 <HAL_GetTick>
 80019ae:	4602      	mov	r2, r0
 80019b0:	f642 0304 	movw	r3, #10244	; 0x2804
 80019b4:	443b      	add	r3, r7
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	1ad3      	subs	r3, r2, r3
 80019ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80019be:	f67f ae89 	bls.w	80016d4 <main+0x170>
			{
			  previousTime = HAL_GetTick();
 80019c2:	f002 fb67 	bl	8004094 <HAL_GetTick>
 80019c6:	f642 0304 	movw	r3, #10244	; 0x2804
 80019ca:	443b      	add	r3, r7
 80019cc:	6018      	str	r0, [r3, #0]
			  //give up SENDING
			  sprintf(response_packet, "! %d", packets_streamed);
 80019ce:	4a90      	ldr	r2, [pc, #576]	; (8001c10 <main+0x6ac>)
 80019d0:	f642 0308 	movw	r3, #10248	; 0x2808
 80019d4:	4413      	add	r3, r2
 80019d6:	19da      	adds	r2, r3, r7
 80019d8:	4b8e      	ldr	r3, [pc, #568]	; (8001c14 <main+0x6b0>)
 80019da:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80019de:	f103 0308 	add.w	r3, r3, #8
 80019e2:	443b      	add	r3, r7
 80019e4:	498c      	ldr	r1, [pc, #560]	; (8001c18 <main+0x6b4>)
 80019e6:	4618      	mov	r0, r3
 80019e8:	f01a f906 	bl	801bbf8 <siprintf>
			  LoRA_sendPacket(response_packet);
 80019ec:	4b89      	ldr	r3, [pc, #548]	; (8001c14 <main+0x6b0>)
 80019ee:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80019f2:	f103 0308 	add.w	r3, r3, #8
 80019f6:	443b      	add	r3, r7
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7ff fc50 	bl	800129e <LoRA_sendPacket>
 80019fe:	e669      	b.n	80016d4 <main+0x170>
			}
		} else if(strcmp(communication_state,"SENDING STREAM") == 0) {
 8001a00:	4b7d      	ldr	r3, [pc, #500]	; (8001bf8 <main+0x694>)
 8001a02:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001a06:	f103 0308 	add.w	r3, r3, #8
 8001a0a:	443b      	add	r3, r7
 8001a0c:	4983      	ldr	r1, [pc, #524]	; (8001c1c <main+0x6b8>)
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7fe fc7e 	bl	8000310 <strcmp>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	f040 8094 	bne.w	8001b44 <main+0x5e0>
			if(max_packet_count == 0)
 8001a1c:	f607 0308 	addw	r3, r7, #2056	; 0x808
 8001a20:	f5a3 63d4 	sub.w	r3, r3, #1696	; 0x6a0
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d114      	bne.n	8001a54 <main+0x4f0>
			{
				strcpy(communication_state,"RECEIVING RELIABLE");
 8001a2a:	4b73      	ldr	r3, [pc, #460]	; (8001bf8 <main+0x694>)
 8001a2c:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001a30:	f103 0308 	add.w	r3, r3, #8
 8001a34:	443b      	add	r3, r7
 8001a36:	4a7a      	ldr	r2, [pc, #488]	; (8001c20 <main+0x6bc>)
 8001a38:	461c      	mov	r4, r3
 8001a3a:	4615      	mov	r5, r2
 8001a3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a40:	682b      	ldr	r3, [r5, #0]
 8001a42:	461a      	mov	r2, r3
 8001a44:	8022      	strh	r2, [r4, #0]
 8001a46:	3402      	adds	r4, #2
 8001a48:	0c1b      	lsrs	r3, r3, #16
 8001a4a:	7023      	strb	r3, [r4, #0]
				LoRA_sendPacket("$");
 8001a4c:	4875      	ldr	r0, [pc, #468]	; (8001c24 <main+0x6c0>)
 8001a4e:	f7ff fc26 	bl	800129e <LoRA_sendPacket>
 8001a52:	e63f      	b.n	80016d4 <main+0x170>
			}
			else
			{
				//send whatever
				if (strcmp(state, "ARMED") == 0) {
 8001a54:	4b6b      	ldr	r3, [pc, #428]	; (8001c04 <main+0x6a0>)
 8001a56:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001a5a:	f103 0308 	add.w	r3, r3, #8
 8001a5e:	443b      	add	r3, r7
 8001a60:	4971      	ldr	r1, [pc, #452]	; (8001c28 <main+0x6c4>)
 8001a62:	4618      	mov	r0, r3
 8001a64:	f7fe fc54 	bl	8000310 <strcmp>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d15e      	bne.n	8001b2c <main+0x5c8>
					if (strcmp(command, "FIRE") == 0) {
 8001a6e:	4b6f      	ldr	r3, [pc, #444]	; (8001c2c <main+0x6c8>)
 8001a70:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001a74:	f103 0308 	add.w	r3, r3, #8
 8001a78:	443b      	add	r3, r7
 8001a7a:	496d      	ldr	r1, [pc, #436]	; (8001c30 <main+0x6cc>)
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f7fe fc47 	bl	8000310 <strcmp>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d151      	bne.n	8001b2c <main+0x5c8>
						HAL_ADC_Start(&hadc1); // start the adc
 8001a88:	486a      	ldr	r0, [pc, #424]	; (8001c34 <main+0x6d0>)
 8001a8a:	f003 f83d 	bl	8004b08 <HAL_ADC_Start>
						HAL_ADC_PollForConversion(&hadc1, 100); // poll for conversion
 8001a8e:	2164      	movs	r1, #100	; 0x64
 8001a90:	4868      	ldr	r0, [pc, #416]	; (8001c34 <main+0x6d0>)
 8001a92:	f003 f937 	bl	8004d04 <HAL_ADC_PollForConversion>
						char debug_data[100];
						uint16_t adc_val = HAL_ADC_GetValue(&hadc1); // get the adc value
 8001a96:	4867      	ldr	r0, [pc, #412]	; (8001c34 <main+0x6d0>)
 8001a98:	f003 fa28 	bl	8004eec <HAL_ADC_GetValue>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	f242 72ee 	movw	r2, #10222	; 0x27ee
 8001aa2:	443a      	add	r2, r7
 8001aa4:	8013      	strh	r3, [r2, #0]
						sprintf(debug_data, "%d, %d\n", HAL_GetTick(), adc_val);
 8001aa6:	f002 faf5 	bl	8004094 <HAL_GetTick>
 8001aaa:	4602      	mov	r2, r0
 8001aac:	f242 73ee 	movw	r3, #10222	; 0x27ee
 8001ab0:	443b      	add	r3, r7
 8001ab2:	881b      	ldrh	r3, [r3, #0]
 8001ab4:	4860      	ldr	r0, [pc, #384]	; (8001c38 <main+0x6d4>)
 8001ab6:	f642 0108 	movw	r1, #10248	; 0x2808
 8001aba:	4401      	add	r1, r0
 8001abc:	19c8      	adds	r0, r1, r7
 8001abe:	495f      	ldr	r1, [pc, #380]	; (8001c3c <main+0x6d8>)
 8001ac0:	f01a f89a 	bl	801bbf8 <siprintf>
						FR_Status = f_open(&Fil, "MyTextFile.txt",
 8001ac4:	4b5e      	ldr	r3, [pc, #376]	; (8001c40 <main+0x6dc>)
 8001ac6:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001aca:	f103 0308 	add.w	r3, r3, #8
 8001ace:	443b      	add	r3, r7
 8001ad0:	2232      	movs	r2, #50	; 0x32
 8001ad2:	495c      	ldr	r1, [pc, #368]	; (8001c44 <main+0x6e0>)
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f017 feb3 	bl	8019840 <f_open>
 8001ada:	4603      	mov	r3, r0
 8001adc:	f242 72ff 	movw	r2, #10239	; 0x27ff
 8001ae0:	443a      	add	r2, r7
 8001ae2:	7013      	strb	r3, [r2, #0]
								FA_OPEN_APPEND | FA_WRITE);
						f_puts(debug_data, &Fil);
 8001ae4:	4a56      	ldr	r2, [pc, #344]	; (8001c40 <main+0x6dc>)
 8001ae6:	f642 0308 	movw	r3, #10248	; 0x2808
 8001aea:	4413      	add	r3, r2
 8001aec:	19da      	adds	r2, r3, r7
 8001aee:	4b52      	ldr	r3, [pc, #328]	; (8001c38 <main+0x6d4>)
 8001af0:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001af4:	f103 0308 	add.w	r3, r3, #8
 8001af8:	443b      	add	r3, r7
 8001afa:	4611      	mov	r1, r2
 8001afc:	4618      	mov	r0, r3
 8001afe:	f018 fb1e 	bl	801a13e <f_puts>
						f_close(&Fil);
 8001b02:	4b4f      	ldr	r3, [pc, #316]	; (8001c40 <main+0x6dc>)
 8001b04:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001b08:	f103 0308 	add.w	r3, r3, #8
 8001b0c:	443b      	add	r3, r7
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f018 fa74 	bl	8019ffc <f_close>
						HAL_ADC_Stop(&hadc1); // stop adc
 8001b14:	4847      	ldr	r0, [pc, #284]	; (8001c34 <main+0x6d0>)
 8001b16:	f003 f8c1 	bl	8004c9c <HAL_ADC_Stop>
						LoRA_sendPacket(debug_data);
 8001b1a:	4b47      	ldr	r3, [pc, #284]	; (8001c38 <main+0x6d4>)
 8001b1c:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001b20:	f103 0308 	add.w	r3, r3, #8
 8001b24:	443b      	add	r3, r7
 8001b26:	4618      	mov	r0, r3
 8001b28:	f7ff fbb9 	bl	800129e <LoRA_sendPacket>
					}
				}
				max_packet_count--;
 8001b2c:	f607 0308 	addw	r3, r7, #2056	; 0x808
 8001b30:	f5a3 63d4 	sub.w	r3, r3, #1696	; 0x6a0
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	1e5a      	subs	r2, r3, #1
 8001b38:	f607 0308 	addw	r3, r7, #2056	; 0x808
 8001b3c:	f5a3 63d4 	sub.w	r3, r3, #1696	; 0x6a0
 8001b40:	601a      	str	r2, [r3, #0]
 8001b42:	e5c7      	b.n	80016d4 <main+0x170>
			}
			
		}
		else if (strcmp(communication_state, "SENDING RELIABLE") == 0) {
 8001b44:	4b2c      	ldr	r3, [pc, #176]	; (8001bf8 <main+0x694>)
 8001b46:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001b4a:	f103 0308 	add.w	r3, r3, #8
 8001b4e:	443b      	add	r3, r7
 8001b50:	492e      	ldr	r1, [pc, #184]	; (8001c0c <main+0x6a8>)
 8001b52:	4618      	mov	r0, r3
 8001b54:	f7fe fbdc 	bl	8000310 <strcmp>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	f47f adba 	bne.w	80016d4 <main+0x170>
			CDC_Transmit_HS("hi", strlen("hi"));
 8001b60:	2102      	movs	r1, #2
 8001b62:	4839      	ldr	r0, [pc, #228]	; (8001c48 <main+0x6e4>)
 8001b64:	f018 fcf2 	bl	801a54c <CDC_Transmit_HS>
			if (strcmp(state, "DISARMED") == 0) {
 8001b68:	4b26      	ldr	r3, [pc, #152]	; (8001c04 <main+0x6a0>)
 8001b6a:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001b6e:	f103 0308 	add.w	r3, r3, #8
 8001b72:	443b      	add	r3, r7
 8001b74:	4935      	ldr	r1, [pc, #212]	; (8001c4c <main+0x6e8>)
 8001b76:	4618      	mov	r0, r3
 8001b78:	f7fe fbca 	bl	8000310 <strcmp>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	f040 8122 	bne.w	8001dc8 <main+0x864>
				if (strcmp(command, "ARM") == 0) {
 8001b84:	4b29      	ldr	r3, [pc, #164]	; (8001c2c <main+0x6c8>)
 8001b86:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001b8a:	f103 0308 	add.w	r3, r3, #8
 8001b8e:	443b      	add	r3, r7
 8001b90:	492f      	ldr	r1, [pc, #188]	; (8001c50 <main+0x6ec>)
 8001b92:	4618      	mov	r0, r3
 8001b94:	f7fe fbbc 	bl	8000310 <strcmp>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d11b      	bne.n	8001bd6 <main+0x672>
					CDC_Transmit_HS("HELLO 2", strlen("HELLO 2"));
 8001b9e:	2107      	movs	r1, #7
 8001ba0:	482c      	ldr	r0, [pc, #176]	; (8001c54 <main+0x6f0>)
 8001ba2:	f018 fcd3 	bl	801a54c <CDC_Transmit_HS>
					if (!arm(state)) {
 8001ba6:	4b17      	ldr	r3, [pc, #92]	; (8001c04 <main+0x6a0>)
 8001ba8:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001bac:	f103 0308 	add.w	r3, r3, #8
 8001bb0:	443b      	add	r3, r7
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f7ff fc12 	bl	80013dc <arm>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d107      	bne.n	8001bce <main+0x66a>
						CDC_Transmit_HS("HELLO 3", strlen("HELLO 3"));
 8001bbe:	2107      	movs	r1, #7
 8001bc0:	4825      	ldr	r0, [pc, #148]	; (8001c58 <main+0x6f4>)
 8001bc2:	f018 fcc3 	bl	801a54c <CDC_Transmit_HS>
						reliable_send_packet("ARM SUCCESS");
 8001bc6:	4825      	ldr	r0, [pc, #148]	; (8001c5c <main+0x6f8>)
 8001bc8:	f7ff fc69 	bl	800149e <reliable_send_packet>
 8001bcc:	e14b      	b.n	8001e66 <main+0x902>
					} else {
						reliable_send_packet("ARM UNSUCCESSFUL");
 8001bce:	4824      	ldr	r0, [pc, #144]	; (8001c60 <main+0x6fc>)
 8001bd0:	f7ff fc65 	bl	800149e <reliable_send_packet>
 8001bd4:	e147      	b.n	8001e66 <main+0x902>
					}
				} else if (strcmp(command, "DISARM") == 0) {
 8001bd6:	4b15      	ldr	r3, [pc, #84]	; (8001c2c <main+0x6c8>)
 8001bd8:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001bdc:	f103 0308 	add.w	r3, r3, #8
 8001be0:	443b      	add	r3, r7
 8001be2:	4920      	ldr	r1, [pc, #128]	; (8001c64 <main+0x700>)
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7fe fb93 	bl	8000310 <strcmp>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d13d      	bne.n	8001c6c <main+0x708>
					reliable_send_packet("ALREADY DISARMED");
 8001bf0:	481d      	ldr	r0, [pc, #116]	; (8001c68 <main+0x704>)
 8001bf2:	f7ff fc54 	bl	800149e <reliable_send_packet>
 8001bf6:	e136      	b.n	8001e66 <main+0x902>
 8001bf8:	ffffd864 	.word	0xffffd864
 8001bfc:	0801fcbc 	.word	0x0801fcbc
 8001c00:	ffffdc58 	.word	0xffffdc58
 8001c04:	ffffde50 	.word	0xffffde50
 8001c08:	0801fcb4 	.word	0x0801fcb4
 8001c0c:	0801fc80 	.word	0x0801fc80
 8001c10:	ffffd964 	.word	0xffffd964
 8001c14:	ffffda60 	.word	0xffffda60
 8001c18:	0801fc94 	.word	0x0801fc94
 8001c1c:	0801fc9c 	.word	0x0801fc9c
 8001c20:	0801fc5c 	.word	0x0801fc5c
 8001c24:	0801fc78 	.word	0x0801fc78
 8001c28:	0801fc44 	.word	0x0801fc44
 8001c2c:	ffffdd54 	.word	0xffffdd54
 8001c30:	0801fcd0 	.word	0x0801fcd0
 8001c34:	24000c6c 	.word	0x24000c6c
 8001c38:	ffffd7f8 	.word	0xffffd7f8
 8001c3c:	0801fcd8 	.word	0x0801fcd8
 8001c40:	ffffdf4c 	.word	0xffffdf4c
 8001c44:	0801fc4c 	.word	0x0801fc4c
 8001c48:	0801fce0 	.word	0x0801fce0
 8001c4c:	0801fc38 	.word	0x0801fc38
 8001c50:	0801fce4 	.word	0x0801fce4
 8001c54:	0801fce8 	.word	0x0801fce8
 8001c58:	0801fcf0 	.word	0x0801fcf0
 8001c5c:	0801fcf8 	.word	0x0801fcf8
 8001c60:	0801fd04 	.word	0x0801fd04
 8001c64:	0801fd18 	.word	0x0801fd18
 8001c68:	0801fd20 	.word	0x0801fd20
				} else if (strcmp(command, "CONT") == 0) {
 8001c6c:	4b93      	ldr	r3, [pc, #588]	; (8001ebc <main+0x958>)
 8001c6e:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001c72:	f103 0308 	add.w	r3, r3, #8
 8001c76:	443b      	add	r3, r7
 8001c78:	4991      	ldr	r1, [pc, #580]	; (8001ec0 <main+0x95c>)
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f7fe fb48 	bl	8000310 <strcmp>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	f040 80ef 	bne.w	8001e66 <main+0x902>
					uint8_t CONTS[8];
					CONTS[0] = HAL_GPIO_ReadPin(CONT1_GPIO_Port, CONT1_Pin);
 8001c88:	2104      	movs	r1, #4
 8001c8a:	488e      	ldr	r0, [pc, #568]	; (8001ec4 <main+0x960>)
 8001c8c:	f007 f8f4 	bl	8008e78 <HAL_GPIO_ReadPin>
 8001c90:	4603      	mov	r3, r0
 8001c92:	461a      	mov	r2, r3
 8001c94:	f607 0308 	addw	r3, r7, #2056	; 0x808
 8001c98:	f2a3 73a4 	subw	r3, r3, #1956	; 0x7a4
 8001c9c:	701a      	strb	r2, [r3, #0]
					CONTS[1] = HAL_GPIO_ReadPin(CONT2_GPIO_Port, CONT2_Pin);
 8001c9e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ca2:	4889      	ldr	r0, [pc, #548]	; (8001ec8 <main+0x964>)
 8001ca4:	f007 f8e8 	bl	8008e78 <HAL_GPIO_ReadPin>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	461a      	mov	r2, r3
 8001cac:	f607 0308 	addw	r3, r7, #2056	; 0x808
 8001cb0:	f2a3 73a4 	subw	r3, r3, #1956	; 0x7a4
 8001cb4:	705a      	strb	r2, [r3, #1]
					CONTS[2] = HAL_GPIO_ReadPin(CONT3_GPIO_Port, CONT3_Pin);
 8001cb6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001cba:	4883      	ldr	r0, [pc, #524]	; (8001ec8 <main+0x964>)
 8001cbc:	f007 f8dc 	bl	8008e78 <HAL_GPIO_ReadPin>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	461a      	mov	r2, r3
 8001cc4:	f607 0308 	addw	r3, r7, #2056	; 0x808
 8001cc8:	f2a3 73a4 	subw	r3, r3, #1956	; 0x7a4
 8001ccc:	709a      	strb	r2, [r3, #2]
					CONTS[3] = HAL_GPIO_ReadPin(CONT4_GPIO_Port, CONT4_Pin);
 8001cce:	2101      	movs	r1, #1
 8001cd0:	487e      	ldr	r0, [pc, #504]	; (8001ecc <main+0x968>)
 8001cd2:	f007 f8d1 	bl	8008e78 <HAL_GPIO_ReadPin>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	461a      	mov	r2, r3
 8001cda:	f607 0308 	addw	r3, r7, #2056	; 0x808
 8001cde:	f2a3 73a4 	subw	r3, r3, #1956	; 0x7a4
 8001ce2:	70da      	strb	r2, [r3, #3]
					CONTS[4] = HAL_GPIO_ReadPin(CONT5_GPIO_Port, CONT5_Pin);
 8001ce4:	2180      	movs	r1, #128	; 0x80
 8001ce6:	487a      	ldr	r0, [pc, #488]	; (8001ed0 <main+0x96c>)
 8001ce8:	f007 f8c6 	bl	8008e78 <HAL_GPIO_ReadPin>
 8001cec:	4603      	mov	r3, r0
 8001cee:	461a      	mov	r2, r3
 8001cf0:	f607 0308 	addw	r3, r7, #2056	; 0x808
 8001cf4:	f2a3 73a4 	subw	r3, r3, #1956	; 0x7a4
 8001cf8:	711a      	strb	r2, [r3, #4]
					CONTS[5] = HAL_GPIO_ReadPin(CONT6_GPIO_Port, CONT6_Pin);
 8001cfa:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001cfe:	4874      	ldr	r0, [pc, #464]	; (8001ed0 <main+0x96c>)
 8001d00:	f007 f8ba 	bl	8008e78 <HAL_GPIO_ReadPin>
 8001d04:	4603      	mov	r3, r0
 8001d06:	461a      	mov	r2, r3
 8001d08:	f607 0308 	addw	r3, r7, #2056	; 0x808
 8001d0c:	f2a3 73a4 	subw	r3, r3, #1956	; 0x7a4
 8001d10:	715a      	strb	r2, [r3, #5]
					CONTS[6] = HAL_GPIO_ReadPin(CONT7_GPIO_Port, CONT7_Pin);
 8001d12:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d16:	486e      	ldr	r0, [pc, #440]	; (8001ed0 <main+0x96c>)
 8001d18:	f007 f8ae 	bl	8008e78 <HAL_GPIO_ReadPin>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	461a      	mov	r2, r3
 8001d20:	f607 0308 	addw	r3, r7, #2056	; 0x808
 8001d24:	f2a3 73a4 	subw	r3, r3, #1956	; 0x7a4
 8001d28:	719a      	strb	r2, [r3, #6]
					CONTS[7] = HAL_GPIO_ReadPin(CONT8_GPIO_Port, CONT8_Pin);
 8001d2a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d2e:	4868      	ldr	r0, [pc, #416]	; (8001ed0 <main+0x96c>)
 8001d30:	f007 f8a2 	bl	8008e78 <HAL_GPIO_ReadPin>
 8001d34:	4603      	mov	r3, r0
 8001d36:	461a      	mov	r2, r3
 8001d38:	f607 0308 	addw	r3, r7, #2056	; 0x808
 8001d3c:	f2a3 73a4 	subw	r3, r3, #1956	; 0x7a4
 8001d40:	71da      	strb	r2, [r3, #7]

					char message[100];
					for (int i = 0; i < 8; i++) {
 8001d42:	2300      	movs	r3, #0
 8001d44:	f507 5220 	add.w	r2, r7, #10240	; 0x2800
 8001d48:	6013      	str	r3, [r2, #0]
 8001d4a:	e037      	b.n	8001dbc <main+0x858>
						if (CONTS[i]) {
 8001d4c:	f607 0308 	addw	r3, r7, #2056	; 0x808
 8001d50:	f2a3 72a4 	subw	r2, r3, #1956	; 0x7a4
 8001d54:	f507 5320 	add.w	r3, r7, #10240	; 0x2800
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4413      	add	r3, r2
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d00e      	beq.n	8001d80 <main+0x81c>
							sprintf(message, "PYRO %d DOESN'T HAVE CONTINUITY",
 8001d62:	f507 5320 	add.w	r3, r7, #10240	; 0x2800
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	1c5a      	adds	r2, r3, #1
 8001d6a:	4b5a      	ldr	r3, [pc, #360]	; (8001ed4 <main+0x970>)
 8001d6c:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001d70:	f103 0308 	add.w	r3, r3, #8
 8001d74:	443b      	add	r3, r7
 8001d76:	4958      	ldr	r1, [pc, #352]	; (8001ed8 <main+0x974>)
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f019 ff3d 	bl	801bbf8 <siprintf>
 8001d7e:	e00d      	b.n	8001d9c <main+0x838>
									i + 1);
						} else {
							sprintf(message, "PYRO %d HAS CONTINUITY", i + 1);
 8001d80:	f507 5320 	add.w	r3, r7, #10240	; 0x2800
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	1c5a      	adds	r2, r3, #1
 8001d88:	4b52      	ldr	r3, [pc, #328]	; (8001ed4 <main+0x970>)
 8001d8a:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001d8e:	f103 0308 	add.w	r3, r3, #8
 8001d92:	443b      	add	r3, r7
 8001d94:	4951      	ldr	r1, [pc, #324]	; (8001edc <main+0x978>)
 8001d96:	4618      	mov	r0, r3
 8001d98:	f019 ff2e 	bl	801bbf8 <siprintf>
						}

						reliable_send_packet(message);
 8001d9c:	4b4d      	ldr	r3, [pc, #308]	; (8001ed4 <main+0x970>)
 8001d9e:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001da2:	f103 0308 	add.w	r3, r3, #8
 8001da6:	443b      	add	r3, r7
 8001da8:	4618      	mov	r0, r3
 8001daa:	f7ff fb78 	bl	800149e <reliable_send_packet>
					for (int i = 0; i < 8; i++) {
 8001dae:	f507 5320 	add.w	r3, r7, #10240	; 0x2800
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	3301      	adds	r3, #1
 8001db6:	f507 5220 	add.w	r2, r7, #10240	; 0x2800
 8001dba:	6013      	str	r3, [r2, #0]
 8001dbc:	f507 5320 	add.w	r3, r7, #10240	; 0x2800
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	2b07      	cmp	r3, #7
 8001dc4:	ddc2      	ble.n	8001d4c <main+0x7e8>
 8001dc6:	e04e      	b.n	8001e66 <main+0x902>
					}
				}
			} else if (strcmp(state, "ARMED") == 0) {
 8001dc8:	4b45      	ldr	r3, [pc, #276]	; (8001ee0 <main+0x97c>)
 8001dca:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001dce:	f103 0308 	add.w	r3, r3, #8
 8001dd2:	443b      	add	r3, r7
 8001dd4:	4943      	ldr	r1, [pc, #268]	; (8001ee4 <main+0x980>)
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7fe fa9a 	bl	8000310 <strcmp>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d132      	bne.n	8001e48 <main+0x8e4>
				if (strcmp(command, "DISARM") == 0) {
 8001de2:	4b36      	ldr	r3, [pc, #216]	; (8001ebc <main+0x958>)
 8001de4:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001de8:	f103 0308 	add.w	r3, r3, #8
 8001dec:	443b      	add	r3, r7
 8001dee:	493e      	ldr	r1, [pc, #248]	; (8001ee8 <main+0x984>)
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7fe fa8d 	bl	8000310 <strcmp>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d109      	bne.n	8001e10 <main+0x8ac>
					if (disarm(state)) {
 8001dfc:	4b38      	ldr	r3, [pc, #224]	; (8001ee0 <main+0x97c>)
 8001dfe:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001e02:	f103 0308 	add.w	r3, r3, #8
 8001e06:	443b      	add	r3, r7
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7ff fa73 	bl	80012f4 <disarm>
 8001e0e:	e02a      	b.n	8001e66 <main+0x902>
						//not success
					} else {
						//success
					}
				} else if (strcmp(command, "ARM") == 0) {
 8001e10:	4b2a      	ldr	r3, [pc, #168]	; (8001ebc <main+0x958>)
 8001e12:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001e16:	f103 0308 	add.w	r3, r3, #8
 8001e1a:	443b      	add	r3, r7
 8001e1c:	4933      	ldr	r1, [pc, #204]	; (8001eec <main+0x988>)
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7fe fa76 	bl	8000310 <strcmp>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d103      	bne.n	8001e32 <main+0x8ce>
					reliable_send_packet("ALREADY ARMED");
 8001e2a:	4831      	ldr	r0, [pc, #196]	; (8001ef0 <main+0x98c>)
 8001e2c:	f7ff fb37 	bl	800149e <reliable_send_packet>
 8001e30:	e019      	b.n	8001e66 <main+0x902>
				} else if (strcmp(command, "FIRE") == 0) {
 8001e32:	4b22      	ldr	r3, [pc, #136]	; (8001ebc <main+0x958>)
 8001e34:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001e38:	f103 0308 	add.w	r3, r3, #8
 8001e3c:	443b      	add	r3, r7
 8001e3e:	492d      	ldr	r1, [pc, #180]	; (8001ef4 <main+0x990>)
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7fe fa65 	bl	8000310 <strcmp>
 8001e46:	e00e      	b.n	8001e66 <main+0x902>
					strcpy(state, "ARMED");
				} else if (strcmp(command, "DATA") == 0) {
					reliable_send_packet(buffered_debug_data);
				}
			}*/ else {
				LoRA_sendPacket("state wrong!");
 8001e48:	482b      	ldr	r0, [pc, #172]	; (8001ef8 <main+0x994>)
 8001e4a:	f7ff fa28 	bl	800129e <LoRA_sendPacket>
				HAL_Delay(100);
 8001e4e:	2064      	movs	r0, #100	; 0x64
 8001e50:	f002 f92c 	bl	80040ac <HAL_Delay>
				LoRA_sendPacket(state);
 8001e54:	4b22      	ldr	r3, [pc, #136]	; (8001ee0 <main+0x97c>)
 8001e56:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001e5a:	f103 0308 	add.w	r3, r3, #8
 8001e5e:	443b      	add	r3, r7
 8001e60:	4618      	mov	r0, r3
 8001e62:	f7ff fa1c 	bl	800129e <LoRA_sendPacket>
			}

			sprintf(response_packet, "$ %s", state);
 8001e66:	4a1e      	ldr	r2, [pc, #120]	; (8001ee0 <main+0x97c>)
 8001e68:	f642 0308 	movw	r3, #10248	; 0x2808
 8001e6c:	4413      	add	r3, r2
 8001e6e:	19da      	adds	r2, r3, r7
 8001e70:	4b22      	ldr	r3, [pc, #136]	; (8001efc <main+0x998>)
 8001e72:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001e76:	f103 0308 	add.w	r3, r3, #8
 8001e7a:	443b      	add	r3, r7
 8001e7c:	4920      	ldr	r1, [pc, #128]	; (8001f00 <main+0x99c>)
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f019 feba 	bl	801bbf8 <siprintf>
			LoRA_sendPacket(response_packet);
 8001e84:	4b1d      	ldr	r3, [pc, #116]	; (8001efc <main+0x998>)
 8001e86:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001e8a:	f103 0308 	add.w	r3, r3, #8
 8001e8e:	443b      	add	r3, r7
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7ff fa04 	bl	800129e <LoRA_sendPacket>
			strcpy(communication_state, "RECEIVING RELIABLE");
 8001e96:	4b1b      	ldr	r3, [pc, #108]	; (8001f04 <main+0x9a0>)
 8001e98:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8001e9c:	f103 0308 	add.w	r3, r3, #8
 8001ea0:	443b      	add	r3, r7
 8001ea2:	4a19      	ldr	r2, [pc, #100]	; (8001f08 <main+0x9a4>)
 8001ea4:	461c      	mov	r4, r3
 8001ea6:	4615      	mov	r5, r2
 8001ea8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001eaa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001eac:	682b      	ldr	r3, [r5, #0]
 8001eae:	461a      	mov	r2, r3
 8001eb0:	8022      	strh	r2, [r4, #0]
 8001eb2:	3402      	adds	r4, #2
 8001eb4:	0c1b      	lsrs	r3, r3, #16
 8001eb6:	7023      	strb	r3, [r4, #0]
		if (strcmp(communication_state, "RECEIVING RELIABLE") == 0) {
 8001eb8:	e40c      	b.n	80016d4 <main+0x170>
 8001eba:	bf00      	nop
 8001ebc:	ffffdd54 	.word	0xffffdd54
 8001ec0:	0801fd34 	.word	0x0801fd34
 8001ec4:	58020400 	.word	0x58020400
 8001ec8:	58021400 	.word	0x58021400
 8001ecc:	58021800 	.word	0x58021800
 8001ed0:	58021000 	.word	0x58021000
 8001ed4:	ffffd7f8 	.word	0xffffd7f8
 8001ed8:	0801fd3c 	.word	0x0801fd3c
 8001edc:	0801fd5c 	.word	0x0801fd5c
 8001ee0:	ffffde50 	.word	0xffffde50
 8001ee4:	0801fc44 	.word	0x0801fc44
 8001ee8:	0801fd18 	.word	0x0801fd18
 8001eec:	0801fce4 	.word	0x0801fce4
 8001ef0:	0801fd74 	.word	0x0801fd74
 8001ef4:	0801fcd0 	.word	0x0801fcd0
 8001ef8:	0801fd84 	.word	0x0801fd84
 8001efc:	ffffda60 	.word	0xffffda60
 8001f00:	0801fcb4 	.word	0x0801fcb4
 8001f04:	ffffd864 	.word	0xffffd864
 8001f08:	0801fc5c 	.word	0x0801fc5c

08001f0c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b09c      	sub	sp, #112	; 0x70
 8001f10:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001f12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f16:	224c      	movs	r2, #76	; 0x4c
 8001f18:	2100      	movs	r1, #0
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f019 fefd 	bl	801bd1a <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001f20:	1d3b      	adds	r3, r7, #4
 8001f22:	2220      	movs	r2, #32
 8001f24:	2100      	movs	r1, #0
 8001f26:	4618      	mov	r0, r3
 8001f28:	f019 fef7 	bl	801bd1a <memset>

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001f2c:	2002      	movs	r0, #2
 8001f2e:	f008 fbcf 	bl	800a6d0 <HAL_PWREx_ConfigSupply>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001f32:	2300      	movs	r3, #0
 8001f34:	603b      	str	r3, [r7, #0]
 8001f36:	4b30      	ldr	r3, [pc, #192]	; (8001ff8 <SystemClock_Config+0xec>)
 8001f38:	699b      	ldr	r3, [r3, #24]
 8001f3a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001f3e:	4a2e      	ldr	r2, [pc, #184]	; (8001ff8 <SystemClock_Config+0xec>)
 8001f40:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f44:	6193      	str	r3, [r2, #24]
 8001f46:	4b2c      	ldr	r3, [pc, #176]	; (8001ff8 <SystemClock_Config+0xec>)
 8001f48:	699b      	ldr	r3, [r3, #24]
 8001f4a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001f4e:	603b      	str	r3, [r7, #0]
 8001f50:	683b      	ldr	r3, [r7, #0]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 8001f52:	bf00      	nop
 8001f54:	4b28      	ldr	r3, [pc, #160]	; (8001ff8 <SystemClock_Config+0xec>)
 8001f56:	699b      	ldr	r3, [r3, #24]
 8001f58:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001f5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001f60:	d1f8      	bne.n	8001f54 <SystemClock_Config+0x48>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48
 8001f62:	2322      	movs	r3, #34	; 0x22
 8001f64:	627b      	str	r3, [r7, #36]	; 0x24
			| RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001f66:	2301      	movs	r3, #1
 8001f68:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSICalibrationValue = 64;
 8001f6a:	2340      	movs	r3, #64	; 0x40
 8001f6c:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f72:	2302      	movs	r3, #2
 8001f74:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001f76:	2300      	movs	r3, #0
 8001f78:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8001f7a:	2304      	movs	r3, #4
 8001f7c:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLN = 12;
 8001f7e:	230c      	movs	r3, #12
 8001f80:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLP = 1;
 8001f82:	2301      	movs	r3, #1
 8001f84:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLQ = 3;
 8001f86:	2303      	movs	r3, #3
 8001f88:	65fb      	str	r3, [r7, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 8001f8a:	2302      	movs	r3, #2
 8001f8c:	663b      	str	r3, [r7, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001f8e:	230c      	movs	r3, #12
 8001f90:	667b      	str	r3, [r7, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001f92:	2300      	movs	r3, #0
 8001f94:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001f96:	2300      	movs	r3, #0
 8001f98:	66fb      	str	r3, [r7, #108]	; 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001f9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f008 fbe0 	bl	800a764 <HAL_RCC_OscConfig>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <SystemClock_Config+0xa2>
		Error_Handler();
 8001faa:	f000 ff39 	bl	8002e20 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001fae:	233f      	movs	r3, #63	; 0x3f
 8001fb0:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1
			| RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001fba:	2308      	movs	r3, #8
 8001fbc:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001fbe:	2340      	movs	r3, #64	; 0x40
 8001fc0:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001fc2:	2340      	movs	r3, #64	; 0x40
 8001fc4:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001fc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fca:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001fcc:	2340      	movs	r3, #64	; 0x40
 8001fce:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8001fd0:	1d3b      	adds	r3, r7, #4
 8001fd2:	2101      	movs	r1, #1
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f008 ff9f 	bl	800af18 <HAL_RCC_ClockConfig>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d001      	beq.n	8001fe4 <SystemClock_Config+0xd8>
		Error_Handler();
 8001fe0:	f000 ff1e 	bl	8002e20 <Error_Handler>
	}
	HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 8001fe4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001fe8:	2100      	movs	r1, #0
 8001fea:	2000      	movs	r0, #0
 8001fec:	f009 f94a 	bl	800b284 <HAL_RCC_MCOConfig>
}
 8001ff0:	bf00      	nop
 8001ff2:	3770      	adds	r7, #112	; 0x70
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	58024800 	.word	0x58024800

08001ffc <PeriphCommonClock_Config>:

/**
 * @brief Peripherals Common Clock Configuration
 * @retval None
 */
void PeriphCommonClock_Config(void) {
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b0ae      	sub	sp, #184	; 0xb8
 8002000:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 8002002:	463b      	mov	r3, r7
 8002004:	22b8      	movs	r2, #184	; 0xb8
 8002006:	2100      	movs	r1, #0
 8002008:	4618      	mov	r0, r3
 800200a:	f019 fe86 	bl	801bd1a <memset>

	/** Initializes the peripherals clock
	 */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC
 800200e:	f44f 2201 	mov.w	r2, #528384	; 0x81000
 8002012:	f04f 0300 	mov.w	r3, #0
 8002016:	e9c7 2300 	strd	r2, r3, [r7]
			| RCC_PERIPHCLK_SPI3 | RCC_PERIPHCLK_SPI2 | RCC_PERIPHCLK_SPI1;
	PeriphClkInitStruct.PLL2.PLL2M = 4;
 800201a:	2304      	movs	r3, #4
 800201c:	60bb      	str	r3, [r7, #8]
	PeriphClkInitStruct.PLL2.PLL2N = 12;
 800201e:	230c      	movs	r3, #12
 8002020:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLL2.PLL2P = 4;
 8002022:	2304      	movs	r3, #4
 8002024:	613b      	str	r3, [r7, #16]
	PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8002026:	2302      	movs	r3, #2
 8002028:	617b      	str	r3, [r7, #20]
	PeriphClkInitStruct.PLL2.PLL2R = 2;
 800202a:	2302      	movs	r3, #2
 800202c:	61bb      	str	r3, [r7, #24]
	PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800202e:	23c0      	movs	r3, #192	; 0xc0
 8002030:	61fb      	str	r3, [r7, #28]
	PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8002032:	2300      	movs	r3, #0
 8002034:	623b      	str	r3, [r7, #32]
	PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8002036:	2300      	movs	r3, #0
 8002038:	627b      	str	r3, [r7, #36]	; 0x24
	PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 800203a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800203e:	65fb      	str	r3, [r7, #92]	; 0x5c
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8002040:	2300      	movs	r3, #0
 8002042:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8002046:	463b      	mov	r3, r7
 8002048:	4618      	mov	r0, r3
 800204a:	f009 fb5b 	bl	800b704 <HAL_RCCEx_PeriphCLKConfig>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	d001      	beq.n	8002058 <PeriphCommonClock_Config+0x5c>
		Error_Handler();
 8002054:	f000 fee4 	bl	8002e20 <Error_Handler>
	}
}
 8002058:	bf00      	nop
 800205a:	37b8      	adds	r7, #184	; 0xb8
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}

08002060 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8002060:	b580      	push	{r7, lr}
 8002062:	b08c      	sub	sp, #48	; 0x30
 8002064:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_MultiModeTypeDef multimode = { 0 };
 8002066:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800206a:	2200      	movs	r2, #0
 800206c:	601a      	str	r2, [r3, #0]
 800206e:	605a      	str	r2, [r3, #4]
 8002070:	609a      	str	r2, [r3, #8]
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8002072:	463b      	mov	r3, r7
 8002074:	2224      	movs	r2, #36	; 0x24
 8002076:	2100      	movs	r1, #0
 8002078:	4618      	mov	r0, r3
 800207a:	f019 fe4e 	bl	801bd1a <memset>

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 800207e:	4b31      	ldr	r3, [pc, #196]	; (8002144 <MX_ADC1_Init+0xe4>)
 8002080:	4a31      	ldr	r2, [pc, #196]	; (8002148 <MX_ADC1_Init+0xe8>)
 8002082:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 8002084:	4b2f      	ldr	r3, [pc, #188]	; (8002144 <MX_ADC1_Init+0xe4>)
 8002086:	f44f 1230 	mov.w	r2, #2883584	; 0x2c0000
 800208a:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 800208c:	4b2d      	ldr	r3, [pc, #180]	; (8002144 <MX_ADC1_Init+0xe4>)
 800208e:	2200      	movs	r2, #0
 8002090:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002092:	4b2c      	ldr	r3, [pc, #176]	; (8002144 <MX_ADC1_Init+0xe4>)
 8002094:	2200      	movs	r2, #0
 8002096:	611a      	str	r2, [r3, #16]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002098:	4b2a      	ldr	r3, [pc, #168]	; (8002144 <MX_ADC1_Init+0xe4>)
 800209a:	2204      	movs	r2, #4
 800209c:	615a      	str	r2, [r3, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 800209e:	4b29      	ldr	r3, [pc, #164]	; (8002144 <MX_ADC1_Init+0xe4>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	761a      	strb	r2, [r3, #24]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80020a4:	4b27      	ldr	r3, [pc, #156]	; (8002144 <MX_ADC1_Init+0xe4>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	765a      	strb	r2, [r3, #25]
	hadc1.Init.NbrOfConversion = 1;
 80020aa:	4b26      	ldr	r3, [pc, #152]	; (8002144 <MX_ADC1_Init+0xe4>)
 80020ac:	2201      	movs	r2, #1
 80020ae:	61da      	str	r2, [r3, #28]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80020b0:	4b24      	ldr	r3, [pc, #144]	; (8002144 <MX_ADC1_Init+0xe4>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80020b8:	4b22      	ldr	r3, [pc, #136]	; (8002144 <MX_ADC1_Init+0xe4>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80020be:	4b21      	ldr	r3, [pc, #132]	; (8002144 <MX_ADC1_Init+0xe4>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80020c4:	4b1f      	ldr	r3, [pc, #124]	; (8002144 <MX_ADC1_Init+0xe4>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	631a      	str	r2, [r3, #48]	; 0x30
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80020ca:	4b1e      	ldr	r3, [pc, #120]	; (8002144 <MX_ADC1_Init+0xe4>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	63da      	str	r2, [r3, #60]	; 0x3c
	hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80020d0:	4b1c      	ldr	r3, [pc, #112]	; (8002144 <MX_ADC1_Init+0xe4>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	641a      	str	r2, [r3, #64]	; 0x40
	hadc1.Init.OversamplingMode = DISABLE;
 80020d6:	4b1b      	ldr	r3, [pc, #108]	; (8002144 <MX_ADC1_Init+0xe4>)
 80020d8:	2200      	movs	r2, #0
 80020da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 80020de:	4819      	ldr	r0, [pc, #100]	; (8002144 <MX_ADC1_Init+0xe4>)
 80020e0:	f002 fb0a 	bl	80046f8 <HAL_ADC_Init>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <MX_ADC1_Init+0x8e>
		Error_Handler();
 80020ea:	f000 fe99 	bl	8002e20 <Error_Handler>
	}

	/** Configure the ADC multi-mode
	 */
	multimode.Mode = ADC_MODE_INDEPENDENT;
 80020ee:	2300      	movs	r3, #0
 80020f0:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK) {
 80020f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020f6:	4619      	mov	r1, r3
 80020f8:	4812      	ldr	r0, [pc, #72]	; (8002144 <MX_ADC1_Init+0xe4>)
 80020fa:	f003 feeb 	bl	8005ed4 <HAL_ADCEx_MultiModeConfigChannel>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d001      	beq.n	8002108 <MX_ADC1_Init+0xa8>
		Error_Handler();
 8002104:	f000 fe8c 	bl	8002e20 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_14;
 8002108:	4b10      	ldr	r3, [pc, #64]	; (800214c <MX_ADC1_Init+0xec>)
 800210a:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 800210c:	2306      	movs	r3, #6
 800210e:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_16CYCLES_5;
 8002110:	2303      	movs	r3, #3
 8002112:	60bb      	str	r3, [r7, #8]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002114:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8002118:	60fb      	str	r3, [r7, #12]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800211a:	2304      	movs	r3, #4
 800211c:	613b      	str	r3, [r7, #16]
	sConfig.Offset = 0;
 800211e:	2300      	movs	r3, #0
 8002120:	617b      	str	r3, [r7, #20]
	sConfig.OffsetSignedSaturation = DISABLE;
 8002122:	2300      	movs	r3, #0
 8002124:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8002128:	463b      	mov	r3, r7
 800212a:	4619      	mov	r1, r3
 800212c:	4805      	ldr	r0, [pc, #20]	; (8002144 <MX_ADC1_Init+0xe4>)
 800212e:	f002 feeb 	bl	8004f08 <HAL_ADC_ConfigChannel>
 8002132:	4603      	mov	r3, r0
 8002134:	2b00      	cmp	r3, #0
 8002136:	d001      	beq.n	800213c <MX_ADC1_Init+0xdc>
		Error_Handler();
 8002138:	f000 fe72 	bl	8002e20 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 800213c:	bf00      	nop
 800213e:	3730      	adds	r7, #48	; 0x30
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	24000c6c 	.word	0x24000c6c
 8002148:	40022000 	.word	0x40022000
 800214c:	3ac04000 	.word	0x3ac04000

08002150 <MX_ADC3_Init>:
/**
 * @brief ADC3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC3_Init(void) {
 8002150:	b580      	push	{r7, lr}
 8002152:	b08a      	sub	sp, #40	; 0x28
 8002154:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC3_Init 0 */

	/* USER CODE END ADC3_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8002156:	1d3b      	adds	r3, r7, #4
 8002158:	2224      	movs	r2, #36	; 0x24
 800215a:	2100      	movs	r1, #0
 800215c:	4618      	mov	r0, r3
 800215e:	f019 fddc 	bl	801bd1a <memset>

	/* USER CODE END ADC3_Init 1 */

	/** Common config
	 */
	hadc3.Instance = ADC3;
 8002162:	4b2f      	ldr	r3, [pc, #188]	; (8002220 <MX_ADC3_Init+0xd0>)
 8002164:	4a2f      	ldr	r2, [pc, #188]	; (8002224 <MX_ADC3_Init+0xd4>)
 8002166:	601a      	str	r2, [r3, #0]
	hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 8002168:	4b2d      	ldr	r3, [pc, #180]	; (8002220 <MX_ADC3_Init+0xd0>)
 800216a:	f44f 1230 	mov.w	r2, #2883584	; 0x2c0000
 800216e:	605a      	str	r2, [r3, #4]
	hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8002170:	4b2b      	ldr	r3, [pc, #172]	; (8002220 <MX_ADC3_Init+0xd0>)
 8002172:	2208      	movs	r2, #8
 8002174:	609a      	str	r2, [r3, #8]
	hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 8002176:	4b2a      	ldr	r3, [pc, #168]	; (8002220 <MX_ADC3_Init+0xd0>)
 8002178:	2200      	movs	r2, #0
 800217a:	60da      	str	r2, [r3, #12]
	hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800217c:	4b28      	ldr	r3, [pc, #160]	; (8002220 <MX_ADC3_Init+0xd0>)
 800217e:	2200      	movs	r2, #0
 8002180:	611a      	str	r2, [r3, #16]
	hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002182:	4b27      	ldr	r3, [pc, #156]	; (8002220 <MX_ADC3_Init+0xd0>)
 8002184:	2204      	movs	r2, #4
 8002186:	615a      	str	r2, [r3, #20]
	hadc3.Init.LowPowerAutoWait = DISABLE;
 8002188:	4b25      	ldr	r3, [pc, #148]	; (8002220 <MX_ADC3_Init+0xd0>)
 800218a:	2200      	movs	r2, #0
 800218c:	761a      	strb	r2, [r3, #24]
	hadc3.Init.ContinuousConvMode = DISABLE;
 800218e:	4b24      	ldr	r3, [pc, #144]	; (8002220 <MX_ADC3_Init+0xd0>)
 8002190:	2200      	movs	r2, #0
 8002192:	765a      	strb	r2, [r3, #25]
	hadc3.Init.NbrOfConversion = 1;
 8002194:	4b22      	ldr	r3, [pc, #136]	; (8002220 <MX_ADC3_Init+0xd0>)
 8002196:	2201      	movs	r2, #1
 8002198:	61da      	str	r2, [r3, #28]
	hadc3.Init.DiscontinuousConvMode = DISABLE;
 800219a:	4b21      	ldr	r3, [pc, #132]	; (8002220 <MX_ADC3_Init+0xd0>)
 800219c:	2200      	movs	r2, #0
 800219e:	f883 2020 	strb.w	r2, [r3, #32]
	hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80021a2:	4b1f      	ldr	r3, [pc, #124]	; (8002220 <MX_ADC3_Init+0xd0>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	629a      	str	r2, [r3, #40]	; 0x28
	hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80021a8:	4b1d      	ldr	r3, [pc, #116]	; (8002220 <MX_ADC3_Init+0xd0>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc3.Init.DMAContinuousRequests = ENABLE;
 80021ae:	4b1c      	ldr	r3, [pc, #112]	; (8002220 <MX_ADC3_Init+0xd0>)
 80021b0:	2201      	movs	r2, #1
 80021b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 80021b6:	4b1a      	ldr	r3, [pc, #104]	; (8002220 <MX_ADC3_Init+0xd0>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	635a      	str	r2, [r3, #52]	; 0x34
	hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80021bc:	4b18      	ldr	r3, [pc, #96]	; (8002220 <MX_ADC3_Init+0xd0>)
 80021be:	2200      	movs	r2, #0
 80021c0:	631a      	str	r2, [r3, #48]	; 0x30
	hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80021c2:	4b17      	ldr	r3, [pc, #92]	; (8002220 <MX_ADC3_Init+0xd0>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	63da      	str	r2, [r3, #60]	; 0x3c
	hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80021c8:	4b15      	ldr	r3, [pc, #84]	; (8002220 <MX_ADC3_Init+0xd0>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	641a      	str	r2, [r3, #64]	; 0x40
	hadc3.Init.OversamplingMode = DISABLE;
 80021ce:	4b14      	ldr	r3, [pc, #80]	; (8002220 <MX_ADC3_Init+0xd0>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	if (HAL_ADC_Init(&hadc3) != HAL_OK) {
 80021d6:	4812      	ldr	r0, [pc, #72]	; (8002220 <MX_ADC3_Init+0xd0>)
 80021d8:	f002 fa8e 	bl	80046f8 <HAL_ADC_Init>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d001      	beq.n	80021e6 <MX_ADC3_Init+0x96>
		Error_Handler();
 80021e2:	f000 fe1d 	bl	8002e20 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_1;
 80021e6:	4b10      	ldr	r3, [pc, #64]	; (8002228 <MX_ADC3_Init+0xd8>)
 80021e8:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80021ea:	2306      	movs	r3, #6
 80021ec:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC3_SAMPLETIME_2CYCLES_5;
 80021ee:	2300      	movs	r3, #0
 80021f0:	60fb      	str	r3, [r7, #12]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80021f2:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80021f6:	613b      	str	r3, [r7, #16]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80021f8:	2304      	movs	r3, #4
 80021fa:	617b      	str	r3, [r7, #20]
	sConfig.Offset = 0;
 80021fc:	2300      	movs	r3, #0
 80021fe:	61bb      	str	r3, [r7, #24]
	sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 8002200:	2300      	movs	r3, #0
 8002202:	623b      	str	r3, [r7, #32]
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK) {
 8002204:	1d3b      	adds	r3, r7, #4
 8002206:	4619      	mov	r1, r3
 8002208:	4805      	ldr	r0, [pc, #20]	; (8002220 <MX_ADC3_Init+0xd0>)
 800220a:	f002 fe7d 	bl	8004f08 <HAL_ADC_ConfigChannel>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d001      	beq.n	8002218 <MX_ADC3_Init+0xc8>
		Error_Handler();
 8002214:	f000 fe04 	bl	8002e20 <Error_Handler>
	}
	/* USER CODE BEGIN ADC3_Init 2 */

	/* USER CODE END ADC3_Init 2 */

}
 8002218:	bf00      	nop
 800221a:	3728      	adds	r7, #40	; 0x28
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	24000cdc 	.word	0x24000cdc
 8002224:	58026000 	.word	0x58026000
 8002228:	04300002 	.word	0x04300002

0800222c <MX_FDCAN3_Init>:
/**
 * @brief FDCAN3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_FDCAN3_Init(void) {
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
	/* USER CODE END FDCAN3_Init 0 */

	/* USER CODE BEGIN FDCAN3_Init 1 */

	/* USER CODE END FDCAN3_Init 1 */
	hfdcan3.Instance = FDCAN3;
 8002230:	4b2e      	ldr	r3, [pc, #184]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 8002232:	4a2f      	ldr	r2, [pc, #188]	; (80022f0 <MX_FDCAN3_Init+0xc4>)
 8002234:	601a      	str	r2, [r3, #0]
	hfdcan3.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8002236:	4b2d      	ldr	r3, [pc, #180]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 8002238:	2200      	movs	r2, #0
 800223a:	609a      	str	r2, [r3, #8]
	hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 800223c:	4b2b      	ldr	r3, [pc, #172]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 800223e:	2200      	movs	r2, #0
 8002240:	60da      	str	r2, [r3, #12]
	hfdcan3.Init.AutoRetransmission = DISABLE;
 8002242:	4b2a      	ldr	r3, [pc, #168]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 8002244:	2200      	movs	r2, #0
 8002246:	741a      	strb	r2, [r3, #16]
	hfdcan3.Init.TransmitPause = DISABLE;
 8002248:	4b28      	ldr	r3, [pc, #160]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 800224a:	2200      	movs	r2, #0
 800224c:	745a      	strb	r2, [r3, #17]
	hfdcan3.Init.ProtocolException = DISABLE;
 800224e:	4b27      	ldr	r3, [pc, #156]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 8002250:	2200      	movs	r2, #0
 8002252:	749a      	strb	r2, [r3, #18]
	hfdcan3.Init.NominalPrescaler = 16;
 8002254:	4b25      	ldr	r3, [pc, #148]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 8002256:	2210      	movs	r2, #16
 8002258:	615a      	str	r2, [r3, #20]
	hfdcan3.Init.NominalSyncJumpWidth = 1;
 800225a:	4b24      	ldr	r3, [pc, #144]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 800225c:	2201      	movs	r2, #1
 800225e:	619a      	str	r2, [r3, #24]
	hfdcan3.Init.NominalTimeSeg1 = 2;
 8002260:	4b22      	ldr	r3, [pc, #136]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 8002262:	2202      	movs	r2, #2
 8002264:	61da      	str	r2, [r3, #28]
	hfdcan3.Init.NominalTimeSeg2 = 2;
 8002266:	4b21      	ldr	r3, [pc, #132]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 8002268:	2202      	movs	r2, #2
 800226a:	621a      	str	r2, [r3, #32]
	hfdcan3.Init.DataPrescaler = 1;
 800226c:	4b1f      	ldr	r3, [pc, #124]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 800226e:	2201      	movs	r2, #1
 8002270:	625a      	str	r2, [r3, #36]	; 0x24
	hfdcan3.Init.DataSyncJumpWidth = 1;
 8002272:	4b1e      	ldr	r3, [pc, #120]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 8002274:	2201      	movs	r2, #1
 8002276:	629a      	str	r2, [r3, #40]	; 0x28
	hfdcan3.Init.DataTimeSeg1 = 1;
 8002278:	4b1c      	ldr	r3, [pc, #112]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 800227a:	2201      	movs	r2, #1
 800227c:	62da      	str	r2, [r3, #44]	; 0x2c
	hfdcan3.Init.DataTimeSeg2 = 1;
 800227e:	4b1b      	ldr	r3, [pc, #108]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 8002280:	2201      	movs	r2, #1
 8002282:	631a      	str	r2, [r3, #48]	; 0x30
	hfdcan3.Init.MessageRAMOffset = 0;
 8002284:	4b19      	ldr	r3, [pc, #100]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 8002286:	2200      	movs	r2, #0
 8002288:	635a      	str	r2, [r3, #52]	; 0x34
	hfdcan3.Init.StdFiltersNbr = 0;
 800228a:	4b18      	ldr	r3, [pc, #96]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 800228c:	2200      	movs	r2, #0
 800228e:	639a      	str	r2, [r3, #56]	; 0x38
	hfdcan3.Init.ExtFiltersNbr = 0;
 8002290:	4b16      	ldr	r3, [pc, #88]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 8002292:	2200      	movs	r2, #0
 8002294:	63da      	str	r2, [r3, #60]	; 0x3c
	hfdcan3.Init.RxFifo0ElmtsNbr = 0;
 8002296:	4b15      	ldr	r3, [pc, #84]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 8002298:	2200      	movs	r2, #0
 800229a:	641a      	str	r2, [r3, #64]	; 0x40
	hfdcan3.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800229c:	4b13      	ldr	r3, [pc, #76]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 800229e:	2204      	movs	r2, #4
 80022a0:	645a      	str	r2, [r3, #68]	; 0x44
	hfdcan3.Init.RxFifo1ElmtsNbr = 0;
 80022a2:	4b12      	ldr	r3, [pc, #72]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	649a      	str	r2, [r3, #72]	; 0x48
	hfdcan3.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80022a8:	4b10      	ldr	r3, [pc, #64]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 80022aa:	2204      	movs	r2, #4
 80022ac:	64da      	str	r2, [r3, #76]	; 0x4c
	hfdcan3.Init.RxBuffersNbr = 0;
 80022ae:	4b0f      	ldr	r3, [pc, #60]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	651a      	str	r2, [r3, #80]	; 0x50
	hfdcan3.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80022b4:	4b0d      	ldr	r3, [pc, #52]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 80022b6:	2204      	movs	r2, #4
 80022b8:	655a      	str	r2, [r3, #84]	; 0x54
	hfdcan3.Init.TxEventsNbr = 0;
 80022ba:	4b0c      	ldr	r3, [pc, #48]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 80022bc:	2200      	movs	r2, #0
 80022be:	659a      	str	r2, [r3, #88]	; 0x58
	hfdcan3.Init.TxBuffersNbr = 0;
 80022c0:	4b0a      	ldr	r3, [pc, #40]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	65da      	str	r2, [r3, #92]	; 0x5c
	hfdcan3.Init.TxFifoQueueElmtsNbr = 0;
 80022c6:	4b09      	ldr	r3, [pc, #36]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	661a      	str	r2, [r3, #96]	; 0x60
	hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80022cc:	4b07      	ldr	r3, [pc, #28]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	665a      	str	r2, [r3, #100]	; 0x64
	hfdcan3.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80022d2:	4b06      	ldr	r3, [pc, #24]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 80022d4:	2204      	movs	r2, #4
 80022d6:	669a      	str	r2, [r3, #104]	; 0x68
	if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK) {
 80022d8:	4804      	ldr	r0, [pc, #16]	; (80022ec <MX_FDCAN3_Init+0xc0>)
 80022da:	f006 f8c1 	bl	8008460 <HAL_FDCAN_Init>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d001      	beq.n	80022e8 <MX_FDCAN3_Init+0xbc>
		Error_Handler();
 80022e4:	f000 fd9c 	bl	8002e20 <Error_Handler>
	}
	/* USER CODE BEGIN FDCAN3_Init 2 */

	/* USER CODE END FDCAN3_Init 2 */

}
 80022e8:	bf00      	nop
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	24000e3c 	.word	0x24000e3c
 80022f0:	4000d400 	.word	0x4000d400

080022f4 <MX_I2C2_Init>:
/**
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void) {
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 80022f8:	4b1b      	ldr	r3, [pc, #108]	; (8002368 <MX_I2C2_Init+0x74>)
 80022fa:	4a1c      	ldr	r2, [pc, #112]	; (800236c <MX_I2C2_Init+0x78>)
 80022fc:	601a      	str	r2, [r3, #0]
	hi2c2.Init.Timing = 0x20303E5D;
 80022fe:	4b1a      	ldr	r3, [pc, #104]	; (8002368 <MX_I2C2_Init+0x74>)
 8002300:	4a1b      	ldr	r2, [pc, #108]	; (8002370 <MX_I2C2_Init+0x7c>)
 8002302:	605a      	str	r2, [r3, #4]
	hi2c2.Init.OwnAddress1 = 0;
 8002304:	4b18      	ldr	r3, [pc, #96]	; (8002368 <MX_I2C2_Init+0x74>)
 8002306:	2200      	movs	r2, #0
 8002308:	609a      	str	r2, [r3, #8]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800230a:	4b17      	ldr	r3, [pc, #92]	; (8002368 <MX_I2C2_Init+0x74>)
 800230c:	2201      	movs	r2, #1
 800230e:	60da      	str	r2, [r3, #12]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002310:	4b15      	ldr	r3, [pc, #84]	; (8002368 <MX_I2C2_Init+0x74>)
 8002312:	2200      	movs	r2, #0
 8002314:	611a      	str	r2, [r3, #16]
	hi2c2.Init.OwnAddress2 = 0;
 8002316:	4b14      	ldr	r3, [pc, #80]	; (8002368 <MX_I2C2_Init+0x74>)
 8002318:	2200      	movs	r2, #0
 800231a:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800231c:	4b12      	ldr	r3, [pc, #72]	; (8002368 <MX_I2C2_Init+0x74>)
 800231e:	2200      	movs	r2, #0
 8002320:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002322:	4b11      	ldr	r3, [pc, #68]	; (8002368 <MX_I2C2_Init+0x74>)
 8002324:	2200      	movs	r2, #0
 8002326:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002328:	4b0f      	ldr	r3, [pc, #60]	; (8002368 <MX_I2C2_Init+0x74>)
 800232a:	2200      	movs	r2, #0
 800232c:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 800232e:	480e      	ldr	r0, [pc, #56]	; (8002368 <MX_I2C2_Init+0x74>)
 8002330:	f006 fdd4 	bl	8008edc <HAL_I2C_Init>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d001      	beq.n	800233e <MX_I2C2_Init+0x4a>
		Error_Handler();
 800233a:	f000 fd71 	bl	8002e20 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE)
 800233e:	2100      	movs	r1, #0
 8002340:	4809      	ldr	r0, [pc, #36]	; (8002368 <MX_I2C2_Init+0x74>)
 8002342:	f006 fe75 	bl	8009030 <HAL_I2CEx_ConfigAnalogFilter>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d001      	beq.n	8002350 <MX_I2C2_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 800234c:	f000 fd68 	bl	8002e20 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK) {
 8002350:	2100      	movs	r1, #0
 8002352:	4805      	ldr	r0, [pc, #20]	; (8002368 <MX_I2C2_Init+0x74>)
 8002354:	f006 feb7 	bl	80090c6 <HAL_I2CEx_ConfigDigitalFilter>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <MX_I2C2_Init+0x6e>
		Error_Handler();
 800235e:	f000 fd5f 	bl	8002e20 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 8002362:	bf00      	nop
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	24000edc 	.word	0x24000edc
 800236c:	40005800 	.word	0x40005800
 8002370:	20303e5d 	.word	0x20303e5d

08002374 <MX_SDMMC2_SD_Init>:
/**
 * @brief SDMMC2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDMMC2_SD_Init(void) {
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
	/* USER CODE END SDMMC2_Init 0 */

	/* USER CODE BEGIN SDMMC2_Init 1 */

	/* USER CODE END SDMMC2_Init 1 */
	hsd2.Instance = SDMMC2;
 8002378:	4b0b      	ldr	r3, [pc, #44]	; (80023a8 <MX_SDMMC2_SD_Init+0x34>)
 800237a:	4a0c      	ldr	r2, [pc, #48]	; (80023ac <MX_SDMMC2_SD_Init+0x38>)
 800237c:	601a      	str	r2, [r3, #0]
	hsd2.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800237e:	4b0a      	ldr	r3, [pc, #40]	; (80023a8 <MX_SDMMC2_SD_Init+0x34>)
 8002380:	2200      	movs	r2, #0
 8002382:	605a      	str	r2, [r3, #4]
	hsd2.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8002384:	4b08      	ldr	r3, [pc, #32]	; (80023a8 <MX_SDMMC2_SD_Init+0x34>)
 8002386:	2200      	movs	r2, #0
 8002388:	609a      	str	r2, [r3, #8]
	hsd2.Init.BusWide = SDMMC_BUS_WIDE_4B;
 800238a:	4b07      	ldr	r3, [pc, #28]	; (80023a8 <MX_SDMMC2_SD_Init+0x34>)
 800238c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002390:	60da      	str	r2, [r3, #12]
	hsd2.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8002392:	4b05      	ldr	r3, [pc, #20]	; (80023a8 <MX_SDMMC2_SD_Init+0x34>)
 8002394:	2200      	movs	r2, #0
 8002396:	611a      	str	r2, [r3, #16]
	hsd2.Init.ClockDiv = 8;
 8002398:	4b03      	ldr	r3, [pc, #12]	; (80023a8 <MX_SDMMC2_SD_Init+0x34>)
 800239a:	2208      	movs	r2, #8
 800239c:	615a      	str	r2, [r3, #20]
	/* USER CODE BEGIN SDMMC2_Init 2 */

	/* USER CODE END SDMMC2_Init 2 */

}
 800239e:	bf00      	nop
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr
 80023a8:	24000f30 	.word	0x24000f30
 80023ac:	48022400 	.word	0x48022400

080023b0 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 80023b0:	b580      	push	{r7, lr}
 80023b2:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 80023b4:	4b27      	ldr	r3, [pc, #156]	; (8002454 <MX_SPI1_Init+0xa4>)
 80023b6:	4a28      	ldr	r2, [pc, #160]	; (8002458 <MX_SPI1_Init+0xa8>)
 80023b8:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80023ba:	4b26      	ldr	r3, [pc, #152]	; (8002454 <MX_SPI1_Init+0xa4>)
 80023bc:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80023c0:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80023c2:	4b24      	ldr	r3, [pc, #144]	; (8002454 <MX_SPI1_Init+0xa4>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80023c8:	4b22      	ldr	r3, [pc, #136]	; (8002454 <MX_SPI1_Init+0xa4>)
 80023ca:	2207      	movs	r2, #7
 80023cc:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80023ce:	4b21      	ldr	r3, [pc, #132]	; (8002454 <MX_SPI1_Init+0xa4>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80023d4:	4b1f      	ldr	r3, [pc, #124]	; (8002454 <MX_SPI1_Init+0xa4>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 80023da:	4b1e      	ldr	r3, [pc, #120]	; (8002454 <MX_SPI1_Init+0xa4>)
 80023dc:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80023e0:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80023e2:	4b1c      	ldr	r3, [pc, #112]	; (8002454 <MX_SPI1_Init+0xa4>)
 80023e4:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80023e8:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80023ea:	4b1a      	ldr	r3, [pc, #104]	; (8002454 <MX_SPI1_Init+0xa4>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80023f0:	4b18      	ldr	r3, [pc, #96]	; (8002454 <MX_SPI1_Init+0xa4>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80023f6:	4b17      	ldr	r3, [pc, #92]	; (8002454 <MX_SPI1_Init+0xa4>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 0x0;
 80023fc:	4b15      	ldr	r3, [pc, #84]	; (8002454 <MX_SPI1_Init+0xa4>)
 80023fe:	2200      	movs	r2, #0
 8002400:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002402:	4b14      	ldr	r3, [pc, #80]	; (8002454 <MX_SPI1_Init+0xa4>)
 8002404:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002408:	635a      	str	r2, [r3, #52]	; 0x34
	hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800240a:	4b12      	ldr	r3, [pc, #72]	; (8002454 <MX_SPI1_Init+0xa4>)
 800240c:	2200      	movs	r2, #0
 800240e:	639a      	str	r2, [r3, #56]	; 0x38
	hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002410:	4b10      	ldr	r3, [pc, #64]	; (8002454 <MX_SPI1_Init+0xa4>)
 8002412:	2200      	movs	r2, #0
 8002414:	63da      	str	r2, [r3, #60]	; 0x3c
	hspi1.Init.TxCRCInitializationPattern =
 8002416:	4b0f      	ldr	r3, [pc, #60]	; (8002454 <MX_SPI1_Init+0xa4>)
 8002418:	2200      	movs	r2, #0
 800241a:	641a      	str	r2, [r3, #64]	; 0x40
	SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi1.Init.RxCRCInitializationPattern =
 800241c:	4b0d      	ldr	r3, [pc, #52]	; (8002454 <MX_SPI1_Init+0xa4>)
 800241e:	2200      	movs	r2, #0
 8002420:	645a      	str	r2, [r3, #68]	; 0x44
	SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002422:	4b0c      	ldr	r3, [pc, #48]	; (8002454 <MX_SPI1_Init+0xa4>)
 8002424:	2200      	movs	r2, #0
 8002426:	649a      	str	r2, [r3, #72]	; 0x48
	hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002428:	4b0a      	ldr	r3, [pc, #40]	; (8002454 <MX_SPI1_Init+0xa4>)
 800242a:	2200      	movs	r2, #0
 800242c:	64da      	str	r2, [r3, #76]	; 0x4c
	hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800242e:	4b09      	ldr	r3, [pc, #36]	; (8002454 <MX_SPI1_Init+0xa4>)
 8002430:	2200      	movs	r2, #0
 8002432:	651a      	str	r2, [r3, #80]	; 0x50
	hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002434:	4b07      	ldr	r3, [pc, #28]	; (8002454 <MX_SPI1_Init+0xa4>)
 8002436:	2200      	movs	r2, #0
 8002438:	655a      	str	r2, [r3, #84]	; 0x54
	hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800243a:	4b06      	ldr	r3, [pc, #24]	; (8002454 <MX_SPI1_Init+0xa4>)
 800243c:	2200      	movs	r2, #0
 800243e:	659a      	str	r2, [r3, #88]	; 0x58
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8002440:	4804      	ldr	r0, [pc, #16]	; (8002454 <MX_SPI1_Init+0xa4>)
 8002442:	f00d f9a9 	bl	800f798 <HAL_SPI_Init>
 8002446:	4603      	mov	r3, r0
 8002448:	2b00      	cmp	r3, #0
 800244a:	d001      	beq.n	8002450 <MX_SPI1_Init+0xa0>
		Error_Handler();
 800244c:	f000 fce8 	bl	8002e20 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8002450:	bf00      	nop
 8002452:	bd80      	pop	{r7, pc}
 8002454:	24000fac 	.word	0x24000fac
 8002458:	40013000 	.word	0x40013000

0800245c <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 800245c:	b580      	push	{r7, lr}
 800245e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8002460:	4b27      	ldr	r3, [pc, #156]	; (8002500 <MX_SPI2_Init+0xa4>)
 8002462:	4a28      	ldr	r2, [pc, #160]	; (8002504 <MX_SPI2_Init+0xa8>)
 8002464:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8002466:	4b26      	ldr	r3, [pc, #152]	; (8002500 <MX_SPI2_Init+0xa4>)
 8002468:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800246c:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800246e:	4b24      	ldr	r3, [pc, #144]	; (8002500 <MX_SPI2_Init+0xa4>)
 8002470:	2200      	movs	r2, #0
 8002472:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002474:	4b22      	ldr	r3, [pc, #136]	; (8002500 <MX_SPI2_Init+0xa4>)
 8002476:	2207      	movs	r2, #7
 8002478:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800247a:	4b21      	ldr	r3, [pc, #132]	; (8002500 <MX_SPI2_Init+0xa4>)
 800247c:	2200      	movs	r2, #0
 800247e:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002480:	4b1f      	ldr	r3, [pc, #124]	; (8002500 <MX_SPI2_Init+0xa4>)
 8002482:	2200      	movs	r2, #0
 8002484:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8002486:	4b1e      	ldr	r3, [pc, #120]	; (8002500 <MX_SPI2_Init+0xa4>)
 8002488:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800248c:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800248e:	4b1c      	ldr	r3, [pc, #112]	; (8002500 <MX_SPI2_Init+0xa4>)
 8002490:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002494:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002496:	4b1a      	ldr	r3, [pc, #104]	; (8002500 <MX_SPI2_Init+0xa4>)
 8002498:	2200      	movs	r2, #0
 800249a:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800249c:	4b18      	ldr	r3, [pc, #96]	; (8002500 <MX_SPI2_Init+0xa4>)
 800249e:	2200      	movs	r2, #0
 80024a0:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024a2:	4b17      	ldr	r3, [pc, #92]	; (8002500 <MX_SPI2_Init+0xa4>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 0x0;
 80024a8:	4b15      	ldr	r3, [pc, #84]	; (8002500 <MX_SPI2_Init+0xa4>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80024ae:	4b14      	ldr	r3, [pc, #80]	; (8002500 <MX_SPI2_Init+0xa4>)
 80024b0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80024b4:	635a      	str	r2, [r3, #52]	; 0x34
	hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80024b6:	4b12      	ldr	r3, [pc, #72]	; (8002500 <MX_SPI2_Init+0xa4>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	639a      	str	r2, [r3, #56]	; 0x38
	hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80024bc:	4b10      	ldr	r3, [pc, #64]	; (8002500 <MX_SPI2_Init+0xa4>)
 80024be:	2200      	movs	r2, #0
 80024c0:	63da      	str	r2, [r3, #60]	; 0x3c
	hspi2.Init.TxCRCInitializationPattern =
 80024c2:	4b0f      	ldr	r3, [pc, #60]	; (8002500 <MX_SPI2_Init+0xa4>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	641a      	str	r2, [r3, #64]	; 0x40
	SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi2.Init.RxCRCInitializationPattern =
 80024c8:	4b0d      	ldr	r3, [pc, #52]	; (8002500 <MX_SPI2_Init+0xa4>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	645a      	str	r2, [r3, #68]	; 0x44
	SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80024ce:	4b0c      	ldr	r3, [pc, #48]	; (8002500 <MX_SPI2_Init+0xa4>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	649a      	str	r2, [r3, #72]	; 0x48
	hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80024d4:	4b0a      	ldr	r3, [pc, #40]	; (8002500 <MX_SPI2_Init+0xa4>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	64da      	str	r2, [r3, #76]	; 0x4c
	hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80024da:	4b09      	ldr	r3, [pc, #36]	; (8002500 <MX_SPI2_Init+0xa4>)
 80024dc:	2200      	movs	r2, #0
 80024de:	651a      	str	r2, [r3, #80]	; 0x50
	hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80024e0:	4b07      	ldr	r3, [pc, #28]	; (8002500 <MX_SPI2_Init+0xa4>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	655a      	str	r2, [r3, #84]	; 0x54
	hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80024e6:	4b06      	ldr	r3, [pc, #24]	; (8002500 <MX_SPI2_Init+0xa4>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	659a      	str	r2, [r3, #88]	; 0x58
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 80024ec:	4804      	ldr	r0, [pc, #16]	; (8002500 <MX_SPI2_Init+0xa4>)
 80024ee:	f00d f953 	bl	800f798 <HAL_SPI_Init>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d001      	beq.n	80024fc <MX_SPI2_Init+0xa0>
		Error_Handler();
 80024f8:	f000 fc92 	bl	8002e20 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 80024fc:	bf00      	nop
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	24001034 	.word	0x24001034
 8002504:	40003800 	.word	0x40003800

08002508 <MX_SPI3_Init>:
/**
 * @brief SPI3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI3_Init(void) {
 8002508:	b580      	push	{r7, lr}
 800250a:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI3_Init 1 */

	/* USER CODE END SPI3_Init 1 */
	/* SPI3 parameter configuration*/
	hspi3.Instance = SPI3;
 800250c:	4b27      	ldr	r3, [pc, #156]	; (80025ac <MX_SPI3_Init+0xa4>)
 800250e:	4a28      	ldr	r2, [pc, #160]	; (80025b0 <MX_SPI3_Init+0xa8>)
 8002510:	601a      	str	r2, [r3, #0]
	hspi3.Init.Mode = SPI_MODE_MASTER;
 8002512:	4b26      	ldr	r3, [pc, #152]	; (80025ac <MX_SPI3_Init+0xa4>)
 8002514:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002518:	605a      	str	r2, [r3, #4]
	hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800251a:	4b24      	ldr	r3, [pc, #144]	; (80025ac <MX_SPI3_Init+0xa4>)
 800251c:	2200      	movs	r2, #0
 800251e:	609a      	str	r2, [r3, #8]
	hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002520:	4b22      	ldr	r3, [pc, #136]	; (80025ac <MX_SPI3_Init+0xa4>)
 8002522:	2207      	movs	r2, #7
 8002524:	60da      	str	r2, [r3, #12]
	hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002526:	4b21      	ldr	r3, [pc, #132]	; (80025ac <MX_SPI3_Init+0xa4>)
 8002528:	2200      	movs	r2, #0
 800252a:	611a      	str	r2, [r3, #16]
	hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800252c:	4b1f      	ldr	r3, [pc, #124]	; (80025ac <MX_SPI3_Init+0xa4>)
 800252e:	2200      	movs	r2, #0
 8002530:	615a      	str	r2, [r3, #20]
	hspi3.Init.NSS = SPI_NSS_SOFT;
 8002532:	4b1e      	ldr	r3, [pc, #120]	; (80025ac <MX_SPI3_Init+0xa4>)
 8002534:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002538:	619a      	str	r2, [r3, #24]
	hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800253a:	4b1c      	ldr	r3, [pc, #112]	; (80025ac <MX_SPI3_Init+0xa4>)
 800253c:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8002540:	61da      	str	r2, [r3, #28]
	hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002542:	4b1a      	ldr	r3, [pc, #104]	; (80025ac <MX_SPI3_Init+0xa4>)
 8002544:	2200      	movs	r2, #0
 8002546:	621a      	str	r2, [r3, #32]
	hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002548:	4b18      	ldr	r3, [pc, #96]	; (80025ac <MX_SPI3_Init+0xa4>)
 800254a:	2200      	movs	r2, #0
 800254c:	625a      	str	r2, [r3, #36]	; 0x24
	hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800254e:	4b17      	ldr	r3, [pc, #92]	; (80025ac <MX_SPI3_Init+0xa4>)
 8002550:	2200      	movs	r2, #0
 8002552:	629a      	str	r2, [r3, #40]	; 0x28
	hspi3.Init.CRCPolynomial = 0x0;
 8002554:	4b15      	ldr	r3, [pc, #84]	; (80025ac <MX_SPI3_Init+0xa4>)
 8002556:	2200      	movs	r2, #0
 8002558:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800255a:	4b14      	ldr	r3, [pc, #80]	; (80025ac <MX_SPI3_Init+0xa4>)
 800255c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002560:	635a      	str	r2, [r3, #52]	; 0x34
	hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002562:	4b12      	ldr	r3, [pc, #72]	; (80025ac <MX_SPI3_Init+0xa4>)
 8002564:	2200      	movs	r2, #0
 8002566:	639a      	str	r2, [r3, #56]	; 0x38
	hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002568:	4b10      	ldr	r3, [pc, #64]	; (80025ac <MX_SPI3_Init+0xa4>)
 800256a:	2200      	movs	r2, #0
 800256c:	63da      	str	r2, [r3, #60]	; 0x3c
	hspi3.Init.TxCRCInitializationPattern =
 800256e:	4b0f      	ldr	r3, [pc, #60]	; (80025ac <MX_SPI3_Init+0xa4>)
 8002570:	2200      	movs	r2, #0
 8002572:	641a      	str	r2, [r3, #64]	; 0x40
	SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi3.Init.RxCRCInitializationPattern =
 8002574:	4b0d      	ldr	r3, [pc, #52]	; (80025ac <MX_SPI3_Init+0xa4>)
 8002576:	2200      	movs	r2, #0
 8002578:	645a      	str	r2, [r3, #68]	; 0x44
	SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800257a:	4b0c      	ldr	r3, [pc, #48]	; (80025ac <MX_SPI3_Init+0xa4>)
 800257c:	2200      	movs	r2, #0
 800257e:	649a      	str	r2, [r3, #72]	; 0x48
	hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002580:	4b0a      	ldr	r3, [pc, #40]	; (80025ac <MX_SPI3_Init+0xa4>)
 8002582:	2200      	movs	r2, #0
 8002584:	64da      	str	r2, [r3, #76]	; 0x4c
	hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002586:	4b09      	ldr	r3, [pc, #36]	; (80025ac <MX_SPI3_Init+0xa4>)
 8002588:	2200      	movs	r2, #0
 800258a:	651a      	str	r2, [r3, #80]	; 0x50
	hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800258c:	4b07      	ldr	r3, [pc, #28]	; (80025ac <MX_SPI3_Init+0xa4>)
 800258e:	2200      	movs	r2, #0
 8002590:	655a      	str	r2, [r3, #84]	; 0x54
	hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002592:	4b06      	ldr	r3, [pc, #24]	; (80025ac <MX_SPI3_Init+0xa4>)
 8002594:	2200      	movs	r2, #0
 8002596:	659a      	str	r2, [r3, #88]	; 0x58
	if (HAL_SPI_Init(&hspi3) != HAL_OK) {
 8002598:	4804      	ldr	r0, [pc, #16]	; (80025ac <MX_SPI3_Init+0xa4>)
 800259a:	f00d f8fd 	bl	800f798 <HAL_SPI_Init>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d001      	beq.n	80025a8 <MX_SPI3_Init+0xa0>
		Error_Handler();
 80025a4:	f000 fc3c 	bl	8002e20 <Error_Handler>
	}
	/* USER CODE BEGIN SPI3_Init 2 */

	/* USER CODE END SPI3_Init 2 */

}
 80025a8:	bf00      	nop
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	240010bc 	.word	0x240010bc
 80025b0:	40003c00 	.word	0x40003c00

080025b4 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b08a      	sub	sp, #40	; 0x28
 80025b8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80025ba:	f107 031c 	add.w	r3, r7, #28
 80025be:	2200      	movs	r2, #0
 80025c0:	601a      	str	r2, [r3, #0]
 80025c2:	605a      	str	r2, [r3, #4]
 80025c4:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80025c6:	463b      	mov	r3, r7
 80025c8:	2200      	movs	r2, #0
 80025ca:	601a      	str	r2, [r3, #0]
 80025cc:	605a      	str	r2, [r3, #4]
 80025ce:	609a      	str	r2, [r3, #8]
 80025d0:	60da      	str	r2, [r3, #12]
 80025d2:	611a      	str	r2, [r3, #16]
 80025d4:	615a      	str	r2, [r3, #20]
 80025d6:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 80025d8:	4b21      	ldr	r3, [pc, #132]	; (8002660 <MX_TIM2_Init+0xac>)
 80025da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80025de:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 80025e0:	4b1f      	ldr	r3, [pc, #124]	; (8002660 <MX_TIM2_Init+0xac>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025e6:	4b1e      	ldr	r3, [pc, #120]	; (8002660 <MX_TIM2_Init+0xac>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 90;
 80025ec:	4b1c      	ldr	r3, [pc, #112]	; (8002660 <MX_TIM2_Init+0xac>)
 80025ee:	225a      	movs	r2, #90	; 0x5a
 80025f0:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025f2:	4b1b      	ldr	r3, [pc, #108]	; (8002660 <MX_TIM2_Init+0xac>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025f8:	4b19      	ldr	r3, [pc, #100]	; (8002660 <MX_TIM2_Init+0xac>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 80025fe:	4818      	ldr	r0, [pc, #96]	; (8002660 <MX_TIM2_Init+0xac>)
 8002600:	f00d feba 	bl	8010378 <HAL_TIM_PWM_Init>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d001      	beq.n	800260e <MX_TIM2_Init+0x5a>
		Error_Handler();
 800260a:	f000 fc09 	bl	8002e20 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800260e:	2300      	movs	r3, #0
 8002610:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002612:	2300      	movs	r3, #0
 8002614:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8002616:	f107 031c 	add.w	r3, r7, #28
 800261a:	4619      	mov	r1, r3
 800261c:	4810      	ldr	r0, [pc, #64]	; (8002660 <MX_TIM2_Init+0xac>)
 800261e:	f00f f941 	bl	80118a4 <HAL_TIMEx_MasterConfigSynchronization>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d001      	beq.n	800262c <MX_TIM2_Init+0x78>
			!= HAL_OK) {
		Error_Handler();
 8002628:	f000 fbfa 	bl	8002e20 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800262c:	2360      	movs	r3, #96	; 0x60
 800262e:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8002630:	2300      	movs	r3, #0
 8002632:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002634:	2300      	movs	r3, #0
 8002636:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002638:	2300      	movs	r3, #0
 800263a:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3)
 800263c:	463b      	mov	r3, r7
 800263e:	2208      	movs	r2, #8
 8002640:	4619      	mov	r1, r3
 8002642:	4807      	ldr	r0, [pc, #28]	; (8002660 <MX_TIM2_Init+0xac>)
 8002644:	f00e fb60 	bl	8010d08 <HAL_TIM_PWM_ConfigChannel>
 8002648:	4603      	mov	r3, r0
 800264a:	2b00      	cmp	r3, #0
 800264c:	d001      	beq.n	8002652 <MX_TIM2_Init+0x9e>
			!= HAL_OK) {
		Error_Handler();
 800264e:	f000 fbe7 	bl	8002e20 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8002652:	4803      	ldr	r0, [pc, #12]	; (8002660 <MX_TIM2_Init+0xac>)
 8002654:	f001 f91a 	bl	800388c <HAL_TIM_MspPostInit>

}
 8002658:	bf00      	nop
 800265a:	3728      	adds	r7, #40	; 0x28
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	24001144 	.word	0x24001144

08002664 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8002664:	b580      	push	{r7, lr}
 8002666:	b08a      	sub	sp, #40	; 0x28
 8002668:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800266a:	f107 031c 	add.w	r3, r7, #28
 800266e:	2200      	movs	r2, #0
 8002670:	601a      	str	r2, [r3, #0]
 8002672:	605a      	str	r2, [r3, #4]
 8002674:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8002676:	463b      	mov	r3, r7
 8002678:	2200      	movs	r2, #0
 800267a:	601a      	str	r2, [r3, #0]
 800267c:	605a      	str	r2, [r3, #4]
 800267e:	609a      	str	r2, [r3, #8]
 8002680:	60da      	str	r2, [r3, #12]
 8002682:	611a      	str	r2, [r3, #16]
 8002684:	615a      	str	r2, [r3, #20]
 8002686:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8002688:	4b26      	ldr	r3, [pc, #152]	; (8002724 <MX_TIM3_Init+0xc0>)
 800268a:	4a27      	ldr	r2, [pc, #156]	; (8002728 <MX_TIM3_Init+0xc4>)
 800268c:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 800268e:	4b25      	ldr	r3, [pc, #148]	; (8002724 <MX_TIM3_Init+0xc0>)
 8002690:	2200      	movs	r2, #0
 8002692:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002694:	4b23      	ldr	r3, [pc, #140]	; (8002724 <MX_TIM3_Init+0xc0>)
 8002696:	2200      	movs	r2, #0
 8002698:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 90;
 800269a:	4b22      	ldr	r3, [pc, #136]	; (8002724 <MX_TIM3_Init+0xc0>)
 800269c:	225a      	movs	r2, #90	; 0x5a
 800269e:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026a0:	4b20      	ldr	r3, [pc, #128]	; (8002724 <MX_TIM3_Init+0xc0>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026a6:	4b1f      	ldr	r3, [pc, #124]	; (8002724 <MX_TIM3_Init+0xc0>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 80026ac:	481d      	ldr	r0, [pc, #116]	; (8002724 <MX_TIM3_Init+0xc0>)
 80026ae:	f00d fe63 	bl	8010378 <HAL_TIM_PWM_Init>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d001      	beq.n	80026bc <MX_TIM3_Init+0x58>
		Error_Handler();
 80026b8:	f000 fbb2 	bl	8002e20 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026bc:	2300      	movs	r3, #0
 80026be:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026c0:	2300      	movs	r3, #0
 80026c2:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 80026c4:	f107 031c 	add.w	r3, r7, #28
 80026c8:	4619      	mov	r1, r3
 80026ca:	4816      	ldr	r0, [pc, #88]	; (8002724 <MX_TIM3_Init+0xc0>)
 80026cc:	f00f f8ea 	bl	80118a4 <HAL_TIMEx_MasterConfigSynchronization>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <MX_TIM3_Init+0x76>
			!= HAL_OK) {
		Error_Handler();
 80026d6:	f000 fba3 	bl	8002e20 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80026da:	2360      	movs	r3, #96	; 0x60
 80026dc:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 80026de:	2300      	movs	r3, #0
 80026e0:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026e2:	2300      	movs	r3, #0
 80026e4:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026e6:	2300      	movs	r3, #0
 80026e8:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)
 80026ea:	463b      	mov	r3, r7
 80026ec:	2200      	movs	r2, #0
 80026ee:	4619      	mov	r1, r3
 80026f0:	480c      	ldr	r0, [pc, #48]	; (8002724 <MX_TIM3_Init+0xc0>)
 80026f2:	f00e fb09 	bl	8010d08 <HAL_TIM_PWM_ConfigChannel>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d001      	beq.n	8002700 <MX_TIM3_Init+0x9c>
			!= HAL_OK) {
		Error_Handler();
 80026fc:	f000 fb90 	bl	8002e20 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2)
 8002700:	463b      	mov	r3, r7
 8002702:	2204      	movs	r2, #4
 8002704:	4619      	mov	r1, r3
 8002706:	4807      	ldr	r0, [pc, #28]	; (8002724 <MX_TIM3_Init+0xc0>)
 8002708:	f00e fafe 	bl	8010d08 <HAL_TIM_PWM_ConfigChannel>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d001      	beq.n	8002716 <MX_TIM3_Init+0xb2>
			!= HAL_OK) {
		Error_Handler();
 8002712:	f000 fb85 	bl	8002e20 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8002716:	4803      	ldr	r0, [pc, #12]	; (8002724 <MX_TIM3_Init+0xc0>)
 8002718:	f001 f8b8 	bl	800388c <HAL_TIM_MspPostInit>

}
 800271c:	bf00      	nop
 800271e:	3728      	adds	r7, #40	; 0x28
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	24001190 	.word	0x24001190
 8002728:	40000400 	.word	0x40000400

0800272c <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 800272c:	b580      	push	{r7, lr}
 800272e:	b08a      	sub	sp, #40	; 0x28
 8002730:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002732:	f107 031c 	add.w	r3, r7, #28
 8002736:	2200      	movs	r2, #0
 8002738:	601a      	str	r2, [r3, #0]
 800273a:	605a      	str	r2, [r3, #4]
 800273c:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800273e:	463b      	mov	r3, r7
 8002740:	2200      	movs	r2, #0
 8002742:	601a      	str	r2, [r3, #0]
 8002744:	605a      	str	r2, [r3, #4]
 8002746:	609a      	str	r2, [r3, #8]
 8002748:	60da      	str	r2, [r3, #12]
 800274a:	611a      	str	r2, [r3, #16]
 800274c:	615a      	str	r2, [r3, #20]
 800274e:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8002750:	4b32      	ldr	r3, [pc, #200]	; (800281c <MX_TIM4_Init+0xf0>)
 8002752:	4a33      	ldr	r2, [pc, #204]	; (8002820 <MX_TIM4_Init+0xf4>)
 8002754:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 29;
 8002756:	4b31      	ldr	r3, [pc, #196]	; (800281c <MX_TIM4_Init+0xf0>)
 8002758:	221d      	movs	r2, #29
 800275a:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800275c:	4b2f      	ldr	r3, [pc, #188]	; (800281c <MX_TIM4_Init+0xf0>)
 800275e:	2200      	movs	r2, #0
 8002760:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 9999;
 8002762:	4b2e      	ldr	r3, [pc, #184]	; (800281c <MX_TIM4_Init+0xf0>)
 8002764:	f242 720f 	movw	r2, #9999	; 0x270f
 8002768:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800276a:	4b2c      	ldr	r3, [pc, #176]	; (800281c <MX_TIM4_Init+0xf0>)
 800276c:	2200      	movs	r2, #0
 800276e:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002770:	4b2a      	ldr	r3, [pc, #168]	; (800281c <MX_TIM4_Init+0xf0>)
 8002772:	2200      	movs	r2, #0
 8002774:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim4) != HAL_OK) {
 8002776:	4829      	ldr	r0, [pc, #164]	; (800281c <MX_TIM4_Init+0xf0>)
 8002778:	f00d fdfe 	bl	8010378 <HAL_TIM_PWM_Init>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <MX_TIM4_Init+0x5a>
		Error_Handler();
 8002782:	f000 fb4d 	bl	8002e20 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002786:	2300      	movs	r3, #0
 8002788:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800278a:	2300      	movs	r3, #0
 800278c:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 800278e:	f107 031c 	add.w	r3, r7, #28
 8002792:	4619      	mov	r1, r3
 8002794:	4821      	ldr	r0, [pc, #132]	; (800281c <MX_TIM4_Init+0xf0>)
 8002796:	f00f f885 	bl	80118a4 <HAL_TIMEx_MasterConfigSynchronization>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d001      	beq.n	80027a4 <MX_TIM4_Init+0x78>
			!= HAL_OK) {
		Error_Handler();
 80027a0:	f000 fb3e 	bl	8002e20 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80027a4:	2360      	movs	r3, #96	; 0x60
 80027a6:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 80027a8:	2300      	movs	r3, #0
 80027aa:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80027ac:	2300      	movs	r3, #0
 80027ae:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80027b0:	2300      	movs	r3, #0
 80027b2:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1)
 80027b4:	463b      	mov	r3, r7
 80027b6:	2200      	movs	r2, #0
 80027b8:	4619      	mov	r1, r3
 80027ba:	4818      	ldr	r0, [pc, #96]	; (800281c <MX_TIM4_Init+0xf0>)
 80027bc:	f00e faa4 	bl	8010d08 <HAL_TIM_PWM_ConfigChannel>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d001      	beq.n	80027ca <MX_TIM4_Init+0x9e>
			!= HAL_OK) {
		Error_Handler();
 80027c6:	f000 fb2b 	bl	8002e20 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2)
 80027ca:	463b      	mov	r3, r7
 80027cc:	2204      	movs	r2, #4
 80027ce:	4619      	mov	r1, r3
 80027d0:	4812      	ldr	r0, [pc, #72]	; (800281c <MX_TIM4_Init+0xf0>)
 80027d2:	f00e fa99 	bl	8010d08 <HAL_TIM_PWM_ConfigChannel>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d001      	beq.n	80027e0 <MX_TIM4_Init+0xb4>
			!= HAL_OK) {
		Error_Handler();
 80027dc:	f000 fb20 	bl	8002e20 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3)
 80027e0:	463b      	mov	r3, r7
 80027e2:	2208      	movs	r2, #8
 80027e4:	4619      	mov	r1, r3
 80027e6:	480d      	ldr	r0, [pc, #52]	; (800281c <MX_TIM4_Init+0xf0>)
 80027e8:	f00e fa8e 	bl	8010d08 <HAL_TIM_PWM_ConfigChannel>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <MX_TIM4_Init+0xca>
			!= HAL_OK) {
		Error_Handler();
 80027f2:	f000 fb15 	bl	8002e20 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4)
 80027f6:	463b      	mov	r3, r7
 80027f8:	220c      	movs	r2, #12
 80027fa:	4619      	mov	r1, r3
 80027fc:	4807      	ldr	r0, [pc, #28]	; (800281c <MX_TIM4_Init+0xf0>)
 80027fe:	f00e fa83 	bl	8010d08 <HAL_TIM_PWM_ConfigChannel>
 8002802:	4603      	mov	r3, r0
 8002804:	2b00      	cmp	r3, #0
 8002806:	d001      	beq.n	800280c <MX_TIM4_Init+0xe0>
			!= HAL_OK) {
		Error_Handler();
 8002808:	f000 fb0a 	bl	8002e20 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */
	HAL_TIM_MspPostInit(&htim4);
 800280c:	4803      	ldr	r0, [pc, #12]	; (800281c <MX_TIM4_Init+0xf0>)
 800280e:	f001 f83d 	bl	800388c <HAL_TIM_MspPostInit>

}
 8002812:	bf00      	nop
 8002814:	3728      	adds	r7, #40	; 0x28
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	240011dc 	.word	0x240011dc
 8002820:	40000800 	.word	0x40000800

08002824 <MX_TIM5_Init>:
/**
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void) {
 8002824:	b580      	push	{r7, lr}
 8002826:	b08a      	sub	sp, #40	; 0x28
 8002828:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800282a:	f107 031c 	add.w	r3, r7, #28
 800282e:	2200      	movs	r2, #0
 8002830:	601a      	str	r2, [r3, #0]
 8002832:	605a      	str	r2, [r3, #4]
 8002834:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8002836:	463b      	mov	r3, r7
 8002838:	2200      	movs	r2, #0
 800283a:	601a      	str	r2, [r3, #0]
 800283c:	605a      	str	r2, [r3, #4]
 800283e:	609a      	str	r2, [r3, #8]
 8002840:	60da      	str	r2, [r3, #12]
 8002842:	611a      	str	r2, [r3, #16]
 8002844:	615a      	str	r2, [r3, #20]
 8002846:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 8002848:	4b21      	ldr	r3, [pc, #132]	; (80028d0 <MX_TIM5_Init+0xac>)
 800284a:	4a22      	ldr	r2, [pc, #136]	; (80028d4 <MX_TIM5_Init+0xb0>)
 800284c:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 0;
 800284e:	4b20      	ldr	r3, [pc, #128]	; (80028d0 <MX_TIM5_Init+0xac>)
 8002850:	2200      	movs	r2, #0
 8002852:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002854:	4b1e      	ldr	r3, [pc, #120]	; (80028d0 <MX_TIM5_Init+0xac>)
 8002856:	2200      	movs	r2, #0
 8002858:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 90;
 800285a:	4b1d      	ldr	r3, [pc, #116]	; (80028d0 <MX_TIM5_Init+0xac>)
 800285c:	225a      	movs	r2, #90	; 0x5a
 800285e:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002860:	4b1b      	ldr	r3, [pc, #108]	; (80028d0 <MX_TIM5_Init+0xac>)
 8002862:	2200      	movs	r2, #0
 8002864:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002866:	4b1a      	ldr	r3, [pc, #104]	; (80028d0 <MX_TIM5_Init+0xac>)
 8002868:	2200      	movs	r2, #0
 800286a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim5) != HAL_OK) {
 800286c:	4818      	ldr	r0, [pc, #96]	; (80028d0 <MX_TIM5_Init+0xac>)
 800286e:	f00d fd83 	bl	8010378 <HAL_TIM_PWM_Init>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d001      	beq.n	800287c <MX_TIM5_Init+0x58>
		Error_Handler();
 8002878:	f000 fad2 	bl	8002e20 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800287c:	2300      	movs	r3, #0
 800287e:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002880:	2300      	movs	r3, #0
 8002882:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig)
 8002884:	f107 031c 	add.w	r3, r7, #28
 8002888:	4619      	mov	r1, r3
 800288a:	4811      	ldr	r0, [pc, #68]	; (80028d0 <MX_TIM5_Init+0xac>)
 800288c:	f00f f80a 	bl	80118a4 <HAL_TIMEx_MasterConfigSynchronization>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d001      	beq.n	800289a <MX_TIM5_Init+0x76>
			!= HAL_OK) {
		Error_Handler();
 8002896:	f000 fac3 	bl	8002e20 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800289a:	2360      	movs	r3, #96	; 0x60
 800289c:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 800289e:	2300      	movs	r3, #0
 80028a0:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028a2:	2300      	movs	r3, #0
 80028a4:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028a6:	2300      	movs	r3, #0
 80028a8:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4)
 80028aa:	463b      	mov	r3, r7
 80028ac:	220c      	movs	r2, #12
 80028ae:	4619      	mov	r1, r3
 80028b0:	4807      	ldr	r0, [pc, #28]	; (80028d0 <MX_TIM5_Init+0xac>)
 80028b2:	f00e fa29 	bl	8010d08 <HAL_TIM_PWM_ConfigChannel>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d001      	beq.n	80028c0 <MX_TIM5_Init+0x9c>
			!= HAL_OK) {
		Error_Handler();
 80028bc:	f000 fab0 	bl	8002e20 <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */
	HAL_TIM_MspPostInit(&htim5);
 80028c0:	4803      	ldr	r0, [pc, #12]	; (80028d0 <MX_TIM5_Init+0xac>)
 80028c2:	f000 ffe3 	bl	800388c <HAL_TIM_MspPostInit>

}
 80028c6:	bf00      	nop
 80028c8:	3728      	adds	r7, #40	; 0x28
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	24001228 	.word	0x24001228
 80028d4:	40000c00 	.word	0x40000c00

080028d8 <MX_TIM13_Init>:
/**
 * @brief TIM13 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM13_Init(void) {
 80028d8:	b580      	push	{r7, lr}
 80028da:	af00      	add	r7, sp, #0
	/* USER CODE END TIM13_Init 0 */

	/* USER CODE BEGIN TIM13_Init 1 */

	/* USER CODE END TIM13_Init 1 */
	htim13.Instance = TIM13;
 80028dc:	4b0e      	ldr	r3, [pc, #56]	; (8002918 <MX_TIM13_Init+0x40>)
 80028de:	4a0f      	ldr	r2, [pc, #60]	; (800291c <MX_TIM13_Init+0x44>)
 80028e0:	601a      	str	r2, [r3, #0]
	htim13.Init.Prescaler = 99;
 80028e2:	4b0d      	ldr	r3, [pc, #52]	; (8002918 <MX_TIM13_Init+0x40>)
 80028e4:	2263      	movs	r2, #99	; 0x63
 80028e6:	605a      	str	r2, [r3, #4]
	htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028e8:	4b0b      	ldr	r3, [pc, #44]	; (8002918 <MX_TIM13_Init+0x40>)
 80028ea:	2200      	movs	r2, #0
 80028ec:	609a      	str	r2, [r3, #8]
	htim13.Init.Period = 65535;
 80028ee:	4b0a      	ldr	r3, [pc, #40]	; (8002918 <MX_TIM13_Init+0x40>)
 80028f0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80028f4:	60da      	str	r2, [r3, #12]
	htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028f6:	4b08      	ldr	r3, [pc, #32]	; (8002918 <MX_TIM13_Init+0x40>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	611a      	str	r2, [r3, #16]
	htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028fc:	4b06      	ldr	r3, [pc, #24]	; (8002918 <MX_TIM13_Init+0x40>)
 80028fe:	2200      	movs	r2, #0
 8002900:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim13) != HAL_OK) {
 8002902:	4805      	ldr	r0, [pc, #20]	; (8002918 <MX_TIM13_Init+0x40>)
 8002904:	f00d fce1 	bl	80102ca <HAL_TIM_Base_Init>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d001      	beq.n	8002912 <MX_TIM13_Init+0x3a>
		Error_Handler();
 800290e:	f000 fa87 	bl	8002e20 <Error_Handler>
	}
	/* USER CODE BEGIN TIM13_Init 2 */

	/* USER CODE END TIM13_Init 2 */

}
 8002912:	bf00      	nop
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	24001274 	.word	0x24001274
 800291c:	40001c00 	.word	0x40001c00

08002920 <MX_TIM14_Init>:
/**
 * @brief TIM14 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM14_Init(void) {
 8002920:	b580      	push	{r7, lr}
 8002922:	af00      	add	r7, sp, #0
	/* USER CODE END TIM14_Init 0 */

	/* USER CODE BEGIN TIM14_Init 1 */

	/* USER CODE END TIM14_Init 1 */
	htim14.Instance = TIM14;
 8002924:	4b0e      	ldr	r3, [pc, #56]	; (8002960 <MX_TIM14_Init+0x40>)
 8002926:	4a0f      	ldr	r2, [pc, #60]	; (8002964 <MX_TIM14_Init+0x44>)
 8002928:	601a      	str	r2, [r3, #0]
	htim14.Init.Prescaler = 99;
 800292a:	4b0d      	ldr	r3, [pc, #52]	; (8002960 <MX_TIM14_Init+0x40>)
 800292c:	2263      	movs	r2, #99	; 0x63
 800292e:	605a      	str	r2, [r3, #4]
	htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002930:	4b0b      	ldr	r3, [pc, #44]	; (8002960 <MX_TIM14_Init+0x40>)
 8002932:	2200      	movs	r2, #0
 8002934:	609a      	str	r2, [r3, #8]
	htim14.Init.Period = 65535;
 8002936:	4b0a      	ldr	r3, [pc, #40]	; (8002960 <MX_TIM14_Init+0x40>)
 8002938:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800293c:	60da      	str	r2, [r3, #12]
	htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800293e:	4b08      	ldr	r3, [pc, #32]	; (8002960 <MX_TIM14_Init+0x40>)
 8002940:	2200      	movs	r2, #0
 8002942:	611a      	str	r2, [r3, #16]
	htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002944:	4b06      	ldr	r3, [pc, #24]	; (8002960 <MX_TIM14_Init+0x40>)
 8002946:	2200      	movs	r2, #0
 8002948:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim14) != HAL_OK) {
 800294a:	4805      	ldr	r0, [pc, #20]	; (8002960 <MX_TIM14_Init+0x40>)
 800294c:	f00d fcbd 	bl	80102ca <HAL_TIM_Base_Init>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d001      	beq.n	800295a <MX_TIM14_Init+0x3a>
		Error_Handler();
 8002956:	f000 fa63 	bl	8002e20 <Error_Handler>
	}
	/* USER CODE BEGIN TIM14_Init 2 */

	/* USER CODE END TIM14_Init 2 */

}
 800295a:	bf00      	nop
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	240012c0 	.word	0x240012c0
 8002964:	40002000 	.word	0x40002000

08002968 <MX_UART4_Init>:
/**
 * @brief UART4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART4_Init(void) {
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
	/* USER CODE END UART4_Init 0 */

	/* USER CODE BEGIN UART4_Init 1 */

	/* USER CODE END UART4_Init 1 */
	huart4.Instance = UART4;
 800296c:	4b22      	ldr	r3, [pc, #136]	; (80029f8 <MX_UART4_Init+0x90>)
 800296e:	4a23      	ldr	r2, [pc, #140]	; (80029fc <MX_UART4_Init+0x94>)
 8002970:	601a      	str	r2, [r3, #0]
	huart4.Init.BaudRate = 115200;
 8002972:	4b21      	ldr	r3, [pc, #132]	; (80029f8 <MX_UART4_Init+0x90>)
 8002974:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002978:	605a      	str	r2, [r3, #4]
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800297a:	4b1f      	ldr	r3, [pc, #124]	; (80029f8 <MX_UART4_Init+0x90>)
 800297c:	2200      	movs	r2, #0
 800297e:	609a      	str	r2, [r3, #8]
	huart4.Init.StopBits = UART_STOPBITS_1;
 8002980:	4b1d      	ldr	r3, [pc, #116]	; (80029f8 <MX_UART4_Init+0x90>)
 8002982:	2200      	movs	r2, #0
 8002984:	60da      	str	r2, [r3, #12]
	huart4.Init.Parity = UART_PARITY_NONE;
 8002986:	4b1c      	ldr	r3, [pc, #112]	; (80029f8 <MX_UART4_Init+0x90>)
 8002988:	2200      	movs	r2, #0
 800298a:	611a      	str	r2, [r3, #16]
	huart4.Init.Mode = UART_MODE_TX_RX;
 800298c:	4b1a      	ldr	r3, [pc, #104]	; (80029f8 <MX_UART4_Init+0x90>)
 800298e:	220c      	movs	r2, #12
 8002990:	615a      	str	r2, [r3, #20]
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002992:	4b19      	ldr	r3, [pc, #100]	; (80029f8 <MX_UART4_Init+0x90>)
 8002994:	2200      	movs	r2, #0
 8002996:	619a      	str	r2, [r3, #24]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002998:	4b17      	ldr	r3, [pc, #92]	; (80029f8 <MX_UART4_Init+0x90>)
 800299a:	2200      	movs	r2, #0
 800299c:	61da      	str	r2, [r3, #28]
	huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800299e:	4b16      	ldr	r3, [pc, #88]	; (80029f8 <MX_UART4_Init+0x90>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	621a      	str	r2, [r3, #32]
	huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80029a4:	4b14      	ldr	r3, [pc, #80]	; (80029f8 <MX_UART4_Init+0x90>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	625a      	str	r2, [r3, #36]	; 0x24
	huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80029aa:	4b13      	ldr	r3, [pc, #76]	; (80029f8 <MX_UART4_Init+0x90>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_UART_Init(&huart4) != HAL_OK) {
 80029b0:	4811      	ldr	r0, [pc, #68]	; (80029f8 <MX_UART4_Init+0x90>)
 80029b2:	f00f f831 	bl	8011a18 <HAL_UART_Init>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d001      	beq.n	80029c0 <MX_UART4_Init+0x58>
		Error_Handler();
 80029bc:	f000 fa30 	bl	8002e20 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8)
 80029c0:	2100      	movs	r1, #0
 80029c2:	480d      	ldr	r0, [pc, #52]	; (80029f8 <MX_UART4_Init+0x90>)
 80029c4:	f010 f937 	bl	8012c36 <HAL_UARTEx_SetTxFifoThreshold>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d001      	beq.n	80029d2 <MX_UART4_Init+0x6a>
			!= HAL_OK) {
		Error_Handler();
 80029ce:	f000 fa27 	bl	8002e20 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8)
 80029d2:	2100      	movs	r1, #0
 80029d4:	4808      	ldr	r0, [pc, #32]	; (80029f8 <MX_UART4_Init+0x90>)
 80029d6:	f010 f96c 	bl	8012cb2 <HAL_UARTEx_SetRxFifoThreshold>
 80029da:	4603      	mov	r3, r0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d001      	beq.n	80029e4 <MX_UART4_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
 80029e0:	f000 fa1e 	bl	8002e20 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK) {
 80029e4:	4804      	ldr	r0, [pc, #16]	; (80029f8 <MX_UART4_Init+0x90>)
 80029e6:	f010 f8ed 	bl	8012bc4 <HAL_UARTEx_DisableFifoMode>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d001      	beq.n	80029f4 <MX_UART4_Init+0x8c>
		Error_Handler();
 80029f0:	f000 fa16 	bl	8002e20 <Error_Handler>
	}
	/* USER CODE BEGIN UART4_Init 2 */

	/* USER CODE END UART4_Init 2 */

}
 80029f4:	bf00      	nop
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	24001564 	.word	0x24001564
 80029fc:	40004c00 	.word	0x40004c00

08002a00 <MX_USART6_UART_Init>:
/**
 * @brief USART6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART6_UART_Init(void) {
 8002a00:	b580      	push	{r7, lr}
 8002a02:	af00      	add	r7, sp, #0
	/* USER CODE END USART6_Init 0 */

	/* USER CODE BEGIN USART6_Init 1 */

	/* USER CODE END USART6_Init 1 */
	huart6.Instance = USART6;
 8002a04:	4b22      	ldr	r3, [pc, #136]	; (8002a90 <MX_USART6_UART_Init+0x90>)
 8002a06:	4a23      	ldr	r2, [pc, #140]	; (8002a94 <MX_USART6_UART_Init+0x94>)
 8002a08:	601a      	str	r2, [r3, #0]
	huart6.Init.BaudRate = 115200;
 8002a0a:	4b21      	ldr	r3, [pc, #132]	; (8002a90 <MX_USART6_UART_Init+0x90>)
 8002a0c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002a10:	605a      	str	r2, [r3, #4]
	huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002a12:	4b1f      	ldr	r3, [pc, #124]	; (8002a90 <MX_USART6_UART_Init+0x90>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	609a      	str	r2, [r3, #8]
	huart6.Init.StopBits = UART_STOPBITS_1;
 8002a18:	4b1d      	ldr	r3, [pc, #116]	; (8002a90 <MX_USART6_UART_Init+0x90>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	60da      	str	r2, [r3, #12]
	huart6.Init.Parity = UART_PARITY_NONE;
 8002a1e:	4b1c      	ldr	r3, [pc, #112]	; (8002a90 <MX_USART6_UART_Init+0x90>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	611a      	str	r2, [r3, #16]
	huart6.Init.Mode = UART_MODE_TX_RX;
 8002a24:	4b1a      	ldr	r3, [pc, #104]	; (8002a90 <MX_USART6_UART_Init+0x90>)
 8002a26:	220c      	movs	r2, #12
 8002a28:	615a      	str	r2, [r3, #20]
	huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a2a:	4b19      	ldr	r3, [pc, #100]	; (8002a90 <MX_USART6_UART_Init+0x90>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	619a      	str	r2, [r3, #24]
	huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a30:	4b17      	ldr	r3, [pc, #92]	; (8002a90 <MX_USART6_UART_Init+0x90>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	61da      	str	r2, [r3, #28]
	huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a36:	4b16      	ldr	r3, [pc, #88]	; (8002a90 <MX_USART6_UART_Init+0x90>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	621a      	str	r2, [r3, #32]
	huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002a3c:	4b14      	ldr	r3, [pc, #80]	; (8002a90 <MX_USART6_UART_Init+0x90>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	625a      	str	r2, [r3, #36]	; 0x24
	huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a42:	4b13      	ldr	r3, [pc, #76]	; (8002a90 <MX_USART6_UART_Init+0x90>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_UART_Init(&huart6) != HAL_OK) {
 8002a48:	4811      	ldr	r0, [pc, #68]	; (8002a90 <MX_USART6_UART_Init+0x90>)
 8002a4a:	f00e ffe5 	bl	8011a18 <HAL_UART_Init>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d001      	beq.n	8002a58 <MX_USART6_UART_Init+0x58>
		Error_Handler();
 8002a54:	f000 f9e4 	bl	8002e20 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8)
 8002a58:	2100      	movs	r1, #0
 8002a5a:	480d      	ldr	r0, [pc, #52]	; (8002a90 <MX_USART6_UART_Init+0x90>)
 8002a5c:	f010 f8eb 	bl	8012c36 <HAL_UARTEx_SetTxFifoThreshold>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d001      	beq.n	8002a6a <MX_USART6_UART_Init+0x6a>
			!= HAL_OK) {
		Error_Handler();
 8002a66:	f000 f9db 	bl	8002e20 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8)
 8002a6a:	2100      	movs	r1, #0
 8002a6c:	4808      	ldr	r0, [pc, #32]	; (8002a90 <MX_USART6_UART_Init+0x90>)
 8002a6e:	f010 f920 	bl	8012cb2 <HAL_UARTEx_SetRxFifoThreshold>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d001      	beq.n	8002a7c <MX_USART6_UART_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
 8002a78:	f000 f9d2 	bl	8002e20 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK) {
 8002a7c:	4804      	ldr	r0, [pc, #16]	; (8002a90 <MX_USART6_UART_Init+0x90>)
 8002a7e:	f010 f8a1 	bl	8012bc4 <HAL_UARTEx_DisableFifoMode>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d001      	beq.n	8002a8c <MX_USART6_UART_Init+0x8c>
		Error_Handler();
 8002a88:	f000 f9ca 	bl	8002e20 <Error_Handler>
	}
	/* USER CODE BEGIN USART6_Init 2 */

	/* USER CODE END USART6_Init 2 */

}
 8002a8c:	bf00      	nop
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	240015f8 	.word	0x240015f8
 8002a94:	40011400 	.word	0x40011400

08002a98 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b082      	sub	sp, #8
 8002a9c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8002a9e:	4b2d      	ldr	r3, [pc, #180]	; (8002b54 <MX_DMA_Init+0xbc>)
 8002aa0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002aa4:	4a2b      	ldr	r2, [pc, #172]	; (8002b54 <MX_DMA_Init+0xbc>)
 8002aa6:	f043 0301 	orr.w	r3, r3, #1
 8002aaa:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002aae:	4b29      	ldr	r3, [pc, #164]	; (8002b54 <MX_DMA_Init+0xbc>)
 8002ab0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002ab4:	f003 0301 	and.w	r3, r3, #1
 8002ab8:	607b      	str	r3, [r7, #4]
 8002aba:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA2_CLK_ENABLE();
 8002abc:	4b25      	ldr	r3, [pc, #148]	; (8002b54 <MX_DMA_Init+0xbc>)
 8002abe:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002ac2:	4a24      	ldr	r2, [pc, #144]	; (8002b54 <MX_DMA_Init+0xbc>)
 8002ac4:	f043 0302 	orr.w	r3, r3, #2
 8002ac8:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002acc:	4b21      	ldr	r3, [pc, #132]	; (8002b54 <MX_DMA_Init+0xbc>)
 8002ace:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002ad2:	f003 0302 	and.w	r3, r3, #2
 8002ad6:	603b      	str	r3, [r7, #0]
 8002ad8:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8002ada:	2200      	movs	r2, #0
 8002adc:	2100      	movs	r1, #0
 8002ade:	200b      	movs	r0, #11
 8002ae0:	f003 fbb5 	bl	800624e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002ae4:	200b      	movs	r0, #11
 8002ae6:	f003 fbcc 	bl	8006282 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8002aea:	2200      	movs	r2, #0
 8002aec:	2100      	movs	r1, #0
 8002aee:	200c      	movs	r0, #12
 8002af0:	f003 fbad 	bl	800624e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002af4:	200c      	movs	r0, #12
 8002af6:	f003 fbc4 	bl	8006282 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8002afa:	2200      	movs	r2, #0
 8002afc:	2100      	movs	r1, #0
 8002afe:	200d      	movs	r0, #13
 8002b00:	f003 fba5 	bl	800624e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002b04:	200d      	movs	r0, #13
 8002b06:	f003 fbbc 	bl	8006282 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	2100      	movs	r1, #0
 8002b0e:	200e      	movs	r0, #14
 8002b10:	f003 fb9d 	bl	800624e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8002b14:	200e      	movs	r0, #14
 8002b16:	f003 fbb4 	bl	8006282 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	2100      	movs	r1, #0
 8002b1e:	200f      	movs	r0, #15
 8002b20:	f003 fb95 	bl	800624e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002b24:	200f      	movs	r0, #15
 8002b26:	f003 fbac 	bl	8006282 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	2100      	movs	r1, #0
 8002b2e:	2010      	movs	r0, #16
 8002b30:	f003 fb8d 	bl	800624e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002b34:	2010      	movs	r0, #16
 8002b36:	f003 fba4 	bl	8006282 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	2100      	movs	r1, #0
 8002b3e:	2046      	movs	r0, #70	; 0x46
 8002b40:	f003 fb85 	bl	800624e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8002b44:	2046      	movs	r0, #70	; 0x46
 8002b46:	f003 fb9c 	bl	8006282 <HAL_NVIC_EnableIRQ>

}
 8002b4a:	bf00      	nop
 8002b4c:	3708      	adds	r7, #8
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	58024400 	.word	0x58024400

08002b58 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b08c      	sub	sp, #48	; 0x30
 8002b5c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002b5e:	f107 031c 	add.w	r3, r7, #28
 8002b62:	2200      	movs	r2, #0
 8002b64:	601a      	str	r2, [r3, #0]
 8002b66:	605a      	str	r2, [r3, #4]
 8002b68:	609a      	str	r2, [r3, #8]
 8002b6a:	60da      	str	r2, [r3, #12]
 8002b6c:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002b6e:	4ba4      	ldr	r3, [pc, #656]	; (8002e00 <MX_GPIO_Init+0x2a8>)
 8002b70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002b74:	4aa2      	ldr	r2, [pc, #648]	; (8002e00 <MX_GPIO_Init+0x2a8>)
 8002b76:	f043 0310 	orr.w	r3, r3, #16
 8002b7a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002b7e:	4ba0      	ldr	r3, [pc, #640]	; (8002e00 <MX_GPIO_Init+0x2a8>)
 8002b80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002b84:	f003 0310 	and.w	r3, r3, #16
 8002b88:	61bb      	str	r3, [r7, #24]
 8002b8a:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8002b8c:	4b9c      	ldr	r3, [pc, #624]	; (8002e00 <MX_GPIO_Init+0x2a8>)
 8002b8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002b92:	4a9b      	ldr	r2, [pc, #620]	; (8002e00 <MX_GPIO_Init+0x2a8>)
 8002b94:	f043 0320 	orr.w	r3, r3, #32
 8002b98:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002b9c:	4b98      	ldr	r3, [pc, #608]	; (8002e00 <MX_GPIO_Init+0x2a8>)
 8002b9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ba2:	f003 0320 	and.w	r3, r3, #32
 8002ba6:	617b      	str	r3, [r7, #20]
 8002ba8:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002baa:	4b95      	ldr	r3, [pc, #596]	; (8002e00 <MX_GPIO_Init+0x2a8>)
 8002bac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002bb0:	4a93      	ldr	r2, [pc, #588]	; (8002e00 <MX_GPIO_Init+0x2a8>)
 8002bb2:	f043 0304 	orr.w	r3, r3, #4
 8002bb6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002bba:	4b91      	ldr	r3, [pc, #580]	; (8002e00 <MX_GPIO_Init+0x2a8>)
 8002bbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002bc0:	f003 0304 	and.w	r3, r3, #4
 8002bc4:	613b      	str	r3, [r7, #16]
 8002bc6:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002bc8:	4b8d      	ldr	r3, [pc, #564]	; (8002e00 <MX_GPIO_Init+0x2a8>)
 8002bca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002bce:	4a8c      	ldr	r2, [pc, #560]	; (8002e00 <MX_GPIO_Init+0x2a8>)
 8002bd0:	f043 0301 	orr.w	r3, r3, #1
 8002bd4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002bd8:	4b89      	ldr	r3, [pc, #548]	; (8002e00 <MX_GPIO_Init+0x2a8>)
 8002bda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002bde:	f003 0301 	and.w	r3, r3, #1
 8002be2:	60fb      	str	r3, [r7, #12]
 8002be4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002be6:	4b86      	ldr	r3, [pc, #536]	; (8002e00 <MX_GPIO_Init+0x2a8>)
 8002be8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002bec:	4a84      	ldr	r2, [pc, #528]	; (8002e00 <MX_GPIO_Init+0x2a8>)
 8002bee:	f043 0302 	orr.w	r3, r3, #2
 8002bf2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002bf6:	4b82      	ldr	r3, [pc, #520]	; (8002e00 <MX_GPIO_Init+0x2a8>)
 8002bf8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002bfc:	f003 0302 	and.w	r3, r3, #2
 8002c00:	60bb      	str	r3, [r7, #8]
 8002c02:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8002c04:	4b7e      	ldr	r3, [pc, #504]	; (8002e00 <MX_GPIO_Init+0x2a8>)
 8002c06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c0a:	4a7d      	ldr	r2, [pc, #500]	; (8002e00 <MX_GPIO_Init+0x2a8>)
 8002c0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c10:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002c14:	4b7a      	ldr	r3, [pc, #488]	; (8002e00 <MX_GPIO_Init+0x2a8>)
 8002c16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c1e:	607b      	str	r3, [r7, #4]
 8002c20:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002c22:	4b77      	ldr	r3, [pc, #476]	; (8002e00 <MX_GPIO_Init+0x2a8>)
 8002c24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c28:	4a75      	ldr	r2, [pc, #468]	; (8002e00 <MX_GPIO_Init+0x2a8>)
 8002c2a:	f043 0308 	orr.w	r3, r3, #8
 8002c2e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002c32:	4b73      	ldr	r3, [pc, #460]	; (8002e00 <MX_GPIO_Init+0x2a8>)
 8002c34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c38:	f003 0308 	and.w	r3, r3, #8
 8002c3c:	603b      	str	r3, [r7, #0]
 8002c3e:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2 | PYRO6_Pin | PYRO7_Pin | PYRO8_Pin,
 8002c40:	2200      	movs	r2, #0
 8002c42:	f241 5104 	movw	r1, #5380	; 0x1504
 8002c46:	486f      	ldr	r0, [pc, #444]	; (8002e04 <MX_GPIO_Init+0x2ac>)
 8002c48:	f006 f92e 	bl	8008ea8 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, ARM1_Pin | GPIO_PIN_15, GPIO_PIN_RESET);
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	f248 0102 	movw	r1, #32770	; 0x8002
 8002c52:	486d      	ldr	r0, [pc, #436]	; (8002e08 <MX_GPIO_Init+0x2b0>)
 8002c54:	f006 f928 	bl	8008ea8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4 | GPIO_PIN_5, GPIO_PIN_RESET);
 8002c58:	2200      	movs	r2, #0
 8002c5a:	2130      	movs	r1, #48	; 0x30
 8002c5c:	486b      	ldr	r0, [pc, #428]	; (8002e0c <MX_GPIO_Init+0x2b4>)
 8002c5e:	f006 f923 	bl	8008ea8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(PYRO1_GPIO_Port, PYRO1_Pin, GPIO_PIN_RESET);
 8002c62:	2200      	movs	r2, #0
 8002c64:	2102      	movs	r1, #2
 8002c66:	486a      	ldr	r0, [pc, #424]	; (8002e10 <MX_GPIO_Init+0x2b8>)
 8002c68:	f006 f91e 	bl	8008ea8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOF, PYRO2_Pin | PYRO3_Pin | PYRO4_Pin, GPIO_PIN_RESET);
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	f44f 4128 	mov.w	r1, #43008	; 0xa800
 8002c72:	4868      	ldr	r0, [pc, #416]	; (8002e14 <MX_GPIO_Init+0x2bc>)
 8002c74:	f006 f918 	bl	8008ea8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG, PYRO5_Pin | GPIO_PIN_2 | GPIO_PIN_3,
 8002c78:	2200      	movs	r2, #0
 8002c7a:	210e      	movs	r1, #14
 8002c7c:	4866      	ldr	r0, [pc, #408]	; (8002e18 <MX_GPIO_Init+0x2c0>)
 8002c7e:	f006 f913 	bl	8008ea8 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_0,
 8002c82:	2200      	movs	r2, #0
 8002c84:	f240 3101 	movw	r1, #769	; 0x301
 8002c88:	4864      	ldr	r0, [pc, #400]	; (8002e1c <MX_GPIO_Init+0x2c4>)
 8002c8a:	f006 f90d 	bl	8008ea8 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pins : PE2 PYRO6_Pin PYRO7_Pin PYRO8_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_2 | PYRO6_Pin | PYRO7_Pin | PYRO8_Pin;
 8002c8e:	f241 5304 	movw	r3, #5380	; 0x1504
 8002c92:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c94:	2301      	movs	r3, #1
 8002c96:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ca0:	f107 031c 	add.w	r3, r7, #28
 8002ca4:	4619      	mov	r1, r3
 8002ca6:	4857      	ldr	r0, [pc, #348]	; (8002e04 <MX_GPIO_Init+0x2ac>)
 8002ca8:	f005 ff3e 	bl	8008b28 <HAL_GPIO_Init>

	/*Configure GPIO pins : ARM1_Pin PA15 */
	GPIO_InitStruct.Pin = ARM1_Pin | GPIO_PIN_15;
 8002cac:	f248 0302 	movw	r3, #32770	; 0x8002
 8002cb0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cbe:	f107 031c 	add.w	r3, r7, #28
 8002cc2:	4619      	mov	r1, r3
 8002cc4:	4850      	ldr	r0, [pc, #320]	; (8002e08 <MX_GPIO_Init+0x2b0>)
 8002cc6:	f005 ff2f 	bl	8008b28 <HAL_GPIO_Init>

	/*Configure GPIO pins : PC4 PC5 */
	GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5;
 8002cca:	2330      	movs	r3, #48	; 0x30
 8002ccc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002cda:	f107 031c 	add.w	r3, r7, #28
 8002cde:	4619      	mov	r1, r3
 8002ce0:	484a      	ldr	r0, [pc, #296]	; (8002e0c <MX_GPIO_Init+0x2b4>)
 8002ce2:	f005 ff21 	bl	8008b28 <HAL_GPIO_Init>

	/*Configure GPIO pin : PYRO1_Pin */
	GPIO_InitStruct.Pin = PYRO1_Pin;
 8002ce6:	2302      	movs	r3, #2
 8002ce8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cea:	2301      	movs	r3, #1
 8002cec:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(PYRO1_GPIO_Port, &GPIO_InitStruct);
 8002cf6:	f107 031c 	add.w	r3, r7, #28
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	4844      	ldr	r0, [pc, #272]	; (8002e10 <MX_GPIO_Init+0x2b8>)
 8002cfe:	f005 ff13 	bl	8008b28 <HAL_GPIO_Init>

	/*Configure GPIO pin : CONT1_Pin */
	GPIO_InitStruct.Pin = CONT1_Pin;
 8002d02:	2304      	movs	r3, #4
 8002d04:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d06:	2300      	movs	r3, #0
 8002d08:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(CONT1_GPIO_Port, &GPIO_InitStruct);
 8002d0e:	f107 031c 	add.w	r3, r7, #28
 8002d12:	4619      	mov	r1, r3
 8002d14:	483e      	ldr	r0, [pc, #248]	; (8002e10 <MX_GPIO_Init+0x2b8>)
 8002d16:	f005 ff07 	bl	8008b28 <HAL_GPIO_Init>

	/*Configure GPIO pins : PYRO2_Pin PYRO3_Pin PYRO4_Pin */
	GPIO_InitStruct.Pin = PYRO2_Pin | PYRO3_Pin | PYRO4_Pin;
 8002d1a:	f44f 4328 	mov.w	r3, #43008	; 0xa800
 8002d1e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d20:	2301      	movs	r3, #1
 8002d22:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d24:	2300      	movs	r3, #0
 8002d26:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002d2c:	f107 031c 	add.w	r3, r7, #28
 8002d30:	4619      	mov	r1, r3
 8002d32:	4838      	ldr	r0, [pc, #224]	; (8002e14 <MX_GPIO_Init+0x2bc>)
 8002d34:	f005 fef8 	bl	8008b28 <HAL_GPIO_Init>

	/*Configure GPIO pins : CONT2_Pin CONT3_Pin */
	GPIO_InitStruct.Pin = CONT2_Pin | CONT3_Pin;
 8002d38:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8002d3c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d42:	2301      	movs	r3, #1
 8002d44:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002d46:	f107 031c 	add.w	r3, r7, #28
 8002d4a:	4619      	mov	r1, r3
 8002d4c:	4831      	ldr	r0, [pc, #196]	; (8002e14 <MX_GPIO_Init+0x2bc>)
 8002d4e:	f005 feeb 	bl	8008b28 <HAL_GPIO_Init>

	/*Configure GPIO pin : CONT4_Pin */
	GPIO_InitStruct.Pin = CONT4_Pin;
 8002d52:	2301      	movs	r3, #1
 8002d54:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d56:	2300      	movs	r3, #0
 8002d58:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(CONT4_GPIO_Port, &GPIO_InitStruct);
 8002d5e:	f107 031c 	add.w	r3, r7, #28
 8002d62:	4619      	mov	r1, r3
 8002d64:	482c      	ldr	r0, [pc, #176]	; (8002e18 <MX_GPIO_Init+0x2c0>)
 8002d66:	f005 fedf 	bl	8008b28 <HAL_GPIO_Init>

	/*Configure GPIO pins : PYRO5_Pin PG2 PG3 */
	GPIO_InitStruct.Pin = PYRO5_Pin | GPIO_PIN_2 | GPIO_PIN_3;
 8002d6a:	230e      	movs	r3, #14
 8002d6c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d72:	2300      	movs	r3, #0
 8002d74:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d76:	2300      	movs	r3, #0
 8002d78:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002d7a:	f107 031c 	add.w	r3, r7, #28
 8002d7e:	4619      	mov	r1, r3
 8002d80:	4825      	ldr	r0, [pc, #148]	; (8002e18 <MX_GPIO_Init+0x2c0>)
 8002d82:	f005 fed1 	bl	8008b28 <HAL_GPIO_Init>

	/*Configure GPIO pins : CONT5_Pin CONT6_Pin CONT7_Pin CONT8_Pin */
	GPIO_InitStruct.Pin = CONT5_Pin | CONT6_Pin | CONT7_Pin | CONT8_Pin;
 8002d86:	f44f 532a 	mov.w	r3, #10880	; 0x2a80
 8002d8a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d90:	2301      	movs	r3, #1
 8002d92:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002d94:	f107 031c 	add.w	r3, r7, #28
 8002d98:	4619      	mov	r1, r3
 8002d9a:	481a      	ldr	r0, [pc, #104]	; (8002e04 <MX_GPIO_Init+0x2ac>)
 8002d9c:	f005 fec4 	bl	8008b28 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD8 PD9 PD0 */
	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_0;
 8002da0:	f240 3301 	movw	r3, #769	; 0x301
 8002da4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002da6:	2301      	movs	r3, #1
 8002da8:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002daa:	2300      	movs	r3, #0
 8002dac:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dae:	2300      	movs	r3, #0
 8002db0:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002db2:	f107 031c 	add.w	r3, r7, #28
 8002db6:	4619      	mov	r1, r3
 8002db8:	4818      	ldr	r0, [pc, #96]	; (8002e1c <MX_GPIO_Init+0x2c4>)
 8002dba:	f005 feb5 	bl	8008b28 <HAL_GPIO_Init>

	/*Configure GPIO pin : Servo_ARM_CHECK_Pin */
	GPIO_InitStruct.Pin = Servo_ARM_CHECK_Pin;
 8002dbe:	2310      	movs	r3, #16
 8002dc0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(Servo_ARM_CHECK_GPIO_Port, &GPIO_InitStruct);
 8002dca:	f107 031c 	add.w	r3, r7, #28
 8002dce:	4619      	mov	r1, r3
 8002dd0:	4811      	ldr	r0, [pc, #68]	; (8002e18 <MX_GPIO_Init+0x2c0>)
 8002dd2:	f005 fea9 	bl	8008b28 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA8 */
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002dd6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002dda:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ddc:	2302      	movs	r3, #2
 8002dde:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de0:	2300      	movs	r3, #0
 8002de2:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002de4:	2300      	movs	r3, #0
 8002de6:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002de8:	2300      	movs	r3, #0
 8002dea:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dec:	f107 031c 	add.w	r3, r7, #28
 8002df0:	4619      	mov	r1, r3
 8002df2:	4805      	ldr	r0, [pc, #20]	; (8002e08 <MX_GPIO_Init+0x2b0>)
 8002df4:	f005 fe98 	bl	8008b28 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8002df8:	bf00      	nop
 8002dfa:	3730      	adds	r7, #48	; 0x30
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	58024400 	.word	0x58024400
 8002e04:	58021000 	.word	0x58021000
 8002e08:	58020000 	.word	0x58020000
 8002e0c:	58020800 	.word	0x58020800
 8002e10:	58020400 	.word	0x58020400
 8002e14:	58021400 	.word	0x58021400
 8002e18:	58021800 	.word	0x58021800
 8002e1c:	58020c00 	.word	0x58020c00

08002e20 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002e20:	b480      	push	{r7}
 8002e22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e24:	b672      	cpsid	i
}
 8002e26:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002e28:	e7fe      	b.n	8002e28 <Error_Handler+0x8>
	...

08002e2c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e32:	4b0a      	ldr	r3, [pc, #40]	; (8002e5c <HAL_MspInit+0x30>)
 8002e34:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002e38:	4a08      	ldr	r2, [pc, #32]	; (8002e5c <HAL_MspInit+0x30>)
 8002e3a:	f043 0302 	orr.w	r3, r3, #2
 8002e3e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002e42:	4b06      	ldr	r3, [pc, #24]	; (8002e5c <HAL_MspInit+0x30>)
 8002e44:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002e48:	f003 0302 	and.w	r3, r3, #2
 8002e4c:	607b      	str	r3, [r7, #4]
 8002e4e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e50:	bf00      	nop
 8002e52:	370c      	adds	r7, #12
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr
 8002e5c:	58024400 	.word	0x58024400

08002e60 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b08c      	sub	sp, #48	; 0x30
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e68:	f107 031c 	add.w	r3, r7, #28
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	601a      	str	r2, [r3, #0]
 8002e70:	605a      	str	r2, [r3, #4]
 8002e72:	609a      	str	r2, [r3, #8]
 8002e74:	60da      	str	r2, [r3, #12]
 8002e76:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a5d      	ldr	r2, [pc, #372]	; (8002ff4 <HAL_ADC_MspInit+0x194>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d159      	bne.n	8002f36 <HAL_ADC_MspInit+0xd6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002e82:	4b5d      	ldr	r3, [pc, #372]	; (8002ff8 <HAL_ADC_MspInit+0x198>)
 8002e84:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002e88:	4a5b      	ldr	r2, [pc, #364]	; (8002ff8 <HAL_ADC_MspInit+0x198>)
 8002e8a:	f043 0320 	orr.w	r3, r3, #32
 8002e8e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002e92:	4b59      	ldr	r3, [pc, #356]	; (8002ff8 <HAL_ADC_MspInit+0x198>)
 8002e94:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002e98:	f003 0320 	and.w	r3, r3, #32
 8002e9c:	61bb      	str	r3, [r7, #24]
 8002e9e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ea0:	4b55      	ldr	r3, [pc, #340]	; (8002ff8 <HAL_ADC_MspInit+0x198>)
 8002ea2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ea6:	4a54      	ldr	r2, [pc, #336]	; (8002ff8 <HAL_ADC_MspInit+0x198>)
 8002ea8:	f043 0301 	orr.w	r3, r3, #1
 8002eac:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002eb0:	4b51      	ldr	r3, [pc, #324]	; (8002ff8 <HAL_ADC_MspInit+0x198>)
 8002eb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	617b      	str	r3, [r7, #20]
 8002ebc:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_INP14
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002ebe:	2304      	movs	r3, #4
 8002ec0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eca:	f107 031c 	add.w	r3, r7, #28
 8002ece:	4619      	mov	r1, r3
 8002ed0:	484a      	ldr	r0, [pc, #296]	; (8002ffc <HAL_ADC_MspInit+0x19c>)
 8002ed2:	f005 fe29 	bl	8008b28 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream5;
 8002ed6:	4b4a      	ldr	r3, [pc, #296]	; (8003000 <HAL_ADC_MspInit+0x1a0>)
 8002ed8:	4a4a      	ldr	r2, [pc, #296]	; (8003004 <HAL_ADC_MspInit+0x1a4>)
 8002eda:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002edc:	4b48      	ldr	r3, [pc, #288]	; (8003000 <HAL_ADC_MspInit+0x1a0>)
 8002ede:	2209      	movs	r2, #9
 8002ee0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ee2:	4b47      	ldr	r3, [pc, #284]	; (8003000 <HAL_ADC_MspInit+0x1a0>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ee8:	4b45      	ldr	r3, [pc, #276]	; (8003000 <HAL_ADC_MspInit+0x1a0>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002eee:	4b44      	ldr	r3, [pc, #272]	; (8003000 <HAL_ADC_MspInit+0x1a0>)
 8002ef0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ef4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002ef6:	4b42      	ldr	r3, [pc, #264]	; (8003000 <HAL_ADC_MspInit+0x1a0>)
 8002ef8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002efc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002efe:	4b40      	ldr	r3, [pc, #256]	; (8003000 <HAL_ADC_MspInit+0x1a0>)
 8002f00:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f04:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8002f06:	4b3e      	ldr	r3, [pc, #248]	; (8003000 <HAL_ADC_MspInit+0x1a0>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002f0c:	4b3c      	ldr	r3, [pc, #240]	; (8003000 <HAL_ADC_MspInit+0x1a0>)
 8002f0e:	2200      	movs	r2, #0
 8002f10:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f12:	4b3b      	ldr	r3, [pc, #236]	; (8003000 <HAL_ADC_MspInit+0x1a0>)
 8002f14:	2200      	movs	r2, #0
 8002f16:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002f18:	4839      	ldr	r0, [pc, #228]	; (8003000 <HAL_ADC_MspInit+0x1a0>)
 8002f1a:	f003 f9cd 	bl	80062b8 <HAL_DMA_Init>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d001      	beq.n	8002f28 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8002f24:	f7ff ff7c 	bl	8002e20 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	4a35      	ldr	r2, [pc, #212]	; (8003000 <HAL_ADC_MspInit+0x1a0>)
 8002f2c:	659a      	str	r2, [r3, #88]	; 0x58
 8002f2e:	4a34      	ldr	r2, [pc, #208]	; (8003000 <HAL_ADC_MspInit+0x1a0>)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8002f34:	e059      	b.n	8002fea <HAL_ADC_MspInit+0x18a>
  else if(hadc->Instance==ADC3)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a33      	ldr	r2, [pc, #204]	; (8003008 <HAL_ADC_MspInit+0x1a8>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d154      	bne.n	8002fea <HAL_ADC_MspInit+0x18a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002f40:	4b2d      	ldr	r3, [pc, #180]	; (8002ff8 <HAL_ADC_MspInit+0x198>)
 8002f42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f46:	4a2c      	ldr	r2, [pc, #176]	; (8002ff8 <HAL_ADC_MspInit+0x198>)
 8002f48:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f4c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002f50:	4b29      	ldr	r3, [pc, #164]	; (8002ff8 <HAL_ADC_MspInit+0x198>)
 8002f52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f56:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f5a:	613b      	str	r3, [r7, #16]
 8002f5c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f5e:	4b26      	ldr	r3, [pc, #152]	; (8002ff8 <HAL_ADC_MspInit+0x198>)
 8002f60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f64:	4a24      	ldr	r2, [pc, #144]	; (8002ff8 <HAL_ADC_MspInit+0x198>)
 8002f66:	f043 0304 	orr.w	r3, r3, #4
 8002f6a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002f6e:	4b22      	ldr	r3, [pc, #136]	; (8002ff8 <HAL_ADC_MspInit+0x198>)
 8002f70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f74:	f003 0304 	and.w	r3, r3, #4
 8002f78:	60fb      	str	r3, [r7, #12]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 8002f7c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8002f80:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8002f84:	f001 f8b6 	bl	80040f4 <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc3.Instance = DMA2_Stream7;
 8002f88:	4b20      	ldr	r3, [pc, #128]	; (800300c <HAL_ADC_MspInit+0x1ac>)
 8002f8a:	4a21      	ldr	r2, [pc, #132]	; (8003010 <HAL_ADC_MspInit+0x1b0>)
 8002f8c:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8002f8e:	4b1f      	ldr	r3, [pc, #124]	; (800300c <HAL_ADC_MspInit+0x1ac>)
 8002f90:	2273      	movs	r2, #115	; 0x73
 8002f92:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f94:	4b1d      	ldr	r3, [pc, #116]	; (800300c <HAL_ADC_MspInit+0x1ac>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f9a:	4b1c      	ldr	r3, [pc, #112]	; (800300c <HAL_ADC_MspInit+0x1ac>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8002fa0:	4b1a      	ldr	r3, [pc, #104]	; (800300c <HAL_ADC_MspInit+0x1ac>)
 8002fa2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002fa6:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002fa8:	4b18      	ldr	r3, [pc, #96]	; (800300c <HAL_ADC_MspInit+0x1ac>)
 8002faa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002fae:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002fb0:	4b16      	ldr	r3, [pc, #88]	; (800300c <HAL_ADC_MspInit+0x1ac>)
 8002fb2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002fb6:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8002fb8:	4b14      	ldr	r3, [pc, #80]	; (800300c <HAL_ADC_MspInit+0x1ac>)
 8002fba:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002fbe:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002fc0:	4b12      	ldr	r3, [pc, #72]	; (800300c <HAL_ADC_MspInit+0x1ac>)
 8002fc2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002fc6:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002fc8:	4b10      	ldr	r3, [pc, #64]	; (800300c <HAL_ADC_MspInit+0x1ac>)
 8002fca:	2200      	movs	r2, #0
 8002fcc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8002fce:	480f      	ldr	r0, [pc, #60]	; (800300c <HAL_ADC_MspInit+0x1ac>)
 8002fd0:	f003 f972 	bl	80062b8 <HAL_DMA_Init>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d001      	beq.n	8002fde <HAL_ADC_MspInit+0x17e>
      Error_Handler();
 8002fda:	f7ff ff21 	bl	8002e20 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4a0a      	ldr	r2, [pc, #40]	; (800300c <HAL_ADC_MspInit+0x1ac>)
 8002fe2:	659a      	str	r2, [r3, #88]	; 0x58
 8002fe4:	4a09      	ldr	r2, [pc, #36]	; (800300c <HAL_ADC_MspInit+0x1ac>)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002fea:	bf00      	nop
 8002fec:	3730      	adds	r7, #48	; 0x30
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	40022000 	.word	0x40022000
 8002ff8:	58024400 	.word	0x58024400
 8002ffc:	58020000 	.word	0x58020000
 8003000:	24000d4c 	.word	0x24000d4c
 8003004:	40020088 	.word	0x40020088
 8003008:	58026000 	.word	0x58026000
 800300c:	24000dc4 	.word	0x24000dc4
 8003010:	400204b8 	.word	0x400204b8

08003014 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b0b8      	sub	sp, #224	; 0xe0
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800301c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003020:	2200      	movs	r2, #0
 8003022:	601a      	str	r2, [r3, #0]
 8003024:	605a      	str	r2, [r3, #4]
 8003026:	609a      	str	r2, [r3, #8]
 8003028:	60da      	str	r2, [r3, #12]
 800302a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800302c:	f107 0310 	add.w	r3, r7, #16
 8003030:	22b8      	movs	r2, #184	; 0xb8
 8003032:	2100      	movs	r1, #0
 8003034:	4618      	mov	r0, r3
 8003036:	f018 fe70 	bl	801bd1a <memset>
  if(hfdcan->Instance==FDCAN3)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a26      	ldr	r2, [pc, #152]	; (80030d8 <HAL_FDCAN_MspInit+0xc4>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d145      	bne.n	80030d0 <HAL_FDCAN_MspInit+0xbc>

  /* USER CODE END FDCAN3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8003044:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003048:	f04f 0300 	mov.w	r3, #0
 800304c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8003050:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003054:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003056:	f107 0310 	add.w	r3, r7, #16
 800305a:	4618      	mov	r0, r3
 800305c:	f008 fb52 	bl	800b704 <HAL_RCCEx_PeriphCLKConfig>
 8003060:	4603      	mov	r3, r0
 8003062:	2b00      	cmp	r3, #0
 8003064:	d001      	beq.n	800306a <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8003066:	f7ff fedb 	bl	8002e20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800306a:	4b1c      	ldr	r3, [pc, #112]	; (80030dc <HAL_FDCAN_MspInit+0xc8>)
 800306c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8003070:	4a1a      	ldr	r2, [pc, #104]	; (80030dc <HAL_FDCAN_MspInit+0xc8>)
 8003072:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003076:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 800307a:	4b18      	ldr	r3, [pc, #96]	; (80030dc <HAL_FDCAN_MspInit+0xc8>)
 800307c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8003080:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003084:	60fb      	str	r3, [r7, #12]
 8003086:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003088:	4b14      	ldr	r3, [pc, #80]	; (80030dc <HAL_FDCAN_MspInit+0xc8>)
 800308a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800308e:	4a13      	ldr	r2, [pc, #76]	; (80030dc <HAL_FDCAN_MspInit+0xc8>)
 8003090:	f043 0320 	orr.w	r3, r3, #32
 8003094:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003098:	4b10      	ldr	r3, [pc, #64]	; (80030dc <HAL_FDCAN_MspInit+0xc8>)
 800309a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800309e:	f003 0320 	and.w	r3, r3, #32
 80030a2:	60bb      	str	r3, [r7, #8]
 80030a4:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN3 GPIO Configuration
    PF6     ------> FDCAN3_RX
    PF7     ------> FDCAN3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80030a6:	23c0      	movs	r3, #192	; 0xc0
 80030a8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ac:	2302      	movs	r3, #2
 80030ae:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b2:	2300      	movs	r3, #0
 80030b4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030b8:	2300      	movs	r3, #0
 80030ba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF2_FDCAN3;
 80030be:	2302      	movs	r3, #2
 80030c0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80030c4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80030c8:	4619      	mov	r1, r3
 80030ca:	4805      	ldr	r0, [pc, #20]	; (80030e0 <HAL_FDCAN_MspInit+0xcc>)
 80030cc:	f005 fd2c 	bl	8008b28 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN3_MspInit 1 */

  /* USER CODE END FDCAN3_MspInit 1 */
  }

}
 80030d0:	bf00      	nop
 80030d2:	37e0      	adds	r7, #224	; 0xe0
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	4000d400 	.word	0x4000d400
 80030dc:	58024400 	.word	0x58024400
 80030e0:	58021400 	.word	0x58021400

080030e4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b0b8      	sub	sp, #224	; 0xe0
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030ec:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80030f0:	2200      	movs	r2, #0
 80030f2:	601a      	str	r2, [r3, #0]
 80030f4:	605a      	str	r2, [r3, #4]
 80030f6:	609a      	str	r2, [r3, #8]
 80030f8:	60da      	str	r2, [r3, #12]
 80030fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80030fc:	f107 0310 	add.w	r3, r7, #16
 8003100:	22b8      	movs	r2, #184	; 0xb8
 8003102:	2100      	movs	r1, #0
 8003104:	4618      	mov	r0, r3
 8003106:	f018 fe08 	bl	801bd1a <memset>
  if(hi2c->Instance==I2C2)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a2a      	ldr	r2, [pc, #168]	; (80031b8 <HAL_I2C_MspInit+0xd4>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d14d      	bne.n	80031b0 <HAL_I2C_MspInit+0xcc>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003114:	f04f 0208 	mov.w	r2, #8
 8003118:	f04f 0300 	mov.w	r3, #0
 800311c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 8003120:	2300      	movs	r3, #0
 8003122:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003126:	f107 0310 	add.w	r3, r7, #16
 800312a:	4618      	mov	r0, r3
 800312c:	f008 faea 	bl	800b704 <HAL_RCCEx_PeriphCLKConfig>
 8003130:	4603      	mov	r3, r0
 8003132:	2b00      	cmp	r3, #0
 8003134:	d001      	beq.n	800313a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8003136:	f7ff fe73 	bl	8002e20 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800313a:	4b20      	ldr	r3, [pc, #128]	; (80031bc <HAL_I2C_MspInit+0xd8>)
 800313c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003140:	4a1e      	ldr	r2, [pc, #120]	; (80031bc <HAL_I2C_MspInit+0xd8>)
 8003142:	f043 0320 	orr.w	r3, r3, #32
 8003146:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800314a:	4b1c      	ldr	r3, [pc, #112]	; (80031bc <HAL_I2C_MspInit+0xd8>)
 800314c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003150:	f003 0320 	and.w	r3, r3, #32
 8003154:	60fb      	str	r3, [r7, #12]
 8003156:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003158:	2303      	movs	r3, #3
 800315a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800315e:	2312      	movs	r3, #18
 8003160:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003164:	2300      	movs	r3, #0
 8003166:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800316a:	2300      	movs	r3, #0
 800316c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003170:	2304      	movs	r3, #4
 8003172:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003176:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800317a:	4619      	mov	r1, r3
 800317c:	4810      	ldr	r0, [pc, #64]	; (80031c0 <HAL_I2C_MspInit+0xdc>)
 800317e:	f005 fcd3 	bl	8008b28 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003182:	4b0e      	ldr	r3, [pc, #56]	; (80031bc <HAL_I2C_MspInit+0xd8>)
 8003184:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003188:	4a0c      	ldr	r2, [pc, #48]	; (80031bc <HAL_I2C_MspInit+0xd8>)
 800318a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800318e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003192:	4b0a      	ldr	r3, [pc, #40]	; (80031bc <HAL_I2C_MspInit+0xd8>)
 8003194:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003198:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800319c:	60bb      	str	r3, [r7, #8]
 800319e:	68bb      	ldr	r3, [r7, #8]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 1, 0);
 80031a0:	2200      	movs	r2, #0
 80031a2:	2101      	movs	r1, #1
 80031a4:	2021      	movs	r0, #33	; 0x21
 80031a6:	f003 f852 	bl	800624e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 80031aa:	2021      	movs	r0, #33	; 0x21
 80031ac:	f003 f869 	bl	8006282 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80031b0:	bf00      	nop
 80031b2:	37e0      	adds	r7, #224	; 0xe0
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}
 80031b8:	40005800 	.word	0x40005800
 80031bc:	58024400 	.word	0x58024400
 80031c0:	58021400 	.word	0x58021400

080031c4 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b0ba      	sub	sp, #232	; 0xe8
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031cc:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80031d0:	2200      	movs	r2, #0
 80031d2:	601a      	str	r2, [r3, #0]
 80031d4:	605a      	str	r2, [r3, #4]
 80031d6:	609a      	str	r2, [r3, #8]
 80031d8:	60da      	str	r2, [r3, #12]
 80031da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80031dc:	f107 0318 	add.w	r3, r7, #24
 80031e0:	22b8      	movs	r2, #184	; 0xb8
 80031e2:	2100      	movs	r1, #0
 80031e4:	4618      	mov	r0, r3
 80031e6:	f018 fd98 	bl	801bd1a <memset>
  if(hsd->Instance==SDMMC2)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a5d      	ldr	r2, [pc, #372]	; (8003364 <HAL_SD_MspInit+0x1a0>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	f040 80b3 	bne.w	800335c <HAL_SD_MspInit+0x198>

  /* USER CODE END SDMMC2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 80031f6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80031fa:	f04f 0300 	mov.w	r3, #0
 80031fe:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 8003202:	2300      	movs	r3, #0
 8003204:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003206:	f107 0318 	add.w	r3, r7, #24
 800320a:	4618      	mov	r0, r3
 800320c:	f008 fa7a 	bl	800b704 <HAL_RCCEx_PeriphCLKConfig>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d001      	beq.n	800321a <HAL_SD_MspInit+0x56>
    {
      Error_Handler();
 8003216:	f7ff fe03 	bl	8002e20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC2_CLK_ENABLE();
 800321a:	4b53      	ldr	r3, [pc, #332]	; (8003368 <HAL_SD_MspInit+0x1a4>)
 800321c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8003220:	4a51      	ldr	r2, [pc, #324]	; (8003368 <HAL_SD_MspInit+0x1a4>)
 8003222:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003226:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 800322a:	4b4f      	ldr	r3, [pc, #316]	; (8003368 <HAL_SD_MspInit+0x1a4>)
 800322c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8003230:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003234:	617b      	str	r3, [r7, #20]
 8003236:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003238:	4b4b      	ldr	r3, [pc, #300]	; (8003368 <HAL_SD_MspInit+0x1a4>)
 800323a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800323e:	4a4a      	ldr	r2, [pc, #296]	; (8003368 <HAL_SD_MspInit+0x1a4>)
 8003240:	f043 0308 	orr.w	r3, r3, #8
 8003244:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003248:	4b47      	ldr	r3, [pc, #284]	; (8003368 <HAL_SD_MspInit+0x1a4>)
 800324a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800324e:	f003 0308 	and.w	r3, r3, #8
 8003252:	613b      	str	r3, [r7, #16]
 8003254:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003256:	4b44      	ldr	r3, [pc, #272]	; (8003368 <HAL_SD_MspInit+0x1a4>)
 8003258:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800325c:	4a42      	ldr	r2, [pc, #264]	; (8003368 <HAL_SD_MspInit+0x1a4>)
 800325e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003262:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003266:	4b40      	ldr	r3, [pc, #256]	; (8003368 <HAL_SD_MspInit+0x1a4>)
 8003268:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800326c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003270:	60fb      	str	r3, [r7, #12]
 8003272:	68fb      	ldr	r3, [r7, #12]
    PG9     ------> SDMMC2_D0
    PG10     ------> SDMMC2_D1
    PG11     ------> SDMMC2_D2
    PG12     ------> SDMMC2_D3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003274:	2340      	movs	r3, #64	; 0x40
 8003276:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800327a:	2302      	movs	r3, #2
 800327c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003280:	2300      	movs	r3, #0
 8003282:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003286:	2303      	movs	r3, #3
 8003288:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 800328c:	230b      	movs	r3, #11
 800328e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003292:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003296:	4619      	mov	r1, r3
 8003298:	4834      	ldr	r0, [pc, #208]	; (800336c <HAL_SD_MspInit+0x1a8>)
 800329a:	f005 fc45 	bl	8008b28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800329e:	2380      	movs	r3, #128	; 0x80
 80032a0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032a4:	2302      	movs	r3, #2
 80032a6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032aa:	2301      	movs	r3, #1
 80032ac:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032b0:	2303      	movs	r3, #3
 80032b2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 80032b6:	230b      	movs	r3, #11
 80032b8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80032bc:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80032c0:	4619      	mov	r1, r3
 80032c2:	482a      	ldr	r0, [pc, #168]	; (800336c <HAL_SD_MspInit+0x1a8>)
 80032c4:	f005 fc30 	bl	8008b28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80032c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80032cc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032d0:	2302      	movs	r3, #2
 80032d2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032d6:	2301      	movs	r3, #1
 80032d8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032dc:	2303      	movs	r3, #3
 80032de:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 80032e2:	230b      	movs	r3, #11
 80032e4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80032e8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80032ec:	4619      	mov	r1, r3
 80032ee:	4820      	ldr	r0, [pc, #128]	; (8003370 <HAL_SD_MspInit+0x1ac>)
 80032f0:	f005 fc1a 	bl	8008b28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80032f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80032f8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032fc:	2302      	movs	r3, #2
 80032fe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003302:	2300      	movs	r3, #0
 8003304:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003308:	2303      	movs	r3, #3
 800330a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 800330e:	230b      	movs	r3, #11
 8003310:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003314:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003318:	4619      	mov	r1, r3
 800331a:	4815      	ldr	r0, [pc, #84]	; (8003370 <HAL_SD_MspInit+0x1ac>)
 800331c:	f005 fc04 	bl	8008b28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003320:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8003324:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003328:	2302      	movs	r3, #2
 800332a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800332e:	2300      	movs	r3, #0
 8003330:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003334:	2303      	movs	r3, #3
 8003336:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_SDMMC2;
 800333a:	230a      	movs	r3, #10
 800333c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003340:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003344:	4619      	mov	r1, r3
 8003346:	480a      	ldr	r0, [pc, #40]	; (8003370 <HAL_SD_MspInit+0x1ac>)
 8003348:	f005 fbee 	bl	8008b28 <HAL_GPIO_Init>

    /* SDMMC2 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC2_IRQn, 0, 0);
 800334c:	2200      	movs	r2, #0
 800334e:	2100      	movs	r1, #0
 8003350:	207c      	movs	r0, #124	; 0x7c
 8003352:	f002 ff7c 	bl	800624e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC2_IRQn);
 8003356:	207c      	movs	r0, #124	; 0x7c
 8003358:	f002 ff93 	bl	8006282 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC2_MspInit 1 */

  /* USER CODE END SDMMC2_MspInit 1 */
  }

}
 800335c:	bf00      	nop
 800335e:	37e8      	adds	r7, #232	; 0xe8
 8003360:	46bd      	mov	sp, r7
 8003362:	bd80      	pop	{r7, pc}
 8003364:	48022400 	.word	0x48022400
 8003368:	58024400 	.word	0x58024400
 800336c:	58020c00 	.word	0x58020c00
 8003370:	58021800 	.word	0x58021800

08003374 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b08e      	sub	sp, #56	; 0x38
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800337c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003380:	2200      	movs	r2, #0
 8003382:	601a      	str	r2, [r3, #0]
 8003384:	605a      	str	r2, [r3, #4]
 8003386:	609a      	str	r2, [r3, #8]
 8003388:	60da      	str	r2, [r3, #12]
 800338a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a4f      	ldr	r2, [pc, #316]	; (80034d0 <HAL_SPI_MspInit+0x15c>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d12e      	bne.n	80033f4 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003396:	4b4f      	ldr	r3, [pc, #316]	; (80034d4 <HAL_SPI_MspInit+0x160>)
 8003398:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800339c:	4a4d      	ldr	r2, [pc, #308]	; (80034d4 <HAL_SPI_MspInit+0x160>)
 800339e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80033a2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80033a6:	4b4b      	ldr	r3, [pc, #300]	; (80034d4 <HAL_SPI_MspInit+0x160>)
 80033a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80033ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033b0:	623b      	str	r3, [r7, #32]
 80033b2:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033b4:	4b47      	ldr	r3, [pc, #284]	; (80034d4 <HAL_SPI_MspInit+0x160>)
 80033b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80033ba:	4a46      	ldr	r2, [pc, #280]	; (80034d4 <HAL_SPI_MspInit+0x160>)
 80033bc:	f043 0301 	orr.w	r3, r3, #1
 80033c0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80033c4:	4b43      	ldr	r3, [pc, #268]	; (80034d4 <HAL_SPI_MspInit+0x160>)
 80033c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80033ca:	f003 0301 	and.w	r3, r3, #1
 80033ce:	61fb      	str	r3, [r7, #28]
 80033d0:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80033d2:	23e0      	movs	r3, #224	; 0xe0
 80033d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033d6:	2302      	movs	r3, #2
 80033d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033da:	2300      	movs	r3, #0
 80033dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033de:	2300      	movs	r3, #0
 80033e0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80033e2:	2305      	movs	r3, #5
 80033e4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033ea:	4619      	mov	r1, r3
 80033ec:	483a      	ldr	r0, [pc, #232]	; (80034d8 <HAL_SPI_MspInit+0x164>)
 80033ee:	f005 fb9b 	bl	8008b28 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80033f2:	e068      	b.n	80034c6 <HAL_SPI_MspInit+0x152>
  else if(hspi->Instance==SPI2)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a38      	ldr	r2, [pc, #224]	; (80034dc <HAL_SPI_MspInit+0x168>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d12f      	bne.n	800345e <HAL_SPI_MspInit+0xea>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80033fe:	4b35      	ldr	r3, [pc, #212]	; (80034d4 <HAL_SPI_MspInit+0x160>)
 8003400:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003404:	4a33      	ldr	r2, [pc, #204]	; (80034d4 <HAL_SPI_MspInit+0x160>)
 8003406:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800340a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800340e:	4b31      	ldr	r3, [pc, #196]	; (80034d4 <HAL_SPI_MspInit+0x160>)
 8003410:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003414:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003418:	61bb      	str	r3, [r7, #24]
 800341a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800341c:	4b2d      	ldr	r3, [pc, #180]	; (80034d4 <HAL_SPI_MspInit+0x160>)
 800341e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003422:	4a2c      	ldr	r2, [pc, #176]	; (80034d4 <HAL_SPI_MspInit+0x160>)
 8003424:	f043 0302 	orr.w	r3, r3, #2
 8003428:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800342c:	4b29      	ldr	r3, [pc, #164]	; (80034d4 <HAL_SPI_MspInit+0x160>)
 800342e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003432:	f003 0302 	and.w	r3, r3, #2
 8003436:	617b      	str	r3, [r7, #20]
 8003438:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800343a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800343e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003440:	2302      	movs	r3, #2
 8003442:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003444:	2300      	movs	r3, #0
 8003446:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003448:	2300      	movs	r3, #0
 800344a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800344c:	2305      	movs	r3, #5
 800344e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003450:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003454:	4619      	mov	r1, r3
 8003456:	4822      	ldr	r0, [pc, #136]	; (80034e0 <HAL_SPI_MspInit+0x16c>)
 8003458:	f005 fb66 	bl	8008b28 <HAL_GPIO_Init>
}
 800345c:	e033      	b.n	80034c6 <HAL_SPI_MspInit+0x152>
  else if(hspi->Instance==SPI3)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a20      	ldr	r2, [pc, #128]	; (80034e4 <HAL_SPI_MspInit+0x170>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d12e      	bne.n	80034c6 <HAL_SPI_MspInit+0x152>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003468:	4b1a      	ldr	r3, [pc, #104]	; (80034d4 <HAL_SPI_MspInit+0x160>)
 800346a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800346e:	4a19      	ldr	r2, [pc, #100]	; (80034d4 <HAL_SPI_MspInit+0x160>)
 8003470:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003474:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003478:	4b16      	ldr	r3, [pc, #88]	; (80034d4 <HAL_SPI_MspInit+0x160>)
 800347a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800347e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003482:	613b      	str	r3, [r7, #16]
 8003484:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003486:	4b13      	ldr	r3, [pc, #76]	; (80034d4 <HAL_SPI_MspInit+0x160>)
 8003488:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800348c:	4a11      	ldr	r2, [pc, #68]	; (80034d4 <HAL_SPI_MspInit+0x160>)
 800348e:	f043 0304 	orr.w	r3, r3, #4
 8003492:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003496:	4b0f      	ldr	r3, [pc, #60]	; (80034d4 <HAL_SPI_MspInit+0x160>)
 8003498:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800349c:	f003 0304 	and.w	r3, r3, #4
 80034a0:	60fb      	str	r3, [r7, #12]
 80034a2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80034a4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80034a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034aa:	2302      	movs	r3, #2
 80034ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ae:	2300      	movs	r3, #0
 80034b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034b2:	2300      	movs	r3, #0
 80034b4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80034b6:	2306      	movs	r3, #6
 80034b8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80034be:	4619      	mov	r1, r3
 80034c0:	4809      	ldr	r0, [pc, #36]	; (80034e8 <HAL_SPI_MspInit+0x174>)
 80034c2:	f005 fb31 	bl	8008b28 <HAL_GPIO_Init>
}
 80034c6:	bf00      	nop
 80034c8:	3738      	adds	r7, #56	; 0x38
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	40013000 	.word	0x40013000
 80034d4:	58024400 	.word	0x58024400
 80034d8:	58020000 	.word	0x58020000
 80034dc:	40003800 	.word	0x40003800
 80034e0:	58020400 	.word	0x58020400
 80034e4:	40003c00 	.word	0x40003c00
 80034e8:	58020800 	.word	0x58020800

080034ec <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b08c      	sub	sp, #48	; 0x30
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034f4:	f107 031c 	add.w	r3, r7, #28
 80034f8:	2200      	movs	r2, #0
 80034fa:	601a      	str	r2, [r3, #0]
 80034fc:	605a      	str	r2, [r3, #4]
 80034fe:	609a      	str	r2, [r3, #8]
 8003500:	60da      	str	r2, [r3, #12]
 8003502:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM2)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800350c:	d15d      	bne.n	80035ca <HAL_TIM_PWM_MspInit+0xde>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800350e:	4b8e      	ldr	r3, [pc, #568]	; (8003748 <HAL_TIM_PWM_MspInit+0x25c>)
 8003510:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003514:	4a8c      	ldr	r2, [pc, #560]	; (8003748 <HAL_TIM_PWM_MspInit+0x25c>)
 8003516:	f043 0301 	orr.w	r3, r3, #1
 800351a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800351e:	4b8a      	ldr	r3, [pc, #552]	; (8003748 <HAL_TIM_PWM_MspInit+0x25c>)
 8003520:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003524:	f003 0301 	and.w	r3, r3, #1
 8003528:	61bb      	str	r3, [r7, #24]
 800352a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800352c:	4b86      	ldr	r3, [pc, #536]	; (8003748 <HAL_TIM_PWM_MspInit+0x25c>)
 800352e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003532:	4a85      	ldr	r2, [pc, #532]	; (8003748 <HAL_TIM_PWM_MspInit+0x25c>)
 8003534:	f043 0301 	orr.w	r3, r3, #1
 8003538:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800353c:	4b82      	ldr	r3, [pc, #520]	; (8003748 <HAL_TIM_PWM_MspInit+0x25c>)
 800353e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003542:	f003 0301 	and.w	r3, r3, #1
 8003546:	617b      	str	r3, [r7, #20]
 8003548:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800354a:	2301      	movs	r3, #1
 800354c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800354e:	2302      	movs	r3, #2
 8003550:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003552:	2300      	movs	r3, #0
 8003554:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003556:	2300      	movs	r3, #0
 8003558:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800355a:	2301      	movs	r3, #1
 800355c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800355e:	f107 031c 	add.w	r3, r7, #28
 8003562:	4619      	mov	r1, r3
 8003564:	4879      	ldr	r0, [pc, #484]	; (800374c <HAL_TIM_PWM_MspInit+0x260>)
 8003566:	f005 fadf 	bl	8008b28 <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH3 Init */
    hdma_tim2_ch3.Instance = DMA1_Stream1;
 800356a:	4b79      	ldr	r3, [pc, #484]	; (8003750 <HAL_TIM_PWM_MspInit+0x264>)
 800356c:	4a79      	ldr	r2, [pc, #484]	; (8003754 <HAL_TIM_PWM_MspInit+0x268>)
 800356e:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_TIM2_CH3;
 8003570:	4b77      	ldr	r3, [pc, #476]	; (8003750 <HAL_TIM_PWM_MspInit+0x264>)
 8003572:	2214      	movs	r2, #20
 8003574:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003576:	4b76      	ldr	r3, [pc, #472]	; (8003750 <HAL_TIM_PWM_MspInit+0x264>)
 8003578:	2240      	movs	r2, #64	; 0x40
 800357a:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 800357c:	4b74      	ldr	r3, [pc, #464]	; (8003750 <HAL_TIM_PWM_MspInit+0x264>)
 800357e:	2200      	movs	r2, #0
 8003580:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8003582:	4b73      	ldr	r3, [pc, #460]	; (8003750 <HAL_TIM_PWM_MspInit+0x264>)
 8003584:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003588:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800358a:	4b71      	ldr	r3, [pc, #452]	; (8003750 <HAL_TIM_PWM_MspInit+0x264>)
 800358c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003590:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003592:	4b6f      	ldr	r3, [pc, #444]	; (8003750 <HAL_TIM_PWM_MspInit+0x264>)
 8003594:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003598:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 800359a:	4b6d      	ldr	r3, [pc, #436]	; (8003750 <HAL_TIM_PWM_MspInit+0x264>)
 800359c:	2200      	movs	r2, #0
 800359e:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_LOW;
 80035a0:	4b6b      	ldr	r3, [pc, #428]	; (8003750 <HAL_TIM_PWM_MspInit+0x264>)
 80035a2:	2200      	movs	r2, #0
 80035a4:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80035a6:	4b6a      	ldr	r3, [pc, #424]	; (8003750 <HAL_TIM_PWM_MspInit+0x264>)
 80035a8:	2200      	movs	r2, #0
 80035aa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 80035ac:	4868      	ldr	r0, [pc, #416]	; (8003750 <HAL_TIM_PWM_MspInit+0x264>)
 80035ae:	f002 fe83 	bl	80062b8 <HAL_DMA_Init>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d001      	beq.n	80035bc <HAL_TIM_PWM_MspInit+0xd0>
    {
      Error_Handler();
 80035b8:	f7ff fc32 	bl	8002e20 <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	4a64      	ldr	r2, [pc, #400]	; (8003750 <HAL_TIM_PWM_MspInit+0x264>)
 80035c0:	62da      	str	r2, [r3, #44]	; 0x2c
 80035c2:	4a63      	ldr	r2, [pc, #396]	; (8003750 <HAL_TIM_PWM_MspInit+0x264>)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80035c8:	e119      	b.n	80037fe <HAL_TIM_PWM_MspInit+0x312>
  else if(htim_pwm->Instance==TIM3)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a62      	ldr	r2, [pc, #392]	; (8003758 <HAL_TIM_PWM_MspInit+0x26c>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d16d      	bne.n	80036b0 <HAL_TIM_PWM_MspInit+0x1c4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80035d4:	4b5c      	ldr	r3, [pc, #368]	; (8003748 <HAL_TIM_PWM_MspInit+0x25c>)
 80035d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80035da:	4a5b      	ldr	r2, [pc, #364]	; (8003748 <HAL_TIM_PWM_MspInit+0x25c>)
 80035dc:	f043 0302 	orr.w	r3, r3, #2
 80035e0:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80035e4:	4b58      	ldr	r3, [pc, #352]	; (8003748 <HAL_TIM_PWM_MspInit+0x25c>)
 80035e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80035ea:	f003 0302 	and.w	r3, r3, #2
 80035ee:	613b      	str	r3, [r7, #16]
 80035f0:	693b      	ldr	r3, [r7, #16]
    hdma_tim3_ch2.Instance = DMA1_Stream3;
 80035f2:	4b5a      	ldr	r3, [pc, #360]	; (800375c <HAL_TIM_PWM_MspInit+0x270>)
 80035f4:	4a5a      	ldr	r2, [pc, #360]	; (8003760 <HAL_TIM_PWM_MspInit+0x274>)
 80035f6:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Request = DMA_REQUEST_TIM3_CH2;
 80035f8:	4b58      	ldr	r3, [pc, #352]	; (800375c <HAL_TIM_PWM_MspInit+0x270>)
 80035fa:	2218      	movs	r2, #24
 80035fc:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80035fe:	4b57      	ldr	r3, [pc, #348]	; (800375c <HAL_TIM_PWM_MspInit+0x270>)
 8003600:	2240      	movs	r2, #64	; 0x40
 8003602:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8003604:	4b55      	ldr	r3, [pc, #340]	; (800375c <HAL_TIM_PWM_MspInit+0x270>)
 8003606:	2200      	movs	r2, #0
 8003608:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800360a:	4b54      	ldr	r3, [pc, #336]	; (800375c <HAL_TIM_PWM_MspInit+0x270>)
 800360c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003610:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003612:	4b52      	ldr	r3, [pc, #328]	; (800375c <HAL_TIM_PWM_MspInit+0x270>)
 8003614:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003618:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800361a:	4b50      	ldr	r3, [pc, #320]	; (800375c <HAL_TIM_PWM_MspInit+0x270>)
 800361c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003620:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_NORMAL;
 8003622:	4b4e      	ldr	r3, [pc, #312]	; (800375c <HAL_TIM_PWM_MspInit+0x270>)
 8003624:	2200      	movs	r2, #0
 8003626:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8003628:	4b4c      	ldr	r3, [pc, #304]	; (800375c <HAL_TIM_PWM_MspInit+0x270>)
 800362a:	2200      	movs	r2, #0
 800362c:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800362e:	4b4b      	ldr	r3, [pc, #300]	; (800375c <HAL_TIM_PWM_MspInit+0x270>)
 8003630:	2200      	movs	r2, #0
 8003632:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 8003634:	4849      	ldr	r0, [pc, #292]	; (800375c <HAL_TIM_PWM_MspInit+0x270>)
 8003636:	f002 fe3f 	bl	80062b8 <HAL_DMA_Init>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d001      	beq.n	8003644 <HAL_TIM_PWM_MspInit+0x158>
      Error_Handler();
 8003640:	f7ff fbee 	bl	8002e20 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	4a45      	ldr	r2, [pc, #276]	; (800375c <HAL_TIM_PWM_MspInit+0x270>)
 8003648:	629a      	str	r2, [r3, #40]	; 0x28
 800364a:	4a44      	ldr	r2, [pc, #272]	; (800375c <HAL_TIM_PWM_MspInit+0x270>)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_tim3_ch1.Instance = DMA1_Stream4;
 8003650:	4b44      	ldr	r3, [pc, #272]	; (8003764 <HAL_TIM_PWM_MspInit+0x278>)
 8003652:	4a45      	ldr	r2, [pc, #276]	; (8003768 <HAL_TIM_PWM_MspInit+0x27c>)
 8003654:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1.Init.Request = DMA_REQUEST_TIM3_CH1;
 8003656:	4b43      	ldr	r3, [pc, #268]	; (8003764 <HAL_TIM_PWM_MspInit+0x278>)
 8003658:	2217      	movs	r2, #23
 800365a:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800365c:	4b41      	ldr	r3, [pc, #260]	; (8003764 <HAL_TIM_PWM_MspInit+0x278>)
 800365e:	2240      	movs	r2, #64	; 0x40
 8003660:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003662:	4b40      	ldr	r3, [pc, #256]	; (8003764 <HAL_TIM_PWM_MspInit+0x278>)
 8003664:	2200      	movs	r2, #0
 8003666:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003668:	4b3e      	ldr	r3, [pc, #248]	; (8003764 <HAL_TIM_PWM_MspInit+0x278>)
 800366a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800366e:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003670:	4b3c      	ldr	r3, [pc, #240]	; (8003764 <HAL_TIM_PWM_MspInit+0x278>)
 8003672:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003676:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003678:	4b3a      	ldr	r3, [pc, #232]	; (8003764 <HAL_TIM_PWM_MspInit+0x278>)
 800367a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800367e:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1.Init.Mode = DMA_NORMAL;
 8003680:	4b38      	ldr	r3, [pc, #224]	; (8003764 <HAL_TIM_PWM_MspInit+0x278>)
 8003682:	2200      	movs	r2, #0
 8003684:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8003686:	4b37      	ldr	r3, [pc, #220]	; (8003764 <HAL_TIM_PWM_MspInit+0x278>)
 8003688:	2200      	movs	r2, #0
 800368a:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800368c:	4b35      	ldr	r3, [pc, #212]	; (8003764 <HAL_TIM_PWM_MspInit+0x278>)
 800368e:	2200      	movs	r2, #0
 8003690:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1) != HAL_OK)
 8003692:	4834      	ldr	r0, [pc, #208]	; (8003764 <HAL_TIM_PWM_MspInit+0x278>)
 8003694:	f002 fe10 	bl	80062b8 <HAL_DMA_Init>
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	d001      	beq.n	80036a2 <HAL_TIM_PWM_MspInit+0x1b6>
      Error_Handler();
 800369e:	f7ff fbbf 	bl	8002e20 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a2f      	ldr	r2, [pc, #188]	; (8003764 <HAL_TIM_PWM_MspInit+0x278>)
 80036a6:	625a      	str	r2, [r3, #36]	; 0x24
 80036a8:	4a2e      	ldr	r2, [pc, #184]	; (8003764 <HAL_TIM_PWM_MspInit+0x278>)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6393      	str	r3, [r2, #56]	; 0x38
}
 80036ae:	e0a6      	b.n	80037fe <HAL_TIM_PWM_MspInit+0x312>
  else if(htim_pwm->Instance==TIM4)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a2d      	ldr	r2, [pc, #180]	; (800376c <HAL_TIM_PWM_MspInit+0x280>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d15e      	bne.n	8003778 <HAL_TIM_PWM_MspInit+0x28c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80036ba:	4b23      	ldr	r3, [pc, #140]	; (8003748 <HAL_TIM_PWM_MspInit+0x25c>)
 80036bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80036c0:	4a21      	ldr	r2, [pc, #132]	; (8003748 <HAL_TIM_PWM_MspInit+0x25c>)
 80036c2:	f043 0304 	orr.w	r3, r3, #4
 80036c6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80036ca:	4b1f      	ldr	r3, [pc, #124]	; (8003748 <HAL_TIM_PWM_MspInit+0x25c>)
 80036cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80036d0:	f003 0304 	and.w	r3, r3, #4
 80036d4:	60fb      	str	r3, [r7, #12]
 80036d6:	68fb      	ldr	r3, [r7, #12]
    hdma_tim4_ch3.Instance = DMA1_Stream0;
 80036d8:	4b25      	ldr	r3, [pc, #148]	; (8003770 <HAL_TIM_PWM_MspInit+0x284>)
 80036da:	4a26      	ldr	r2, [pc, #152]	; (8003774 <HAL_TIM_PWM_MspInit+0x288>)
 80036dc:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch3.Init.Request = DMA_REQUEST_TIM4_CH3;
 80036de:	4b24      	ldr	r3, [pc, #144]	; (8003770 <HAL_TIM_PWM_MspInit+0x284>)
 80036e0:	221f      	movs	r2, #31
 80036e2:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80036e4:	4b22      	ldr	r3, [pc, #136]	; (8003770 <HAL_TIM_PWM_MspInit+0x284>)
 80036e6:	2240      	movs	r2, #64	; 0x40
 80036e8:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 80036ea:	4b21      	ldr	r3, [pc, #132]	; (8003770 <HAL_TIM_PWM_MspInit+0x284>)
 80036ec:	2200      	movs	r2, #0
 80036ee:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 80036f0:	4b1f      	ldr	r3, [pc, #124]	; (8003770 <HAL_TIM_PWM_MspInit+0x284>)
 80036f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80036f6:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80036f8:	4b1d      	ldr	r3, [pc, #116]	; (8003770 <HAL_TIM_PWM_MspInit+0x284>)
 80036fa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80036fe:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003700:	4b1b      	ldr	r3, [pc, #108]	; (8003770 <HAL_TIM_PWM_MspInit+0x284>)
 8003702:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003706:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch3.Init.Mode = DMA_NORMAL;
 8003708:	4b19      	ldr	r3, [pc, #100]	; (8003770 <HAL_TIM_PWM_MspInit+0x284>)
 800370a:	2200      	movs	r2, #0
 800370c:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_LOW;
 800370e:	4b18      	ldr	r3, [pc, #96]	; (8003770 <HAL_TIM_PWM_MspInit+0x284>)
 8003710:	2200      	movs	r2, #0
 8003712:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003714:	4b16      	ldr	r3, [pc, #88]	; (8003770 <HAL_TIM_PWM_MspInit+0x284>)
 8003716:	2200      	movs	r2, #0
 8003718:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 800371a:	4815      	ldr	r0, [pc, #84]	; (8003770 <HAL_TIM_PWM_MspInit+0x284>)
 800371c:	f002 fdcc 	bl	80062b8 <HAL_DMA_Init>
 8003720:	4603      	mov	r3, r0
 8003722:	2b00      	cmp	r3, #0
 8003724:	d001      	beq.n	800372a <HAL_TIM_PWM_MspInit+0x23e>
      Error_Handler();
 8003726:	f7ff fb7b 	bl	8002e20 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim4_ch3);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4a10      	ldr	r2, [pc, #64]	; (8003770 <HAL_TIM_PWM_MspInit+0x284>)
 800372e:	62da      	str	r2, [r3, #44]	; 0x2c
 8003730:	4a0f      	ldr	r2, [pc, #60]	; (8003770 <HAL_TIM_PWM_MspInit+0x284>)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003736:	2200      	movs	r2, #0
 8003738:	2100      	movs	r1, #0
 800373a:	201e      	movs	r0, #30
 800373c:	f002 fd87 	bl	800624e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003740:	201e      	movs	r0, #30
 8003742:	f002 fd9e 	bl	8006282 <HAL_NVIC_EnableIRQ>
}
 8003746:	e05a      	b.n	80037fe <HAL_TIM_PWM_MspInit+0x312>
 8003748:	58024400 	.word	0x58024400
 800374c:	58020000 	.word	0x58020000
 8003750:	2400130c 	.word	0x2400130c
 8003754:	40020028 	.word	0x40020028
 8003758:	40000400 	.word	0x40000400
 800375c:	24001384 	.word	0x24001384
 8003760:	40020058 	.word	0x40020058
 8003764:	240013fc 	.word	0x240013fc
 8003768:	40020070 	.word	0x40020070
 800376c:	40000800 	.word	0x40000800
 8003770:	24001474 	.word	0x24001474
 8003774:	40020010 	.word	0x40020010
  else if(htim_pwm->Instance==TIM5)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a22      	ldr	r2, [pc, #136]	; (8003808 <HAL_TIM_PWM_MspInit+0x31c>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d13d      	bne.n	80037fe <HAL_TIM_PWM_MspInit+0x312>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003782:	4b22      	ldr	r3, [pc, #136]	; (800380c <HAL_TIM_PWM_MspInit+0x320>)
 8003784:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003788:	4a20      	ldr	r2, [pc, #128]	; (800380c <HAL_TIM_PWM_MspInit+0x320>)
 800378a:	f043 0308 	orr.w	r3, r3, #8
 800378e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003792:	4b1e      	ldr	r3, [pc, #120]	; (800380c <HAL_TIM_PWM_MspInit+0x320>)
 8003794:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003798:	f003 0308 	and.w	r3, r3, #8
 800379c:	60bb      	str	r3, [r7, #8]
 800379e:	68bb      	ldr	r3, [r7, #8]
    hdma_tim5_ch4.Instance = DMA1_Stream2;
 80037a0:	4b1b      	ldr	r3, [pc, #108]	; (8003810 <HAL_TIM_PWM_MspInit+0x324>)
 80037a2:	4a1c      	ldr	r2, [pc, #112]	; (8003814 <HAL_TIM_PWM_MspInit+0x328>)
 80037a4:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch4.Init.Request = DMA_REQUEST_TIM5_CH4;
 80037a6:	4b1a      	ldr	r3, [pc, #104]	; (8003810 <HAL_TIM_PWM_MspInit+0x324>)
 80037a8:	223a      	movs	r2, #58	; 0x3a
 80037aa:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80037ac:	4b18      	ldr	r3, [pc, #96]	; (8003810 <HAL_TIM_PWM_MspInit+0x324>)
 80037ae:	2240      	movs	r2, #64	; 0x40
 80037b0:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 80037b2:	4b17      	ldr	r3, [pc, #92]	; (8003810 <HAL_TIM_PWM_MspInit+0x324>)
 80037b4:	2200      	movs	r2, #0
 80037b6:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch4.Init.MemInc = DMA_MINC_ENABLE;
 80037b8:	4b15      	ldr	r3, [pc, #84]	; (8003810 <HAL_TIM_PWM_MspInit+0x324>)
 80037ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80037be:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80037c0:	4b13      	ldr	r3, [pc, #76]	; (8003810 <HAL_TIM_PWM_MspInit+0x324>)
 80037c2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80037c6:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80037c8:	4b11      	ldr	r3, [pc, #68]	; (8003810 <HAL_TIM_PWM_MspInit+0x324>)
 80037ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80037ce:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch4.Init.Mode = DMA_NORMAL;
 80037d0:	4b0f      	ldr	r3, [pc, #60]	; (8003810 <HAL_TIM_PWM_MspInit+0x324>)
 80037d2:	2200      	movs	r2, #0
 80037d4:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch4.Init.Priority = DMA_PRIORITY_LOW;
 80037d6:	4b0e      	ldr	r3, [pc, #56]	; (8003810 <HAL_TIM_PWM_MspInit+0x324>)
 80037d8:	2200      	movs	r2, #0
 80037da:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch4.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80037dc:	4b0c      	ldr	r3, [pc, #48]	; (8003810 <HAL_TIM_PWM_MspInit+0x324>)
 80037de:	2200      	movs	r2, #0
 80037e0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch4) != HAL_OK)
 80037e2:	480b      	ldr	r0, [pc, #44]	; (8003810 <HAL_TIM_PWM_MspInit+0x324>)
 80037e4:	f002 fd68 	bl	80062b8 <HAL_DMA_Init>
 80037e8:	4603      	mov	r3, r0
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d001      	beq.n	80037f2 <HAL_TIM_PWM_MspInit+0x306>
      Error_Handler();
 80037ee:	f7ff fb17 	bl	8002e20 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC4],hdma_tim5_ch4);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	4a06      	ldr	r2, [pc, #24]	; (8003810 <HAL_TIM_PWM_MspInit+0x324>)
 80037f6:	631a      	str	r2, [r3, #48]	; 0x30
 80037f8:	4a05      	ldr	r2, [pc, #20]	; (8003810 <HAL_TIM_PWM_MspInit+0x324>)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6393      	str	r3, [r2, #56]	; 0x38
}
 80037fe:	bf00      	nop
 8003800:	3730      	adds	r7, #48	; 0x30
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	40000c00 	.word	0x40000c00
 800380c:	58024400 	.word	0x58024400
 8003810:	240014ec 	.word	0x240014ec
 8003814:	40020040 	.word	0x40020040

08003818 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003818:	b480      	push	{r7}
 800381a:	b085      	sub	sp, #20
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a16      	ldr	r2, [pc, #88]	; (8003880 <HAL_TIM_Base_MspInit+0x68>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d10f      	bne.n	800384a <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 800382a:	4b16      	ldr	r3, [pc, #88]	; (8003884 <HAL_TIM_Base_MspInit+0x6c>)
 800382c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003830:	4a14      	ldr	r2, [pc, #80]	; (8003884 <HAL_TIM_Base_MspInit+0x6c>)
 8003832:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003836:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800383a:	4b12      	ldr	r3, [pc, #72]	; (8003884 <HAL_TIM_Base_MspInit+0x6c>)
 800383c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003840:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003844:	60fb      	str	r3, [r7, #12]
 8003846:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8003848:	e013      	b.n	8003872 <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM14)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a0e      	ldr	r2, [pc, #56]	; (8003888 <HAL_TIM_Base_MspInit+0x70>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d10e      	bne.n	8003872 <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003854:	4b0b      	ldr	r3, [pc, #44]	; (8003884 <HAL_TIM_Base_MspInit+0x6c>)
 8003856:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800385a:	4a0a      	ldr	r2, [pc, #40]	; (8003884 <HAL_TIM_Base_MspInit+0x6c>)
 800385c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003860:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003864:	4b07      	ldr	r3, [pc, #28]	; (8003884 <HAL_TIM_Base_MspInit+0x6c>)
 8003866:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800386a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800386e:	60bb      	str	r3, [r7, #8]
 8003870:	68bb      	ldr	r3, [r7, #8]
}
 8003872:	bf00      	nop
 8003874:	3714      	adds	r7, #20
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr
 800387e:	bf00      	nop
 8003880:	40001c00 	.word	0x40001c00
 8003884:	58024400 	.word	0x58024400
 8003888:	40002000 	.word	0x40002000

0800388c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b08c      	sub	sp, #48	; 0x30
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003894:	f107 031c 	add.w	r3, r7, #28
 8003898:	2200      	movs	r2, #0
 800389a:	601a      	str	r2, [r3, #0]
 800389c:	605a      	str	r2, [r3, #4]
 800389e:	609a      	str	r2, [r3, #8]
 80038a0:	60da      	str	r2, [r3, #12]
 80038a2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038ac:	d120      	bne.n	80038f0 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038ae:	4b52      	ldr	r3, [pc, #328]	; (80039f8 <HAL_TIM_MspPostInit+0x16c>)
 80038b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80038b4:	4a50      	ldr	r2, [pc, #320]	; (80039f8 <HAL_TIM_MspPostInit+0x16c>)
 80038b6:	f043 0302 	orr.w	r3, r3, #2
 80038ba:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80038be:	4b4e      	ldr	r3, [pc, #312]	; (80039f8 <HAL_TIM_MspPostInit+0x16c>)
 80038c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80038c4:	f003 0302 	and.w	r3, r3, #2
 80038c8:	61bb      	str	r3, [r7, #24]
 80038ca:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80038cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038d2:	2302      	movs	r3, #2
 80038d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80038d6:	2302      	movs	r3, #2
 80038d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038da:	2300      	movs	r3, #0
 80038dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80038de:	2301      	movs	r3, #1
 80038e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038e2:	f107 031c 	add.w	r3, r7, #28
 80038e6:	4619      	mov	r1, r3
 80038e8:	4844      	ldr	r0, [pc, #272]	; (80039fc <HAL_TIM_MspPostInit+0x170>)
 80038ea:	f005 f91d 	bl	8008b28 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 80038ee:	e07f      	b.n	80039f0 <HAL_TIM_MspPostInit+0x164>
  else if(htim->Instance==TIM3)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a42      	ldr	r2, [pc, #264]	; (8003a00 <HAL_TIM_MspPostInit+0x174>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d11f      	bne.n	800393a <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038fa:	4b3f      	ldr	r3, [pc, #252]	; (80039f8 <HAL_TIM_MspPostInit+0x16c>)
 80038fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003900:	4a3d      	ldr	r2, [pc, #244]	; (80039f8 <HAL_TIM_MspPostInit+0x16c>)
 8003902:	f043 0302 	orr.w	r3, r3, #2
 8003906:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800390a:	4b3b      	ldr	r3, [pc, #236]	; (80039f8 <HAL_TIM_MspPostInit+0x16c>)
 800390c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003910:	f003 0302 	and.w	r3, r3, #2
 8003914:	617b      	str	r3, [r7, #20]
 8003916:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003918:	2330      	movs	r3, #48	; 0x30
 800391a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800391c:	2302      	movs	r3, #2
 800391e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003920:	2302      	movs	r3, #2
 8003922:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003924:	2300      	movs	r3, #0
 8003926:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003928:	2302      	movs	r3, #2
 800392a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800392c:	f107 031c 	add.w	r3, r7, #28
 8003930:	4619      	mov	r1, r3
 8003932:	4832      	ldr	r0, [pc, #200]	; (80039fc <HAL_TIM_MspPostInit+0x170>)
 8003934:	f005 f8f8 	bl	8008b28 <HAL_GPIO_Init>
}
 8003938:	e05a      	b.n	80039f0 <HAL_TIM_MspPostInit+0x164>
  else if(htim->Instance==TIM4)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a31      	ldr	r2, [pc, #196]	; (8003a04 <HAL_TIM_MspPostInit+0x178>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d131      	bne.n	80039a8 <HAL_TIM_MspPostInit+0x11c>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003944:	4b2c      	ldr	r3, [pc, #176]	; (80039f8 <HAL_TIM_MspPostInit+0x16c>)
 8003946:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800394a:	4a2b      	ldr	r2, [pc, #172]	; (80039f8 <HAL_TIM_MspPostInit+0x16c>)
 800394c:	f043 0308 	orr.w	r3, r3, #8
 8003950:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003954:	4b28      	ldr	r3, [pc, #160]	; (80039f8 <HAL_TIM_MspPostInit+0x16c>)
 8003956:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800395a:	f003 0308 	and.w	r3, r3, #8
 800395e:	613b      	str	r3, [r7, #16]
 8003960:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8003962:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8003966:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003968:	2302      	movs	r3, #2
 800396a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800396c:	2300      	movs	r3, #0
 800396e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003970:	2300      	movs	r3, #0
 8003972:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003974:	2302      	movs	r3, #2
 8003976:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003978:	f107 031c 	add.w	r3, r7, #28
 800397c:	4619      	mov	r1, r3
 800397e:	4822      	ldr	r0, [pc, #136]	; (8003a08 <HAL_TIM_MspPostInit+0x17c>)
 8003980:	f005 f8d2 	bl	8008b28 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003984:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003988:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800398a:	2302      	movs	r3, #2
 800398c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800398e:	2302      	movs	r3, #2
 8003990:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003992:	2300      	movs	r3, #0
 8003994:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003996:	2302      	movs	r3, #2
 8003998:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800399a:	f107 031c 	add.w	r3, r7, #28
 800399e:	4619      	mov	r1, r3
 80039a0:	4819      	ldr	r0, [pc, #100]	; (8003a08 <HAL_TIM_MspPostInit+0x17c>)
 80039a2:	f005 f8c1 	bl	8008b28 <HAL_GPIO_Init>
}
 80039a6:	e023      	b.n	80039f0 <HAL_TIM_MspPostInit+0x164>
  else if(htim->Instance==TIM5)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a17      	ldr	r2, [pc, #92]	; (8003a0c <HAL_TIM_MspPostInit+0x180>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d11e      	bne.n	80039f0 <HAL_TIM_MspPostInit+0x164>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039b2:	4b11      	ldr	r3, [pc, #68]	; (80039f8 <HAL_TIM_MspPostInit+0x16c>)
 80039b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80039b8:	4a0f      	ldr	r2, [pc, #60]	; (80039f8 <HAL_TIM_MspPostInit+0x16c>)
 80039ba:	f043 0301 	orr.w	r3, r3, #1
 80039be:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80039c2:	4b0d      	ldr	r3, [pc, #52]	; (80039f8 <HAL_TIM_MspPostInit+0x16c>)
 80039c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80039c8:	f003 0301 	and.w	r3, r3, #1
 80039cc:	60fb      	str	r3, [r7, #12]
 80039ce:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80039d0:	2308      	movs	r3, #8
 80039d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039d4:	2302      	movs	r3, #2
 80039d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80039d8:	2302      	movs	r3, #2
 80039da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039dc:	2300      	movs	r3, #0
 80039de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80039e0:	2302      	movs	r3, #2
 80039e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039e4:	f107 031c 	add.w	r3, r7, #28
 80039e8:	4619      	mov	r1, r3
 80039ea:	4809      	ldr	r0, [pc, #36]	; (8003a10 <HAL_TIM_MspPostInit+0x184>)
 80039ec:	f005 f89c 	bl	8008b28 <HAL_GPIO_Init>
}
 80039f0:	bf00      	nop
 80039f2:	3730      	adds	r7, #48	; 0x30
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}
 80039f8:	58024400 	.word	0x58024400
 80039fc:	58020400 	.word	0x58020400
 8003a00:	40000400 	.word	0x40000400
 8003a04:	40000800 	.word	0x40000800
 8003a08:	58020c00 	.word	0x58020c00
 8003a0c:	40000c00 	.word	0x40000c00
 8003a10:	58020000 	.word	0x58020000

08003a14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b0ba      	sub	sp, #232	; 0xe8
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a1c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003a20:	2200      	movs	r2, #0
 8003a22:	601a      	str	r2, [r3, #0]
 8003a24:	605a      	str	r2, [r3, #4]
 8003a26:	609a      	str	r2, [r3, #8]
 8003a28:	60da      	str	r2, [r3, #12]
 8003a2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003a2c:	f107 0318 	add.w	r3, r7, #24
 8003a30:	22b8      	movs	r2, #184	; 0xb8
 8003a32:	2100      	movs	r1, #0
 8003a34:	4618      	mov	r0, r3
 8003a36:	f018 f970 	bl	801bd1a <memset>
  if(huart->Instance==UART4)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a4d      	ldr	r2, [pc, #308]	; (8003b74 <HAL_UART_MspInit+0x160>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d147      	bne.n	8003ad4 <HAL_UART_MspInit+0xc0>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8003a44:	f04f 0202 	mov.w	r2, #2
 8003a48:	f04f 0300 	mov.w	r3, #0
 8003a4c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003a50:	2300      	movs	r3, #0
 8003a52:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003a56:	f107 0318 	add.w	r3, r7, #24
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f007 fe52 	bl	800b704 <HAL_RCCEx_PeriphCLKConfig>
 8003a60:	4603      	mov	r3, r0
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d001      	beq.n	8003a6a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8003a66:	f7ff f9db 	bl	8002e20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003a6a:	4b43      	ldr	r3, [pc, #268]	; (8003b78 <HAL_UART_MspInit+0x164>)
 8003a6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003a70:	4a41      	ldr	r2, [pc, #260]	; (8003b78 <HAL_UART_MspInit+0x164>)
 8003a72:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003a76:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003a7a:	4b3f      	ldr	r3, [pc, #252]	; (8003b78 <HAL_UART_MspInit+0x164>)
 8003a7c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003a80:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a84:	617b      	str	r3, [r7, #20]
 8003a86:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a88:	4b3b      	ldr	r3, [pc, #236]	; (8003b78 <HAL_UART_MspInit+0x164>)
 8003a8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003a8e:	4a3a      	ldr	r2, [pc, #232]	; (8003b78 <HAL_UART_MspInit+0x164>)
 8003a90:	f043 0302 	orr.w	r3, r3, #2
 8003a94:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003a98:	4b37      	ldr	r3, [pc, #220]	; (8003b78 <HAL_UART_MspInit+0x164>)
 8003a9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003a9e:	f003 0302 	and.w	r3, r3, #2
 8003aa2:	613b      	str	r3, [r7, #16]
 8003aa4:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PB8     ------> UART4_RX
    PB9     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003aa6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003aaa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aae:	2302      	movs	r3, #2
 8003ab0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003aba:	2300      	movs	r3, #0
 8003abc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003ac0:	2308      	movs	r3, #8
 8003ac2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ac6:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003aca:	4619      	mov	r1, r3
 8003acc:	482b      	ldr	r0, [pc, #172]	; (8003b7c <HAL_UART_MspInit+0x168>)
 8003ace:	f005 f82b 	bl	8008b28 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8003ad2:	e04a      	b.n	8003b6a <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART6)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a29      	ldr	r2, [pc, #164]	; (8003b80 <HAL_UART_MspInit+0x16c>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d145      	bne.n	8003b6a <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8003ade:	f04f 0201 	mov.w	r2, #1
 8003ae2:	f04f 0300 	mov.w	r3, #0
 8003ae6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8003aea:	2300      	movs	r3, #0
 8003aec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003af0:	f107 0318 	add.w	r3, r7, #24
 8003af4:	4618      	mov	r0, r3
 8003af6:	f007 fe05 	bl	800b704 <HAL_RCCEx_PeriphCLKConfig>
 8003afa:	4603      	mov	r3, r0
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d001      	beq.n	8003b04 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8003b00:	f7ff f98e 	bl	8002e20 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003b04:	4b1c      	ldr	r3, [pc, #112]	; (8003b78 <HAL_UART_MspInit+0x164>)
 8003b06:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003b0a:	4a1b      	ldr	r2, [pc, #108]	; (8003b78 <HAL_UART_MspInit+0x164>)
 8003b0c:	f043 0320 	orr.w	r3, r3, #32
 8003b10:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8003b14:	4b18      	ldr	r3, [pc, #96]	; (8003b78 <HAL_UART_MspInit+0x164>)
 8003b16:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003b1a:	f003 0320 	and.w	r3, r3, #32
 8003b1e:	60fb      	str	r3, [r7, #12]
 8003b20:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b22:	4b15      	ldr	r3, [pc, #84]	; (8003b78 <HAL_UART_MspInit+0x164>)
 8003b24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003b28:	4a13      	ldr	r2, [pc, #76]	; (8003b78 <HAL_UART_MspInit+0x164>)
 8003b2a:	f043 0304 	orr.w	r3, r3, #4
 8003b2e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003b32:	4b11      	ldr	r3, [pc, #68]	; (8003b78 <HAL_UART_MspInit+0x164>)
 8003b34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003b38:	f003 0304 	and.w	r3, r3, #4
 8003b3c:	60bb      	str	r3, [r7, #8]
 8003b3e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003b40:	23c0      	movs	r3, #192	; 0xc0
 8003b42:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b46:	2302      	movs	r3, #2
 8003b48:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b52:	2300      	movs	r3, #0
 8003b54:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8003b58:	2307      	movs	r3, #7
 8003b5a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b5e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003b62:	4619      	mov	r1, r3
 8003b64:	4807      	ldr	r0, [pc, #28]	; (8003b84 <HAL_UART_MspInit+0x170>)
 8003b66:	f004 ffdf 	bl	8008b28 <HAL_GPIO_Init>
}
 8003b6a:	bf00      	nop
 8003b6c:	37e8      	adds	r7, #232	; 0xe8
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}
 8003b72:	bf00      	nop
 8003b74:	40004c00 	.word	0x40004c00
 8003b78:	58024400 	.word	0x58024400
 8003b7c:	58020400 	.word	0x58020400
 8003b80:	40011400 	.word	0x40011400
 8003b84:	58020800 	.word	0x58020800

08003b88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003b8c:	e7fe      	b.n	8003b8c <NMI_Handler+0x4>

08003b8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003b8e:	b480      	push	{r7}
 8003b90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003b92:	e7fe      	b.n	8003b92 <HardFault_Handler+0x4>

08003b94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003b94:	b480      	push	{r7}
 8003b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003b98:	e7fe      	b.n	8003b98 <MemManage_Handler+0x4>

08003b9a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003b9a:	b480      	push	{r7}
 8003b9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003b9e:	e7fe      	b.n	8003b9e <BusFault_Handler+0x4>

08003ba0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003ba4:	e7fe      	b.n	8003ba4 <UsageFault_Handler+0x4>

08003ba6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ba6:	b480      	push	{r7}
 8003ba8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003baa:	bf00      	nop
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr

08003bb4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003bb8:	bf00      	nop
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc0:	4770      	bx	lr

08003bc2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003bc2:	b480      	push	{r7}
 8003bc4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003bc6:	bf00      	nop
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bce:	4770      	bx	lr

08003bd0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003bd4:	f000 fa4a 	bl	800406c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003bd8:	bf00      	nop
 8003bda:	bd80      	pop	{r7, pc}

08003bdc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch3);
 8003be0:	4802      	ldr	r0, [pc, #8]	; (8003bec <DMA1_Stream0_IRQHandler+0x10>)
 8003be2:	f003 f92b 	bl	8006e3c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003be6:	bf00      	nop
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	bf00      	nop
 8003bec:	24001474 	.word	0x24001474

08003bf0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3);
 8003bf4:	4802      	ldr	r0, [pc, #8]	; (8003c00 <DMA1_Stream1_IRQHandler+0x10>)
 8003bf6:	f003 f921 	bl	8006e3c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003bfa:	bf00      	nop
 8003bfc:	bd80      	pop	{r7, pc}
 8003bfe:	bf00      	nop
 8003c00:	2400130c 	.word	0x2400130c

08003c04 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch4);
 8003c08:	4802      	ldr	r0, [pc, #8]	; (8003c14 <DMA1_Stream2_IRQHandler+0x10>)
 8003c0a:	f003 f917 	bl	8006e3c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8003c0e:	bf00      	nop
 8003c10:	bd80      	pop	{r7, pc}
 8003c12:	bf00      	nop
 8003c14:	240014ec 	.word	0x240014ec

08003c18 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 8003c1c:	4802      	ldr	r0, [pc, #8]	; (8003c28 <DMA1_Stream3_IRQHandler+0x10>)
 8003c1e:	f003 f90d 	bl	8006e3c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8003c22:	bf00      	nop
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	bf00      	nop
 8003c28:	24001384 	.word	0x24001384

08003c2c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1);
 8003c30:	4802      	ldr	r0, [pc, #8]	; (8003c3c <DMA1_Stream4_IRQHandler+0x10>)
 8003c32:	f003 f903 	bl	8006e3c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8003c36:	bf00      	nop
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	bf00      	nop
 8003c3c:	240013fc 	.word	0x240013fc

08003c40 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003c44:	4802      	ldr	r0, [pc, #8]	; (8003c50 <DMA1_Stream5_IRQHandler+0x10>)
 8003c46:	f003 f8f9 	bl	8006e3c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003c4a:	bf00      	nop
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	bf00      	nop
 8003c50:	24000d4c 	.word	0x24000d4c

08003c54 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003c58:	4802      	ldr	r0, [pc, #8]	; (8003c64 <TIM4_IRQHandler+0x10>)
 8003c5a:	f00c ff35 	bl	8010ac8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003c5e:	bf00      	nop
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	bf00      	nop
 8003c64:	240011dc 	.word	0x240011dc

08003c68 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8003c6c:	4802      	ldr	r0, [pc, #8]	; (8003c78 <I2C2_EV_IRQHandler+0x10>)
 8003c6e:	f005 f9c5 	bl	8008ffc <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8003c72:	bf00      	nop
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	24000edc 	.word	0x24000edc

08003c7c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8003c80:	4802      	ldr	r0, [pc, #8]	; (8003c8c <DMA2_Stream7_IRQHandler+0x10>)
 8003c82:	f003 f8db 	bl	8006e3c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8003c86:	bf00      	nop
 8003c88:	bd80      	pop	{r7, pc}
 8003c8a:	bf00      	nop
 8003c8c:	24000dc4 	.word	0x24000dc4

08003c90 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8003c94:	4802      	ldr	r0, [pc, #8]	; (8003ca0 <OTG_HS_IRQHandler+0x10>)
 8003c96:	f005 fbbb 	bl	8009410 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8003c9a:	bf00      	nop
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	bf00      	nop
 8003ca0:	24002db8 	.word	0x24002db8

08003ca4 <SDMMC2_IRQHandler>:

/**
  * @brief This function handles SDMMC2 global interrupt.
  */
void SDMMC2_IRQHandler(void)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC2_IRQn 0 */

  /* USER CODE END SDMMC2_IRQn 0 */
  HAL_SD_IRQHandler(&hsd2);
 8003ca8:	4802      	ldr	r0, [pc, #8]	; (8003cb4 <SDMMC2_IRQHandler+0x10>)
 8003caa:	f00a fb81 	bl	800e3b0 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC2_IRQn 1 */

  /* USER CODE END SDMMC2_IRQn 1 */
}
 8003cae:	bf00      	nop
 8003cb0:	bd80      	pop	{r7, pc}
 8003cb2:	bf00      	nop
 8003cb4:	24000f30 	.word	0x24000f30

08003cb8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	af00      	add	r7, sp, #0
  return 1;
 8003cbc:	2301      	movs	r3, #1
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr

08003cc8 <_kill>:

int _kill(int pid, int sig)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b082      	sub	sp, #8
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
 8003cd0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003cd2:	f018 f875 	bl	801bdc0 <__errno>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	2216      	movs	r2, #22
 8003cda:	601a      	str	r2, [r3, #0]
  return -1;
 8003cdc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	3708      	adds	r7, #8
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}

08003ce8 <_exit>:

void _exit (int status)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b082      	sub	sp, #8
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003cf0:	f04f 31ff 	mov.w	r1, #4294967295
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	f7ff ffe7 	bl	8003cc8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003cfa:	e7fe      	b.n	8003cfa <_exit+0x12>

08003cfc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b086      	sub	sp, #24
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	60f8      	str	r0, [r7, #12]
 8003d04:	60b9      	str	r1, [r7, #8]
 8003d06:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d08:	2300      	movs	r3, #0
 8003d0a:	617b      	str	r3, [r7, #20]
 8003d0c:	e00a      	b.n	8003d24 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003d0e:	f3af 8000 	nop.w
 8003d12:	4601      	mov	r1, r0
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	1c5a      	adds	r2, r3, #1
 8003d18:	60ba      	str	r2, [r7, #8]
 8003d1a:	b2ca      	uxtb	r2, r1
 8003d1c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	3301      	adds	r3, #1
 8003d22:	617b      	str	r3, [r7, #20]
 8003d24:	697a      	ldr	r2, [r7, #20]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	dbf0      	blt.n	8003d0e <_read+0x12>
  }

  return len;
 8003d2c:	687b      	ldr	r3, [r7, #4]
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3718      	adds	r7, #24
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}

08003d36 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003d36:	b580      	push	{r7, lr}
 8003d38:	b086      	sub	sp, #24
 8003d3a:	af00      	add	r7, sp, #0
 8003d3c:	60f8      	str	r0, [r7, #12]
 8003d3e:	60b9      	str	r1, [r7, #8]
 8003d40:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d42:	2300      	movs	r3, #0
 8003d44:	617b      	str	r3, [r7, #20]
 8003d46:	e009      	b.n	8003d5c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	1c5a      	adds	r2, r3, #1
 8003d4c:	60ba      	str	r2, [r7, #8]
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	4618      	mov	r0, r3
 8003d52:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	3301      	adds	r3, #1
 8003d5a:	617b      	str	r3, [r7, #20]
 8003d5c:	697a      	ldr	r2, [r7, #20]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	429a      	cmp	r2, r3
 8003d62:	dbf1      	blt.n	8003d48 <_write+0x12>
  }
  return len;
 8003d64:	687b      	ldr	r3, [r7, #4]
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3718      	adds	r7, #24
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}

08003d6e <_close>:

int _close(int file)
{
 8003d6e:	b480      	push	{r7}
 8003d70:	b083      	sub	sp, #12
 8003d72:	af00      	add	r7, sp, #0
 8003d74:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003d76:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	370c      	adds	r7, #12
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d84:	4770      	bx	lr

08003d86 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003d86:	b480      	push	{r7}
 8003d88:	b083      	sub	sp, #12
 8003d8a:	af00      	add	r7, sp, #0
 8003d8c:	6078      	str	r0, [r7, #4]
 8003d8e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003d96:	605a      	str	r2, [r3, #4]
  return 0;
 8003d98:	2300      	movs	r3, #0
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	370c      	adds	r7, #12
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr

08003da6 <_isatty>:

int _isatty(int file)
{
 8003da6:	b480      	push	{r7}
 8003da8:	b083      	sub	sp, #12
 8003daa:	af00      	add	r7, sp, #0
 8003dac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003dae:	2301      	movs	r3, #1
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	370c      	adds	r7, #12
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr

08003dbc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b085      	sub	sp, #20
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	60f8      	str	r0, [r7, #12]
 8003dc4:	60b9      	str	r1, [r7, #8]
 8003dc6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003dc8:	2300      	movs	r3, #0
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	3714      	adds	r7, #20
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd4:	4770      	bx	lr
	...

08003dd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b086      	sub	sp, #24
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003de0:	4a14      	ldr	r2, [pc, #80]	; (8003e34 <_sbrk+0x5c>)
 8003de2:	4b15      	ldr	r3, [pc, #84]	; (8003e38 <_sbrk+0x60>)
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003dec:	4b13      	ldr	r3, [pc, #76]	; (8003e3c <_sbrk+0x64>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d102      	bne.n	8003dfa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003df4:	4b11      	ldr	r3, [pc, #68]	; (8003e3c <_sbrk+0x64>)
 8003df6:	4a12      	ldr	r2, [pc, #72]	; (8003e40 <_sbrk+0x68>)
 8003df8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003dfa:	4b10      	ldr	r3, [pc, #64]	; (8003e3c <_sbrk+0x64>)
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	4413      	add	r3, r2
 8003e02:	693a      	ldr	r2, [r7, #16]
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d207      	bcs.n	8003e18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003e08:	f017 ffda 	bl	801bdc0 <__errno>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	220c      	movs	r2, #12
 8003e10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003e12:	f04f 33ff 	mov.w	r3, #4294967295
 8003e16:	e009      	b.n	8003e2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003e18:	4b08      	ldr	r3, [pc, #32]	; (8003e3c <_sbrk+0x64>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003e1e:	4b07      	ldr	r3, [pc, #28]	; (8003e3c <_sbrk+0x64>)
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4413      	add	r3, r2
 8003e26:	4a05      	ldr	r2, [pc, #20]	; (8003e3c <_sbrk+0x64>)
 8003e28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	3718      	adds	r7, #24
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd80      	pop	{r7, pc}
 8003e34:	24050000 	.word	0x24050000
 8003e38:	00000800 	.word	0x00000800
 8003e3c:	2400168c 	.word	0x2400168c
 8003e40:	24003630 	.word	0x24003630

08003e44 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003e44:	b480      	push	{r7}
 8003e46:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003e48:	4b32      	ldr	r3, [pc, #200]	; (8003f14 <SystemInit+0xd0>)
 8003e4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e4e:	4a31      	ldr	r2, [pc, #196]	; (8003f14 <SystemInit+0xd0>)
 8003e50:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003e54:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003e58:	4b2f      	ldr	r3, [pc, #188]	; (8003f18 <SystemInit+0xd4>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f003 030f 	and.w	r3, r3, #15
 8003e60:	2b06      	cmp	r3, #6
 8003e62:	d807      	bhi.n	8003e74 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003e64:	4b2c      	ldr	r3, [pc, #176]	; (8003f18 <SystemInit+0xd4>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f023 030f 	bic.w	r3, r3, #15
 8003e6c:	4a2a      	ldr	r2, [pc, #168]	; (8003f18 <SystemInit+0xd4>)
 8003e6e:	f043 0307 	orr.w	r3, r3, #7
 8003e72:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003e74:	4b29      	ldr	r3, [pc, #164]	; (8003f1c <SystemInit+0xd8>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a28      	ldr	r2, [pc, #160]	; (8003f1c <SystemInit+0xd8>)
 8003e7a:	f043 0301 	orr.w	r3, r3, #1
 8003e7e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003e80:	4b26      	ldr	r3, [pc, #152]	; (8003f1c <SystemInit+0xd8>)
 8003e82:	2200      	movs	r2, #0
 8003e84:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8003e86:	4b25      	ldr	r3, [pc, #148]	; (8003f1c <SystemInit+0xd8>)
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	4924      	ldr	r1, [pc, #144]	; (8003f1c <SystemInit+0xd8>)
 8003e8c:	4b24      	ldr	r3, [pc, #144]	; (8003f20 <SystemInit+0xdc>)
 8003e8e:	4013      	ands	r3, r2
 8003e90:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003e92:	4b21      	ldr	r3, [pc, #132]	; (8003f18 <SystemInit+0xd4>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 0308 	and.w	r3, r3, #8
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d007      	beq.n	8003eae <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003e9e:	4b1e      	ldr	r3, [pc, #120]	; (8003f18 <SystemInit+0xd4>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f023 030f 	bic.w	r3, r3, #15
 8003ea6:	4a1c      	ldr	r2, [pc, #112]	; (8003f18 <SystemInit+0xd4>)
 8003ea8:	f043 0307 	orr.w	r3, r3, #7
 8003eac:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8003eae:	4b1b      	ldr	r3, [pc, #108]	; (8003f1c <SystemInit+0xd8>)
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8003eb4:	4b19      	ldr	r3, [pc, #100]	; (8003f1c <SystemInit+0xd8>)
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8003eba:	4b18      	ldr	r3, [pc, #96]	; (8003f1c <SystemInit+0xd8>)
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8003ec0:	4b16      	ldr	r3, [pc, #88]	; (8003f1c <SystemInit+0xd8>)
 8003ec2:	4a18      	ldr	r2, [pc, #96]	; (8003f24 <SystemInit+0xe0>)
 8003ec4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8003ec6:	4b15      	ldr	r3, [pc, #84]	; (8003f1c <SystemInit+0xd8>)
 8003ec8:	4a17      	ldr	r2, [pc, #92]	; (8003f28 <SystemInit+0xe4>)
 8003eca:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003ecc:	4b13      	ldr	r3, [pc, #76]	; (8003f1c <SystemInit+0xd8>)
 8003ece:	4a17      	ldr	r2, [pc, #92]	; (8003f2c <SystemInit+0xe8>)
 8003ed0:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8003ed2:	4b12      	ldr	r3, [pc, #72]	; (8003f1c <SystemInit+0xd8>)
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8003ed8:	4b10      	ldr	r3, [pc, #64]	; (8003f1c <SystemInit+0xd8>)
 8003eda:	4a14      	ldr	r2, [pc, #80]	; (8003f2c <SystemInit+0xe8>)
 8003edc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8003ede:	4b0f      	ldr	r3, [pc, #60]	; (8003f1c <SystemInit+0xd8>)
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003ee4:	4b0d      	ldr	r3, [pc, #52]	; (8003f1c <SystemInit+0xd8>)
 8003ee6:	4a11      	ldr	r2, [pc, #68]	; (8003f2c <SystemInit+0xe8>)
 8003ee8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8003eea:	4b0c      	ldr	r3, [pc, #48]	; (8003f1c <SystemInit+0xd8>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003ef0:	4b0a      	ldr	r3, [pc, #40]	; (8003f1c <SystemInit+0xd8>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a09      	ldr	r2, [pc, #36]	; (8003f1c <SystemInit+0xd8>)
 8003ef6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003efa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003efc:	4b07      	ldr	r3, [pc, #28]	; (8003f1c <SystemInit+0xd8>)
 8003efe:	2200      	movs	r2, #0
 8003f00:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003f02:	4b0b      	ldr	r3, [pc, #44]	; (8003f30 <SystemInit+0xec>)
 8003f04:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8003f08:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8003f0a:	bf00      	nop
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr
 8003f14:	e000ed00 	.word	0xe000ed00
 8003f18:	52002000 	.word	0x52002000
 8003f1c:	58024400 	.word	0x58024400
 8003f20:	eaf6ed7f 	.word	0xeaf6ed7f
 8003f24:	02020200 	.word	0x02020200
 8003f28:	01ff0000 	.word	0x01ff0000
 8003f2c:	01010280 	.word	0x01010280
 8003f30:	52004000 	.word	0x52004000

08003f34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8003f34:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003f6c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003f38:	f7ff ff84 	bl	8003e44 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003f3c:	480c      	ldr	r0, [pc, #48]	; (8003f70 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003f3e:	490d      	ldr	r1, [pc, #52]	; (8003f74 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003f40:	4a0d      	ldr	r2, [pc, #52]	; (8003f78 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003f42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003f44:	e002      	b.n	8003f4c <LoopCopyDataInit>

08003f46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003f46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003f48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003f4a:	3304      	adds	r3, #4

08003f4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003f4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003f4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003f50:	d3f9      	bcc.n	8003f46 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003f52:	4a0a      	ldr	r2, [pc, #40]	; (8003f7c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003f54:	4c0a      	ldr	r4, [pc, #40]	; (8003f80 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003f56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f58:	e001      	b.n	8003f5e <LoopFillZerobss>

08003f5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f5c:	3204      	adds	r2, #4

08003f5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003f5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f60:	d3fb      	bcc.n	8003f5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003f62:	f017 ff33 	bl	801bdcc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003f66:	f7fd fafd 	bl	8001564 <main>
  bx  lr
 8003f6a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003f6c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8003f70:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8003f74:	240002c8 	.word	0x240002c8
  ldr r2, =_sidata
 8003f78:	080207cc 	.word	0x080207cc
  ldr r2, =_sbss
 8003f7c:	240002c8 	.word	0x240002c8
  ldr r4, =_ebss
 8003f80:	24003630 	.word	0x24003630

08003f84 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003f84:	e7fe      	b.n	8003f84 <ADC3_IRQHandler>
	...

08003f88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b082      	sub	sp, #8
 8003f8c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f8e:	2003      	movs	r0, #3
 8003f90:	f002 f952 	bl	8006238 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003f94:	f007 f9e0 	bl	800b358 <HAL_RCC_GetSysClockFreq>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	4b15      	ldr	r3, [pc, #84]	; (8003ff0 <HAL_Init+0x68>)
 8003f9c:	699b      	ldr	r3, [r3, #24]
 8003f9e:	0a1b      	lsrs	r3, r3, #8
 8003fa0:	f003 030f 	and.w	r3, r3, #15
 8003fa4:	4913      	ldr	r1, [pc, #76]	; (8003ff4 <HAL_Init+0x6c>)
 8003fa6:	5ccb      	ldrb	r3, [r1, r3]
 8003fa8:	f003 031f 	and.w	r3, r3, #31
 8003fac:	fa22 f303 	lsr.w	r3, r2, r3
 8003fb0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003fb2:	4b0f      	ldr	r3, [pc, #60]	; (8003ff0 <HAL_Init+0x68>)
 8003fb4:	699b      	ldr	r3, [r3, #24]
 8003fb6:	f003 030f 	and.w	r3, r3, #15
 8003fba:	4a0e      	ldr	r2, [pc, #56]	; (8003ff4 <HAL_Init+0x6c>)
 8003fbc:	5cd3      	ldrb	r3, [r2, r3]
 8003fbe:	f003 031f 	and.w	r3, r3, #31
 8003fc2:	687a      	ldr	r2, [r7, #4]
 8003fc4:	fa22 f303 	lsr.w	r3, r2, r3
 8003fc8:	4a0b      	ldr	r2, [pc, #44]	; (8003ff8 <HAL_Init+0x70>)
 8003fca:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003fcc:	4a0b      	ldr	r2, [pc, #44]	; (8003ffc <HAL_Init+0x74>)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003fd2:	200f      	movs	r0, #15
 8003fd4:	f000 f814 	bl	8004000 <HAL_InitTick>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d001      	beq.n	8003fe2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e002      	b.n	8003fe8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003fe2:	f7fe ff23 	bl	8002e2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003fe6:	2300      	movs	r3, #0
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3708      	adds	r7, #8
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}
 8003ff0:	58024400 	.word	0x58024400
 8003ff4:	0801fee4 	.word	0x0801fee4
 8003ff8:	24000004 	.word	0x24000004
 8003ffc:	24000000 	.word	0x24000000

08004000 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b082      	sub	sp, #8
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8004008:	4b15      	ldr	r3, [pc, #84]	; (8004060 <HAL_InitTick+0x60>)
 800400a:	781b      	ldrb	r3, [r3, #0]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d101      	bne.n	8004014 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	e021      	b.n	8004058 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8004014:	4b13      	ldr	r3, [pc, #76]	; (8004064 <HAL_InitTick+0x64>)
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	4b11      	ldr	r3, [pc, #68]	; (8004060 <HAL_InitTick+0x60>)
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	4619      	mov	r1, r3
 800401e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004022:	fbb3 f3f1 	udiv	r3, r3, r1
 8004026:	fbb2 f3f3 	udiv	r3, r2, r3
 800402a:	4618      	mov	r0, r3
 800402c:	f002 f937 	bl	800629e <HAL_SYSTICK_Config>
 8004030:	4603      	mov	r3, r0
 8004032:	2b00      	cmp	r3, #0
 8004034:	d001      	beq.n	800403a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e00e      	b.n	8004058 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2b0f      	cmp	r3, #15
 800403e:	d80a      	bhi.n	8004056 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004040:	2200      	movs	r2, #0
 8004042:	6879      	ldr	r1, [r7, #4]
 8004044:	f04f 30ff 	mov.w	r0, #4294967295
 8004048:	f002 f901 	bl	800624e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800404c:	4a06      	ldr	r2, [pc, #24]	; (8004068 <HAL_InitTick+0x68>)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004052:	2300      	movs	r3, #0
 8004054:	e000      	b.n	8004058 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
}
 8004058:	4618      	mov	r0, r3
 800405a:	3708      	adds	r7, #8
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}
 8004060:	2400000c 	.word	0x2400000c
 8004064:	24000000 	.word	0x24000000
 8004068:	24000008 	.word	0x24000008

0800406c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800406c:	b480      	push	{r7}
 800406e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004070:	4b06      	ldr	r3, [pc, #24]	; (800408c <HAL_IncTick+0x20>)
 8004072:	781b      	ldrb	r3, [r3, #0]
 8004074:	461a      	mov	r2, r3
 8004076:	4b06      	ldr	r3, [pc, #24]	; (8004090 <HAL_IncTick+0x24>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4413      	add	r3, r2
 800407c:	4a04      	ldr	r2, [pc, #16]	; (8004090 <HAL_IncTick+0x24>)
 800407e:	6013      	str	r3, [r2, #0]
}
 8004080:	bf00      	nop
 8004082:	46bd      	mov	sp, r7
 8004084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004088:	4770      	bx	lr
 800408a:	bf00      	nop
 800408c:	2400000c 	.word	0x2400000c
 8004090:	24001690 	.word	0x24001690

08004094 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004094:	b480      	push	{r7}
 8004096:	af00      	add	r7, sp, #0
  return uwTick;
 8004098:	4b03      	ldr	r3, [pc, #12]	; (80040a8 <HAL_GetTick+0x14>)
 800409a:	681b      	ldr	r3, [r3, #0]
}
 800409c:	4618      	mov	r0, r3
 800409e:	46bd      	mov	sp, r7
 80040a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a4:	4770      	bx	lr
 80040a6:	bf00      	nop
 80040a8:	24001690 	.word	0x24001690

080040ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b084      	sub	sp, #16
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80040b4:	f7ff ffee 	bl	8004094 <HAL_GetTick>
 80040b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040c4:	d005      	beq.n	80040d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80040c6:	4b0a      	ldr	r3, [pc, #40]	; (80040f0 <HAL_Delay+0x44>)
 80040c8:	781b      	ldrb	r3, [r3, #0]
 80040ca:	461a      	mov	r2, r3
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	4413      	add	r3, r2
 80040d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80040d2:	bf00      	nop
 80040d4:	f7ff ffde 	bl	8004094 <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	68fa      	ldr	r2, [r7, #12]
 80040e0:	429a      	cmp	r2, r3
 80040e2:	d8f7      	bhi.n	80040d4 <HAL_Delay+0x28>
  {
  }
}
 80040e4:	bf00      	nop
 80040e6:	bf00      	nop
 80040e8:	3710      	adds	r7, #16
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	2400000c 	.word	0x2400000c

080040f4 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 80040f4:	b480      	push	{r7}
 80040f6:	b083      	sub	sp, #12
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 80040fe:	4b07      	ldr	r3, [pc, #28]	; (800411c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8004100:	685a      	ldr	r2, [r3, #4]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	43db      	mvns	r3, r3
 8004106:	401a      	ands	r2, r3
 8004108:	4904      	ldr	r1, [pc, #16]	; (800411c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	4313      	orrs	r3, r2
 800410e:	604b      	str	r3, [r1, #4]
}
 8004110:	bf00      	nop
 8004112:	370c      	adds	r7, #12
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr
 800411c:	58000400 	.word	0x58000400

08004120 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
 8004128:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	431a      	orrs	r2, r3
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	609a      	str	r2, [r3, #8]
}
 800413a:	bf00      	nop
 800413c:	370c      	adds	r7, #12
 800413e:	46bd      	mov	sp, r7
 8004140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004144:	4770      	bx	lr

08004146 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004146:	b480      	push	{r7}
 8004148:	b083      	sub	sp, #12
 800414a:	af00      	add	r7, sp, #0
 800414c:	6078      	str	r0, [r7, #4]
 800414e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	431a      	orrs	r2, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	609a      	str	r2, [r3, #8]
}
 8004160:	bf00      	nop
 8004162:	370c      	adds	r7, #12
 8004164:	46bd      	mov	sp, r7
 8004166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416a:	4770      	bx	lr

0800416c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800416c:	b480      	push	{r7}
 800416e:	b083      	sub	sp, #12
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800417c:	4618      	mov	r0, r3
 800417e:	370c      	adds	r7, #12
 8004180:	46bd      	mov	sp, r7
 8004182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004186:	4770      	bx	lr

08004188 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004188:	b480      	push	{r7}
 800418a:	b087      	sub	sp, #28
 800418c:	af00      	add	r7, sp, #0
 800418e:	60f8      	str	r0, [r7, #12]
 8004190:	60b9      	str	r1, [r7, #8]
 8004192:	607a      	str	r2, [r7, #4]
 8004194:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	3360      	adds	r3, #96	; 0x60
 800419a:	461a      	mov	r2, r3
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	4413      	add	r3, r2
 80041a2:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	4a10      	ldr	r2, [pc, #64]	; (80041e8 <LL_ADC_SetOffset+0x60>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d10b      	bne.n	80041c4 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 80041ac:	697b      	ldr	r3, [r7, #20]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	4313      	orrs	r3, r2
 80041ba:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80041c2:	e00b      	b.n	80041dc <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	430b      	orrs	r3, r1
 80041d6:	431a      	orrs	r2, r3
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	601a      	str	r2, [r3, #0]
}
 80041dc:	bf00      	nop
 80041de:	371c      	adds	r7, #28
 80041e0:	46bd      	mov	sp, r7
 80041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e6:	4770      	bx	lr
 80041e8:	58026000 	.word	0x58026000

080041ec <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b085      	sub	sp, #20
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
 80041f4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	3360      	adds	r3, #96	; 0x60
 80041fa:	461a      	mov	r2, r3
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	009b      	lsls	r3, r3, #2
 8004200:	4413      	add	r3, r2
 8004202:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800420c:	4618      	mov	r0, r3
 800420e:	3714      	adds	r7, #20
 8004210:	46bd      	mov	sp, r7
 8004212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004216:	4770      	bx	lr

08004218 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8004218:	b480      	push	{r7}
 800421a:	b085      	sub	sp, #20
 800421c:	af00      	add	r7, sp, #0
 800421e:	60f8      	str	r0, [r7, #12]
 8004220:	60b9      	str	r1, [r7, #8]
 8004222:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	691b      	ldr	r3, [r3, #16]
 8004228:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	f003 031f 	and.w	r3, r3, #31
 8004232:	6879      	ldr	r1, [r7, #4]
 8004234:	fa01 f303 	lsl.w	r3, r1, r3
 8004238:	431a      	orrs	r2, r3
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	611a      	str	r2, [r3, #16]
}
 800423e:	bf00      	nop
 8004240:	3714      	adds	r7, #20
 8004242:	46bd      	mov	sp, r7
 8004244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004248:	4770      	bx	lr
	...

0800424c <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 800424c:	b480      	push	{r7}
 800424e:	b087      	sub	sp, #28
 8004250:	af00      	add	r7, sp, #0
 8004252:	60f8      	str	r0, [r7, #12]
 8004254:	60b9      	str	r1, [r7, #8]
 8004256:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	4a0c      	ldr	r2, [pc, #48]	; (800428c <LL_ADC_SetOffsetSignedSaturation+0x40>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d00e      	beq.n	800427e <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	3360      	adds	r3, #96	; 0x60
 8004264:	461a      	mov	r2, r3
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	4413      	add	r3, r2
 800426c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	431a      	orrs	r2, r3
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	601a      	str	r2, [r3, #0]
  }
}
 800427e:	bf00      	nop
 8004280:	371c      	adds	r7, #28
 8004282:	46bd      	mov	sp, r7
 8004284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004288:	4770      	bx	lr
 800428a:	bf00      	nop
 800428c:	58026000 	.word	0x58026000

08004290 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8004290:	b480      	push	{r7}
 8004292:	b087      	sub	sp, #28
 8004294:	af00      	add	r7, sp, #0
 8004296:	60f8      	str	r0, [r7, #12]
 8004298:	60b9      	str	r1, [r7, #8]
 800429a:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	4a0c      	ldr	r2, [pc, #48]	; (80042d0 <LL_ADC_SetOffsetSaturation+0x40>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d10e      	bne.n	80042c2 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	3360      	adds	r3, #96	; 0x60
 80042a8:	461a      	mov	r2, r3
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	4413      	add	r3, r2
 80042b0:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	431a      	orrs	r2, r3
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 80042c2:	bf00      	nop
 80042c4:	371c      	adds	r7, #28
 80042c6:	46bd      	mov	sp, r7
 80042c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042cc:	4770      	bx	lr
 80042ce:	bf00      	nop
 80042d0:	58026000 	.word	0x58026000

080042d4 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b087      	sub	sp, #28
 80042d8:	af00      	add	r7, sp, #0
 80042da:	60f8      	str	r0, [r7, #12]
 80042dc:	60b9      	str	r1, [r7, #8]
 80042de:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	4a0c      	ldr	r2, [pc, #48]	; (8004314 <LL_ADC_SetOffsetSign+0x40>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d10e      	bne.n	8004306 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	3360      	adds	r3, #96	; 0x60
 80042ec:	461a      	mov	r2, r3
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	009b      	lsls	r3, r3, #2
 80042f2:	4413      	add	r3, r2
 80042f4:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	431a      	orrs	r2, r3
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8004306:	bf00      	nop
 8004308:	371c      	adds	r7, #28
 800430a:	46bd      	mov	sp, r7
 800430c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004310:	4770      	bx	lr
 8004312:	bf00      	nop
 8004314:	58026000 	.word	0x58026000

08004318 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004318:	b480      	push	{r7}
 800431a:	b087      	sub	sp, #28
 800431c:	af00      	add	r7, sp, #0
 800431e:	60f8      	str	r0, [r7, #12]
 8004320:	60b9      	str	r1, [r7, #8]
 8004322:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	3360      	adds	r3, #96	; 0x60
 8004328:	461a      	mov	r2, r3
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	4413      	add	r3, r2
 8004330:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	4a0c      	ldr	r2, [pc, #48]	; (8004368 <LL_ADC_SetOffsetState+0x50>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d108      	bne.n	800434c <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	431a      	orrs	r2, r3
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 800434a:	e007      	b.n	800435c <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	431a      	orrs	r2, r3
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	601a      	str	r2, [r3, #0]
}
 800435c:	bf00      	nop
 800435e:	371c      	adds	r7, #28
 8004360:	46bd      	mov	sp, r7
 8004362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004366:	4770      	bx	lr
 8004368:	58026000 	.word	0x58026000

0800436c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800436c:	b480      	push	{r7}
 800436e:	b083      	sub	sp, #12
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	68db      	ldr	r3, [r3, #12]
 8004378:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800437c:	2b00      	cmp	r3, #0
 800437e:	d101      	bne.n	8004384 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004380:	2301      	movs	r3, #1
 8004382:	e000      	b.n	8004386 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004384:	2300      	movs	r3, #0
}
 8004386:	4618      	mov	r0, r3
 8004388:	370c      	adds	r7, #12
 800438a:	46bd      	mov	sp, r7
 800438c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004390:	4770      	bx	lr

08004392 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004392:	b480      	push	{r7}
 8004394:	b087      	sub	sp, #28
 8004396:	af00      	add	r7, sp, #0
 8004398:	60f8      	str	r0, [r7, #12]
 800439a:	60b9      	str	r1, [r7, #8]
 800439c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	3330      	adds	r3, #48	; 0x30
 80043a2:	461a      	mov	r2, r3
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	0a1b      	lsrs	r3, r3, #8
 80043a8:	009b      	lsls	r3, r3, #2
 80043aa:	f003 030c 	and.w	r3, r3, #12
 80043ae:	4413      	add	r3, r2
 80043b0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	f003 031f 	and.w	r3, r3, #31
 80043bc:	211f      	movs	r1, #31
 80043be:	fa01 f303 	lsl.w	r3, r1, r3
 80043c2:	43db      	mvns	r3, r3
 80043c4:	401a      	ands	r2, r3
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	0e9b      	lsrs	r3, r3, #26
 80043ca:	f003 011f 	and.w	r1, r3, #31
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	f003 031f 	and.w	r3, r3, #31
 80043d4:	fa01 f303 	lsl.w	r3, r1, r3
 80043d8:	431a      	orrs	r2, r3
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80043de:	bf00      	nop
 80043e0:	371c      	adds	r7, #28
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr

080043ea <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80043ea:	b480      	push	{r7}
 80043ec:	b087      	sub	sp, #28
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	60f8      	str	r0, [r7, #12]
 80043f2:	60b9      	str	r1, [r7, #8]
 80043f4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	3314      	adds	r3, #20
 80043fa:	461a      	mov	r2, r3
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	0e5b      	lsrs	r3, r3, #25
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	f003 0304 	and.w	r3, r3, #4
 8004406:	4413      	add	r3, r2
 8004408:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	681a      	ldr	r2, [r3, #0]
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	0d1b      	lsrs	r3, r3, #20
 8004412:	f003 031f 	and.w	r3, r3, #31
 8004416:	2107      	movs	r1, #7
 8004418:	fa01 f303 	lsl.w	r3, r1, r3
 800441c:	43db      	mvns	r3, r3
 800441e:	401a      	ands	r2, r3
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	0d1b      	lsrs	r3, r3, #20
 8004424:	f003 031f 	and.w	r3, r3, #31
 8004428:	6879      	ldr	r1, [r7, #4]
 800442a:	fa01 f303 	lsl.w	r3, r1, r3
 800442e:	431a      	orrs	r2, r3
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004434:	bf00      	nop
 8004436:	371c      	adds	r7, #28
 8004438:	46bd      	mov	sp, r7
 800443a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443e:	4770      	bx	lr

08004440 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004440:	b480      	push	{r7}
 8004442:	b085      	sub	sp, #20
 8004444:	af00      	add	r7, sp, #0
 8004446:	60f8      	str	r0, [r7, #12]
 8004448:	60b9      	str	r1, [r7, #8]
 800444a:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	4a1a      	ldr	r2, [pc, #104]	; (80044b8 <LL_ADC_SetChannelSingleDiff+0x78>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d115      	bne.n	8004480 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004460:	43db      	mvns	r3, r3
 8004462:	401a      	ands	r2, r3
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	f003 0318 	and.w	r3, r3, #24
 800446a:	4914      	ldr	r1, [pc, #80]	; (80044bc <LL_ADC_SetChannelSingleDiff+0x7c>)
 800446c:	40d9      	lsrs	r1, r3
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	400b      	ands	r3, r1
 8004472:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004476:	431a      	orrs	r2, r3
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800447e:	e014      	b.n	80044aa <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800448c:	43db      	mvns	r3, r3
 800448e:	401a      	ands	r2, r3
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	f003 0318 	and.w	r3, r3, #24
 8004496:	4909      	ldr	r1, [pc, #36]	; (80044bc <LL_ADC_SetChannelSingleDiff+0x7c>)
 8004498:	40d9      	lsrs	r1, r3
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	400b      	ands	r3, r1
 800449e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80044a2:	431a      	orrs	r2, r3
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
}
 80044aa:	bf00      	nop
 80044ac:	3714      	adds	r7, #20
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr
 80044b6:	bf00      	nop
 80044b8:	58026000 	.word	0x58026000
 80044bc:	000fffff 	.word	0x000fffff

080044c0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	f003 031f 	and.w	r3, r3, #31
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	370c      	adds	r7, #12
 80044d4:	46bd      	mov	sp, r7
 80044d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044da:	4770      	bx	lr

080044dc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80044dc:	b480      	push	{r7}
 80044de:	b083      	sub	sp, #12
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
 80044ec:	4618      	mov	r0, r3
 80044ee:	370c      	adds	r7, #12
 80044f0:	46bd      	mov	sp, r7
 80044f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f6:	4770      	bx	lr

080044f8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80044f8:	b480      	push	{r7}
 80044fa:	b083      	sub	sp, #12
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	689a      	ldr	r2, [r3, #8]
 8004504:	4b04      	ldr	r3, [pc, #16]	; (8004518 <LL_ADC_DisableDeepPowerDown+0x20>)
 8004506:	4013      	ands	r3, r2
 8004508:	687a      	ldr	r2, [r7, #4]
 800450a:	6093      	str	r3, [r2, #8]
}
 800450c:	bf00      	nop
 800450e:	370c      	adds	r7, #12
 8004510:	46bd      	mov	sp, r7
 8004512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004516:	4770      	bx	lr
 8004518:	5fffffc0 	.word	0x5fffffc0

0800451c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800451c:	b480      	push	{r7}
 800451e:	b083      	sub	sp, #12
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800452c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004530:	d101      	bne.n	8004536 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004532:	2301      	movs	r3, #1
 8004534:	e000      	b.n	8004538 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004536:	2300      	movs	r3, #0
}
 8004538:	4618      	mov	r0, r3
 800453a:	370c      	adds	r7, #12
 800453c:	46bd      	mov	sp, r7
 800453e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004542:	4770      	bx	lr

08004544 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004544:	b480      	push	{r7}
 8004546:	b083      	sub	sp, #12
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	689a      	ldr	r2, [r3, #8]
 8004550:	4b05      	ldr	r3, [pc, #20]	; (8004568 <LL_ADC_EnableInternalRegulator+0x24>)
 8004552:	4013      	ands	r3, r2
 8004554:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800455c:	bf00      	nop
 800455e:	370c      	adds	r7, #12
 8004560:	46bd      	mov	sp, r7
 8004562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004566:	4770      	bx	lr
 8004568:	6fffffc0 	.word	0x6fffffc0

0800456c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800456c:	b480      	push	{r7}
 800456e:	b083      	sub	sp, #12
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800457c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004580:	d101      	bne.n	8004586 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004582:	2301      	movs	r3, #1
 8004584:	e000      	b.n	8004588 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004586:	2300      	movs	r3, #0
}
 8004588:	4618      	mov	r0, r3
 800458a:	370c      	adds	r7, #12
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr

08004594 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004594:	b480      	push	{r7}
 8004596:	b083      	sub	sp, #12
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	689a      	ldr	r2, [r3, #8]
 80045a0:	4b05      	ldr	r3, [pc, #20]	; (80045b8 <LL_ADC_Enable+0x24>)
 80045a2:	4013      	ands	r3, r2
 80045a4:	f043 0201 	orr.w	r2, r3, #1
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80045ac:	bf00      	nop
 80045ae:	370c      	adds	r7, #12
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr
 80045b8:	7fffffc0 	.word	0x7fffffc0

080045bc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80045bc:	b480      	push	{r7}
 80045be:	b083      	sub	sp, #12
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	689a      	ldr	r2, [r3, #8]
 80045c8:	4b05      	ldr	r3, [pc, #20]	; (80045e0 <LL_ADC_Disable+0x24>)
 80045ca:	4013      	ands	r3, r2
 80045cc:	f043 0202 	orr.w	r2, r3, #2
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80045d4:	bf00      	nop
 80045d6:	370c      	adds	r7, #12
 80045d8:	46bd      	mov	sp, r7
 80045da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045de:	4770      	bx	lr
 80045e0:	7fffffc0 	.word	0x7fffffc0

080045e4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b083      	sub	sp, #12
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	f003 0301 	and.w	r3, r3, #1
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d101      	bne.n	80045fc <LL_ADC_IsEnabled+0x18>
 80045f8:	2301      	movs	r3, #1
 80045fa:	e000      	b.n	80045fe <LL_ADC_IsEnabled+0x1a>
 80045fc:	2300      	movs	r3, #0
}
 80045fe:	4618      	mov	r0, r3
 8004600:	370c      	adds	r7, #12
 8004602:	46bd      	mov	sp, r7
 8004604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004608:	4770      	bx	lr

0800460a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800460a:	b480      	push	{r7}
 800460c:	b083      	sub	sp, #12
 800460e:	af00      	add	r7, sp, #0
 8004610:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	689b      	ldr	r3, [r3, #8]
 8004616:	f003 0302 	and.w	r3, r3, #2
 800461a:	2b02      	cmp	r3, #2
 800461c:	d101      	bne.n	8004622 <LL_ADC_IsDisableOngoing+0x18>
 800461e:	2301      	movs	r3, #1
 8004620:	e000      	b.n	8004624 <LL_ADC_IsDisableOngoing+0x1a>
 8004622:	2300      	movs	r3, #0
}
 8004624:	4618      	mov	r0, r3
 8004626:	370c      	adds	r7, #12
 8004628:	46bd      	mov	sp, r7
 800462a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462e:	4770      	bx	lr

08004630 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004630:	b480      	push	{r7}
 8004632:	b083      	sub	sp, #12
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	689a      	ldr	r2, [r3, #8]
 800463c:	4b05      	ldr	r3, [pc, #20]	; (8004654 <LL_ADC_REG_StartConversion+0x24>)
 800463e:	4013      	ands	r3, r2
 8004640:	f043 0204 	orr.w	r2, r3, #4
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004648:	bf00      	nop
 800464a:	370c      	adds	r7, #12
 800464c:	46bd      	mov	sp, r7
 800464e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004652:	4770      	bx	lr
 8004654:	7fffffc0 	.word	0x7fffffc0

08004658 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8004658:	b480      	push	{r7}
 800465a:	b083      	sub	sp, #12
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	689a      	ldr	r2, [r3, #8]
 8004664:	4b05      	ldr	r3, [pc, #20]	; (800467c <LL_ADC_REG_StopConversion+0x24>)
 8004666:	4013      	ands	r3, r2
 8004668:	f043 0210 	orr.w	r2, r3, #16
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8004670:	bf00      	nop
 8004672:	370c      	adds	r7, #12
 8004674:	46bd      	mov	sp, r7
 8004676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467a:	4770      	bx	lr
 800467c:	7fffffc0 	.word	0x7fffffc0

08004680 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	f003 0304 	and.w	r3, r3, #4
 8004690:	2b04      	cmp	r3, #4
 8004692:	d101      	bne.n	8004698 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004694:	2301      	movs	r3, #1
 8004696:	e000      	b.n	800469a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004698:	2300      	movs	r3, #0
}
 800469a:	4618      	mov	r0, r3
 800469c:	370c      	adds	r7, #12
 800469e:	46bd      	mov	sp, r7
 80046a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a4:	4770      	bx	lr
	...

080046a8 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b083      	sub	sp, #12
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	689a      	ldr	r2, [r3, #8]
 80046b4:	4b05      	ldr	r3, [pc, #20]	; (80046cc <LL_ADC_INJ_StopConversion+0x24>)
 80046b6:	4013      	ands	r3, r2
 80046b8:	f043 0220 	orr.w	r2, r3, #32
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80046c0:	bf00      	nop
 80046c2:	370c      	adds	r7, #12
 80046c4:	46bd      	mov	sp, r7
 80046c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ca:	4770      	bx	lr
 80046cc:	7fffffc0 	.word	0x7fffffc0

080046d0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b083      	sub	sp, #12
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	f003 0308 	and.w	r3, r3, #8
 80046e0:	2b08      	cmp	r3, #8
 80046e2:	d101      	bne.n	80046e8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80046e4:	2301      	movs	r3, #1
 80046e6:	e000      	b.n	80046ea <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80046e8:	2300      	movs	r3, #0
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	370c      	adds	r7, #12
 80046ee:	46bd      	mov	sp, r7
 80046f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f4:	4770      	bx	lr
	...

080046f8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80046f8:	b590      	push	{r4, r7, lr}
 80046fa:	b089      	sub	sp, #36	; 0x24
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004700:	2300      	movs	r3, #0
 8004702:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004704:	2300      	movs	r3, #0
 8004706:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d101      	bne.n	8004712 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	e1ee      	b.n	8004af0 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	691b      	ldr	r3, [r3, #16]
 8004716:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800471c:	2b00      	cmp	r3, #0
 800471e:	d109      	bne.n	8004734 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	f7fe fb9d 	bl	8002e60 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2200      	movs	r2, #0
 800472a:	665a      	str	r2, [r3, #100]	; 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2200      	movs	r2, #0
 8004730:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4618      	mov	r0, r3
 800473a:	f7ff feef 	bl	800451c <LL_ADC_IsDeepPowerDownEnabled>
 800473e:	4603      	mov	r3, r0
 8004740:	2b00      	cmp	r3, #0
 8004742:	d004      	beq.n	800474e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4618      	mov	r0, r3
 800474a:	f7ff fed5 	bl	80044f8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4618      	mov	r0, r3
 8004754:	f7ff ff0a 	bl	800456c <LL_ADC_IsInternalRegulatorEnabled>
 8004758:	4603      	mov	r3, r0
 800475a:	2b00      	cmp	r3, #0
 800475c:	d114      	bne.n	8004788 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4618      	mov	r0, r3
 8004764:	f7ff feee 	bl	8004544 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004768:	4b8e      	ldr	r3, [pc, #568]	; (80049a4 <HAL_ADC_Init+0x2ac>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	099b      	lsrs	r3, r3, #6
 800476e:	4a8e      	ldr	r2, [pc, #568]	; (80049a8 <HAL_ADC_Init+0x2b0>)
 8004770:	fba2 2303 	umull	r2, r3, r2, r3
 8004774:	099b      	lsrs	r3, r3, #6
 8004776:	3301      	adds	r3, #1
 8004778:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800477a:	e002      	b.n	8004782 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	3b01      	subs	r3, #1
 8004780:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d1f9      	bne.n	800477c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4618      	mov	r0, r3
 800478e:	f7ff feed 	bl	800456c <LL_ADC_IsInternalRegulatorEnabled>
 8004792:	4603      	mov	r3, r0
 8004794:	2b00      	cmp	r3, #0
 8004796:	d10d      	bne.n	80047b4 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800479c:	f043 0210 	orr.w	r2, r3, #16
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80047a8:	f043 0201 	orr.w	r2, r3, #1
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	665a      	str	r2, [r3, #100]	; 0x64

    tmp_hal_status = HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4618      	mov	r0, r3
 80047ba:	f7ff ff61 	bl	8004680 <LL_ADC_REG_IsConversionOngoing>
 80047be:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047c4:	f003 0310 	and.w	r3, r3, #16
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	f040 8188 	bne.w	8004ade <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	f040 8184 	bne.w	8004ade <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047da:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80047de:	f043 0202 	orr.w	r2, r3, #2
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	661a      	str	r2, [r3, #96]	; 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4618      	mov	r0, r3
 80047ec:	f7ff fefa 	bl	80045e4 <LL_ADC_IsEnabled>
 80047f0:	4603      	mov	r3, r0
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d136      	bne.n	8004864 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a6c      	ldr	r2, [pc, #432]	; (80049ac <HAL_ADC_Init+0x2b4>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d004      	beq.n	800480a <HAL_ADC_Init+0x112>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a6a      	ldr	r2, [pc, #424]	; (80049b0 <HAL_ADC_Init+0x2b8>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d10e      	bne.n	8004828 <HAL_ADC_Init+0x130>
 800480a:	4868      	ldr	r0, [pc, #416]	; (80049ac <HAL_ADC_Init+0x2b4>)
 800480c:	f7ff feea 	bl	80045e4 <LL_ADC_IsEnabled>
 8004810:	4604      	mov	r4, r0
 8004812:	4867      	ldr	r0, [pc, #412]	; (80049b0 <HAL_ADC_Init+0x2b8>)
 8004814:	f7ff fee6 	bl	80045e4 <LL_ADC_IsEnabled>
 8004818:	4603      	mov	r3, r0
 800481a:	4323      	orrs	r3, r4
 800481c:	2b00      	cmp	r3, #0
 800481e:	bf0c      	ite	eq
 8004820:	2301      	moveq	r3, #1
 8004822:	2300      	movne	r3, #0
 8004824:	b2db      	uxtb	r3, r3
 8004826:	e008      	b.n	800483a <HAL_ADC_Init+0x142>
 8004828:	4862      	ldr	r0, [pc, #392]	; (80049b4 <HAL_ADC_Init+0x2bc>)
 800482a:	f7ff fedb 	bl	80045e4 <LL_ADC_IsEnabled>
 800482e:	4603      	mov	r3, r0
 8004830:	2b00      	cmp	r3, #0
 8004832:	bf0c      	ite	eq
 8004834:	2301      	moveq	r3, #1
 8004836:	2300      	movne	r3, #0
 8004838:	b2db      	uxtb	r3, r3
 800483a:	2b00      	cmp	r3, #0
 800483c:	d012      	beq.n	8004864 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a5a      	ldr	r2, [pc, #360]	; (80049ac <HAL_ADC_Init+0x2b4>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d004      	beq.n	8004852 <HAL_ADC_Init+0x15a>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a58      	ldr	r2, [pc, #352]	; (80049b0 <HAL_ADC_Init+0x2b8>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d101      	bne.n	8004856 <HAL_ADC_Init+0x15e>
 8004852:	4a59      	ldr	r2, [pc, #356]	; (80049b8 <HAL_ADC_Init+0x2c0>)
 8004854:	e000      	b.n	8004858 <HAL_ADC_Init+0x160>
 8004856:	4a59      	ldr	r2, [pc, #356]	; (80049bc <HAL_ADC_Init+0x2c4>)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	4619      	mov	r1, r3
 800485e:	4610      	mov	r0, r2
 8004860:	f7ff fc5e 	bl	8004120 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a52      	ldr	r2, [pc, #328]	; (80049b4 <HAL_ADC_Init+0x2bc>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d129      	bne.n	80048c2 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	7e5b      	ldrb	r3, [r3, #25]
 8004872:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8004878:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 800487e:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	2b08      	cmp	r3, #8
 8004886:	d013      	beq.n	80048b0 <HAL_ADC_Init+0x1b8>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	2b0c      	cmp	r3, #12
 800488e:	d00d      	beq.n	80048ac <HAL_ADC_Init+0x1b4>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	2b1c      	cmp	r3, #28
 8004896:	d007      	beq.n	80048a8 <HAL_ADC_Init+0x1b0>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	2b18      	cmp	r3, #24
 800489e:	d101      	bne.n	80048a4 <HAL_ADC_Init+0x1ac>
 80048a0:	2318      	movs	r3, #24
 80048a2:	e006      	b.n	80048b2 <HAL_ADC_Init+0x1ba>
 80048a4:	2300      	movs	r3, #0
 80048a6:	e004      	b.n	80048b2 <HAL_ADC_Init+0x1ba>
 80048a8:	2310      	movs	r3, #16
 80048aa:	e002      	b.n	80048b2 <HAL_ADC_Init+0x1ba>
 80048ac:	2308      	movs	r3, #8
 80048ae:	e000      	b.n	80048b2 <HAL_ADC_Init+0x1ba>
 80048b0:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 80048b2:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80048ba:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80048bc:	4313      	orrs	r3, r2
 80048be:	61bb      	str	r3, [r7, #24]
 80048c0:	e00e      	b.n	80048e0 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	7e5b      	ldrb	r3, [r3, #25]
 80048c6:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80048cc:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80048d2:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80048da:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80048dc:	4313      	orrs	r3, r2
 80048de:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d106      	bne.n	80048f8 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ee:	3b01      	subs	r3, #1
 80048f0:	045b      	lsls	r3, r3, #17
 80048f2:	69ba      	ldr	r2, [r7, #24]
 80048f4:	4313      	orrs	r3, r2
 80048f6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d009      	beq.n	8004914 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004904:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800490c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800490e:	69ba      	ldr	r2, [r7, #24]
 8004910:	4313      	orrs	r3, r2
 8004912:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a26      	ldr	r2, [pc, #152]	; (80049b4 <HAL_ADC_Init+0x2bc>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d115      	bne.n	800494a <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	68da      	ldr	r2, [r3, #12]
 8004924:	4b26      	ldr	r3, [pc, #152]	; (80049c0 <HAL_ADC_Init+0x2c8>)
 8004926:	4013      	ands	r3, r2
 8004928:	687a      	ldr	r2, [r7, #4]
 800492a:	6812      	ldr	r2, [r2, #0]
 800492c:	69b9      	ldr	r1, [r7, #24]
 800492e:	430b      	orrs	r3, r1
 8004930:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	691b      	ldr	r3, [r3, #16]
 8004938:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	430a      	orrs	r2, r1
 8004946:	611a      	str	r2, [r3, #16]
 8004948:	e009      	b.n	800495e <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	68da      	ldr	r2, [r3, #12]
 8004950:	4b1c      	ldr	r3, [pc, #112]	; (80049c4 <HAL_ADC_Init+0x2cc>)
 8004952:	4013      	ands	r3, r2
 8004954:	687a      	ldr	r2, [r7, #4]
 8004956:	6812      	ldr	r2, [r2, #0]
 8004958:	69b9      	ldr	r1, [r7, #24]
 800495a:	430b      	orrs	r3, r1
 800495c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4618      	mov	r0, r3
 8004964:	f7ff fe8c 	bl	8004680 <LL_ADC_REG_IsConversionOngoing>
 8004968:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4618      	mov	r0, r3
 8004970:	f7ff feae 	bl	80046d0 <LL_ADC_INJ_IsConversionOngoing>
 8004974:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	2b00      	cmp	r3, #0
 800497a:	f040 808e 	bne.w	8004a9a <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2b00      	cmp	r3, #0
 8004982:	f040 808a 	bne.w	8004a9a <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a0a      	ldr	r2, [pc, #40]	; (80049b4 <HAL_ADC_Init+0x2bc>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d11b      	bne.n	80049c8 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	7e1b      	ldrb	r3, [r3, #24]
 8004994:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800499c:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 800499e:	4313      	orrs	r3, r2
 80049a0:	61bb      	str	r3, [r7, #24]
 80049a2:	e018      	b.n	80049d6 <HAL_ADC_Init+0x2de>
 80049a4:	24000000 	.word	0x24000000
 80049a8:	053e2d63 	.word	0x053e2d63
 80049ac:	40022000 	.word	0x40022000
 80049b0:	40022100 	.word	0x40022100
 80049b4:	58026000 	.word	0x58026000
 80049b8:	40022300 	.word	0x40022300
 80049bc:	58026300 	.word	0x58026300
 80049c0:	fff04007 	.word	0xfff04007
 80049c4:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	7e1b      	ldrb	r3, [r3, #24]
 80049cc:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        tmpCFGR = (
 80049d2:	4313      	orrs	r3, r2
 80049d4:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	68da      	ldr	r2, [r3, #12]
 80049dc:	4b46      	ldr	r3, [pc, #280]	; (8004af8 <HAL_ADC_Init+0x400>)
 80049de:	4013      	ands	r3, r2
 80049e0:	687a      	ldr	r2, [r7, #4]
 80049e2:	6812      	ldr	r2, [r2, #0]
 80049e4:	69b9      	ldr	r1, [r7, #24]
 80049e6:	430b      	orrs	r3, r1
 80049e8:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80049f0:	2b01      	cmp	r3, #1
 80049f2:	d137      	bne.n	8004a64 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049f8:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a3f      	ldr	r2, [pc, #252]	; (8004afc <HAL_ADC_Init+0x404>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d116      	bne.n	8004a32 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	691a      	ldr	r2, [r3, #16]
 8004a0a:	4b3d      	ldr	r3, [pc, #244]	; (8004b00 <HAL_ADC_Init+0x408>)
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	687a      	ldr	r2, [r7, #4]
 8004a10:	6c91      	ldr	r1, [r2, #72]	; 0x48
 8004a12:	687a      	ldr	r2, [r7, #4]
 8004a14:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004a16:	4311      	orrs	r1, r2
 8004a18:	687a      	ldr	r2, [r7, #4]
 8004a1a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004a1c:	4311      	orrs	r1, r2
 8004a1e:	687a      	ldr	r2, [r7, #4]
 8004a20:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8004a22:	430a      	orrs	r2, r1
 8004a24:	431a      	orrs	r2, r3
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f042 0201 	orr.w	r2, r2, #1
 8004a2e:	611a      	str	r2, [r3, #16]
 8004a30:	e020      	b.n	8004a74 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	691a      	ldr	r2, [r3, #16]
 8004a38:	4b32      	ldr	r3, [pc, #200]	; (8004b04 <HAL_ADC_Init+0x40c>)
 8004a3a:	4013      	ands	r3, r2
 8004a3c:	687a      	ldr	r2, [r7, #4]
 8004a3e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004a40:	3a01      	subs	r2, #1
 8004a42:	0411      	lsls	r1, r2, #16
 8004a44:	687a      	ldr	r2, [r7, #4]
 8004a46:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004a48:	4311      	orrs	r1, r2
 8004a4a:	687a      	ldr	r2, [r7, #4]
 8004a4c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004a4e:	4311      	orrs	r1, r2
 8004a50:	687a      	ldr	r2, [r7, #4]
 8004a52:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8004a54:	430a      	orrs	r2, r1
 8004a56:	431a      	orrs	r2, r3
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f042 0201 	orr.w	r2, r2, #1
 8004a60:	611a      	str	r2, [r3, #16]
 8004a62:	e007      	b.n	8004a74 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	691a      	ldr	r2, [r3, #16]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f022 0201 	bic.w	r2, r2, #1
 8004a72:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	691b      	ldr	r3, [r3, #16]
 8004a7a:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	430a      	orrs	r2, r1
 8004a88:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a1b      	ldr	r2, [pc, #108]	; (8004afc <HAL_ADC_Init+0x404>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d002      	beq.n	8004a9a <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f001 f909 	bl	8005cac <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	691b      	ldr	r3, [r3, #16]
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d10c      	bne.n	8004abc <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aa8:	f023 010f 	bic.w	r1, r3, #15
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	69db      	ldr	r3, [r3, #28]
 8004ab0:	1e5a      	subs	r2, r3, #1
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	430a      	orrs	r2, r1
 8004ab8:	631a      	str	r2, [r3, #48]	; 0x30
 8004aba:	e007      	b.n	8004acc <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f022 020f 	bic.w	r2, r2, #15
 8004aca:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ad0:	f023 0303 	bic.w	r3, r3, #3
 8004ad4:	f043 0201 	orr.w	r2, r3, #1
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	661a      	str	r2, [r3, #96]	; 0x60
 8004adc:	e007      	b.n	8004aee <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ae2:	f043 0210 	orr.w	r2, r3, #16
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8004aea:	2301      	movs	r3, #1
 8004aec:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004aee:	7ffb      	ldrb	r3, [r7, #31]
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	3724      	adds	r7, #36	; 0x24
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd90      	pop	{r4, r7, pc}
 8004af8:	ffffbffc 	.word	0xffffbffc
 8004afc:	58026000 	.word	0x58026000
 8004b00:	fc00f81f 	.word	0xfc00f81f
 8004b04:	fc00f81e 	.word	0xfc00f81e

08004b08 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b086      	sub	sp, #24
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a5c      	ldr	r2, [pc, #368]	; (8004c88 <HAL_ADC_Start+0x180>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d004      	beq.n	8004b24 <HAL_ADC_Start+0x1c>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a5b      	ldr	r2, [pc, #364]	; (8004c8c <HAL_ADC_Start+0x184>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d101      	bne.n	8004b28 <HAL_ADC_Start+0x20>
 8004b24:	4b5a      	ldr	r3, [pc, #360]	; (8004c90 <HAL_ADC_Start+0x188>)
 8004b26:	e000      	b.n	8004b2a <HAL_ADC_Start+0x22>
 8004b28:	4b5a      	ldr	r3, [pc, #360]	; (8004c94 <HAL_ADC_Start+0x18c>)
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f7ff fcc8 	bl	80044c0 <LL_ADC_GetMultimode>
 8004b30:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4618      	mov	r0, r3
 8004b38:	f7ff fda2 	bl	8004680 <LL_ADC_REG_IsConversionOngoing>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	f040 809a 	bne.w	8004c78 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004b4a:	2b01      	cmp	r3, #1
 8004b4c:	d101      	bne.n	8004b52 <HAL_ADC_Start+0x4a>
 8004b4e:	2302      	movs	r3, #2
 8004b50:	e095      	b.n	8004c7e <HAL_ADC_Start+0x176>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2201      	movs	r2, #1
 8004b56:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f000 ffbc 	bl	8005ad8 <ADC_Enable>
 8004b60:	4603      	mov	r3, r0
 8004b62:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004b64:	7dfb      	ldrb	r3, [r7, #23]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	f040 8081 	bne.w	8004c6e <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004b70:	4b49      	ldr	r3, [pc, #292]	; (8004c98 <HAL_ADC_Start+0x190>)
 8004b72:	4013      	ands	r3, r2
 8004b74:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	661a      	str	r2, [r3, #96]	; 0x60
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a42      	ldr	r2, [pc, #264]	; (8004c8c <HAL_ADC_Start+0x184>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d002      	beq.n	8004b8c <HAL_ADC_Start+0x84>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	e000      	b.n	8004b8e <HAL_ADC_Start+0x86>
 8004b8c:	4b3e      	ldr	r3, [pc, #248]	; (8004c88 <HAL_ADC_Start+0x180>)
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	6812      	ldr	r2, [r2, #0]
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d002      	beq.n	8004b9c <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d105      	bne.n	8004ba8 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ba0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004bb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bb4:	d106      	bne.n	8004bc4 <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004bba:	f023 0206 	bic.w	r2, r3, #6
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	665a      	str	r2, [r3, #100]	; 0x64
 8004bc2:	e002      	b.n	8004bca <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	665a      	str	r2, [r3, #100]	; 0x64
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	221c      	movs	r2, #28
 8004bd0:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a2b      	ldr	r2, [pc, #172]	; (8004c8c <HAL_ADC_Start+0x184>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d002      	beq.n	8004bea <HAL_ADC_Start+0xe2>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	e000      	b.n	8004bec <HAL_ADC_Start+0xe4>
 8004bea:	4b27      	ldr	r3, [pc, #156]	; (8004c88 <HAL_ADC_Start+0x180>)
 8004bec:	687a      	ldr	r2, [r7, #4]
 8004bee:	6812      	ldr	r2, [r2, #0]
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d008      	beq.n	8004c06 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004bf4:	693b      	ldr	r3, [r7, #16]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d005      	beq.n	8004c06 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	2b05      	cmp	r3, #5
 8004bfe:	d002      	beq.n	8004c06 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	2b09      	cmp	r3, #9
 8004c04:	d114      	bne.n	8004c30 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d007      	beq.n	8004c24 <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c18:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004c1c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f7ff fd01 	bl	8004630 <LL_ADC_REG_StartConversion>
 8004c2e:	e025      	b.n	8004c7c <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c34:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	661a      	str	r2, [r3, #96]	; 0x60
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a12      	ldr	r2, [pc, #72]	; (8004c8c <HAL_ADC_Start+0x184>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d002      	beq.n	8004c4c <HAL_ADC_Start+0x144>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	e000      	b.n	8004c4e <HAL_ADC_Start+0x146>
 8004c4c:	4b0e      	ldr	r3, [pc, #56]	; (8004c88 <HAL_ADC_Start+0x180>)
 8004c4e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	68db      	ldr	r3, [r3, #12]
 8004c54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d00f      	beq.n	8004c7c <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c60:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004c64:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	661a      	str	r2, [r3, #96]	; 0x60
 8004c6c:	e006      	b.n	8004c7c <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 8004c76:	e001      	b.n	8004c7c <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004c78:	2302      	movs	r3, #2
 8004c7a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004c7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	3718      	adds	r7, #24
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}
 8004c86:	bf00      	nop
 8004c88:	40022000 	.word	0x40022000
 8004c8c:	40022100 	.word	0x40022100
 8004c90:	40022300 	.word	0x40022300
 8004c94:	58026300 	.word	0x58026300
 8004c98:	fffff0fe 	.word	0xfffff0fe

08004c9c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b084      	sub	sp, #16
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004caa:	2b01      	cmp	r3, #1
 8004cac:	d101      	bne.n	8004cb2 <HAL_ADC_Stop+0x16>
 8004cae:	2302      	movs	r3, #2
 8004cb0:	e021      	b.n	8004cf6 <HAL_ADC_Stop+0x5a>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2201      	movs	r2, #1
 8004cb6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8004cba:	2103      	movs	r1, #3
 8004cbc:	6878      	ldr	r0, [r7, #4]
 8004cbe:	f000 fe4f 	bl	8005960 <ADC_ConversionStop>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004cc6:	7bfb      	ldrb	r3, [r7, #15]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d10f      	bne.n	8004cec <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8004ccc:	6878      	ldr	r0, [r7, #4]
 8004cce:	f000 ff8d 	bl	8005bec <ADC_Disable>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004cd6:	7bfb      	ldrb	r3, [r7, #15]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d107      	bne.n	8004cec <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004ce0:	4b07      	ldr	r3, [pc, #28]	; (8004d00 <HAL_ADC_Stop+0x64>)
 8004ce2:	4013      	ands	r3, r2
 8004ce4:	f043 0201 	orr.w	r2, r3, #1
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	661a      	str	r2, [r3, #96]	; 0x60
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 8004cf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	3710      	adds	r7, #16
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}
 8004cfe:	bf00      	nop
 8004d00:	ffffeefe 	.word	0xffffeefe

08004d04 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b088      	sub	sp, #32
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
 8004d0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a72      	ldr	r2, [pc, #456]	; (8004edc <HAL_ADC_PollForConversion+0x1d8>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d004      	beq.n	8004d22 <HAL_ADC_PollForConversion+0x1e>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a70      	ldr	r2, [pc, #448]	; (8004ee0 <HAL_ADC_PollForConversion+0x1dc>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d101      	bne.n	8004d26 <HAL_ADC_PollForConversion+0x22>
 8004d22:	4b70      	ldr	r3, [pc, #448]	; (8004ee4 <HAL_ADC_PollForConversion+0x1e0>)
 8004d24:	e000      	b.n	8004d28 <HAL_ADC_PollForConversion+0x24>
 8004d26:	4b70      	ldr	r3, [pc, #448]	; (8004ee8 <HAL_ADC_PollForConversion+0x1e4>)
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f7ff fbc9 	bl	80044c0 <LL_ADC_GetMultimode>
 8004d2e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	695b      	ldr	r3, [r3, #20]
 8004d34:	2b08      	cmp	r3, #8
 8004d36:	d102      	bne.n	8004d3e <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8004d38:	2308      	movs	r3, #8
 8004d3a:	61fb      	str	r3, [r7, #28]
 8004d3c:	e037      	b.n	8004dae <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d005      	beq.n	8004d50 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	2b05      	cmp	r3, #5
 8004d48:	d002      	beq.n	8004d50 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	2b09      	cmp	r3, #9
 8004d4e:	d111      	bne.n	8004d74 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	68db      	ldr	r3, [r3, #12]
 8004d56:	f003 0301 	and.w	r3, r3, #1
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d007      	beq.n	8004d6e <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d62:	f043 0220 	orr.w	r2, r3, #32
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	661a      	str	r2, [r3, #96]	; 0x60
        return HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e0b1      	b.n	8004ed2 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004d6e:	2304      	movs	r3, #4
 8004d70:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8004d72:	e01c      	b.n	8004dae <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a58      	ldr	r2, [pc, #352]	; (8004edc <HAL_ADC_PollForConversion+0x1d8>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d004      	beq.n	8004d88 <HAL_ADC_PollForConversion+0x84>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a57      	ldr	r2, [pc, #348]	; (8004ee0 <HAL_ADC_PollForConversion+0x1dc>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d101      	bne.n	8004d8c <HAL_ADC_PollForConversion+0x88>
 8004d88:	4b56      	ldr	r3, [pc, #344]	; (8004ee4 <HAL_ADC_PollForConversion+0x1e0>)
 8004d8a:	e000      	b.n	8004d8e <HAL_ADC_PollForConversion+0x8a>
 8004d8c:	4b56      	ldr	r3, [pc, #344]	; (8004ee8 <HAL_ADC_PollForConversion+0x1e4>)
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f7ff fba4 	bl	80044dc <LL_ADC_GetMultiDMATransfer>
 8004d94:	4603      	mov	r3, r0
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d007      	beq.n	8004daa <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d9e:	f043 0220 	orr.w	r2, r3, #32
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	661a      	str	r2, [r3, #96]	; 0x60
        return HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	e093      	b.n	8004ed2 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004daa:	2304      	movs	r3, #4
 8004dac:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004dae:	f7ff f971 	bl	8004094 <HAL_GetTick>
 8004db2:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004db4:	e021      	b.n	8004dfa <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dbc:	d01d      	beq.n	8004dfa <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004dbe:	f7ff f969 	bl	8004094 <HAL_GetTick>
 8004dc2:	4602      	mov	r2, r0
 8004dc4:	693b      	ldr	r3, [r7, #16]
 8004dc6:	1ad3      	subs	r3, r2, r3
 8004dc8:	683a      	ldr	r2, [r7, #0]
 8004dca:	429a      	cmp	r2, r3
 8004dcc:	d302      	bcc.n	8004dd4 <HAL_ADC_PollForConversion+0xd0>
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d112      	bne.n	8004dfa <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	4013      	ands	r3, r2
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d10b      	bne.n	8004dfa <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004de6:	f043 0204 	orr.w	r2, r3, #4
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	661a      	str	r2, [r3, #96]	; 0x60

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

          return HAL_TIMEOUT;
 8004df6:	2303      	movs	r3, #3
 8004df8:	e06b      	b.n	8004ed2 <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	69fb      	ldr	r3, [r7, #28]
 8004e02:	4013      	ands	r3, r2
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d0d6      	beq.n	8004db6 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e0c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	661a      	str	r2, [r3, #96]	; 0x60

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4618      	mov	r0, r3
 8004e1a:	f7ff faa7 	bl	800436c <LL_ADC_REG_IsTriggerSourceSWStart>
 8004e1e:	4603      	mov	r3, r0
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d01c      	beq.n	8004e5e <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	7e5b      	ldrb	r3, [r3, #25]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d118      	bne.n	8004e5e <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f003 0308 	and.w	r3, r3, #8
 8004e36:	2b08      	cmp	r3, #8
 8004e38:	d111      	bne.n	8004e5e <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e3e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	661a      	str	r2, [r3, #96]	; 0x60

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e4a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d105      	bne.n	8004e5e <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e56:	f043 0201 	orr.w	r2, r3, #1
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a1f      	ldr	r2, [pc, #124]	; (8004ee0 <HAL_ADC_PollForConversion+0x1dc>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d002      	beq.n	8004e6e <HAL_ADC_PollForConversion+0x16a>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	e000      	b.n	8004e70 <HAL_ADC_PollForConversion+0x16c>
 8004e6e:	4b1b      	ldr	r3, [pc, #108]	; (8004edc <HAL_ADC_PollForConversion+0x1d8>)
 8004e70:	687a      	ldr	r2, [r7, #4]
 8004e72:	6812      	ldr	r2, [r2, #0]
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d008      	beq.n	8004e8a <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d005      	beq.n	8004e8a <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	2b05      	cmp	r3, #5
 8004e82:	d002      	beq.n	8004e8a <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	2b09      	cmp	r3, #9
 8004e88:	d104      	bne.n	8004e94 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	68db      	ldr	r3, [r3, #12]
 8004e90:	61bb      	str	r3, [r7, #24]
 8004e92:	e00c      	b.n	8004eae <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a11      	ldr	r2, [pc, #68]	; (8004ee0 <HAL_ADC_PollForConversion+0x1dc>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d002      	beq.n	8004ea4 <HAL_ADC_PollForConversion+0x1a0>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	e000      	b.n	8004ea6 <HAL_ADC_PollForConversion+0x1a2>
 8004ea4:	4b0d      	ldr	r3, [pc, #52]	; (8004edc <HAL_ADC_PollForConversion+0x1d8>)
 8004ea6:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	68db      	ldr	r3, [r3, #12]
 8004eac:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8004eae:	69fb      	ldr	r3, [r7, #28]
 8004eb0:	2b08      	cmp	r3, #8
 8004eb2:	d104      	bne.n	8004ebe <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	2208      	movs	r2, #8
 8004eba:	601a      	str	r2, [r3, #0]
 8004ebc:	e008      	b.n	8004ed0 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8004ebe:	69bb      	ldr	r3, [r7, #24]
 8004ec0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d103      	bne.n	8004ed0 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	220c      	movs	r2, #12
 8004ece:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8004ed0:	2300      	movs	r3, #0
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	3720      	adds	r7, #32
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	40022000 	.word	0x40022000
 8004ee0:	40022100 	.word	0x40022100
 8004ee4:	40022300 	.word	0x40022300
 8004ee8:	58026300 	.word	0x58026300

08004eec <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b083      	sub	sp, #12
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	370c      	adds	r7, #12
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr
	...

08004f08 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004f08:	b590      	push	{r4, r7, lr}
 8004f0a:	b0b9      	sub	sp, #228	; 0xe4
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
 8004f10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f12:	2300      	movs	r3, #0
 8004f14:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8004f18:	2300      	movs	r3, #0
 8004f1a:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004f22:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	68db      	ldr	r3, [r3, #12]
 8004f28:	4aa9      	ldr	r2, [pc, #676]	; (80051d0 <HAL_ADC_ConfigChannel+0x2c8>)
 8004f2a:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004f32:	2b01      	cmp	r3, #1
 8004f34:	d102      	bne.n	8004f3c <HAL_ADC_ConfigChannel+0x34>
 8004f36:	2302      	movs	r3, #2
 8004f38:	f000 bcfa 	b.w	8005930 <HAL_ADC_ConfigChannel+0xa28>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f7ff fb99 	bl	8004680 <LL_ADC_REG_IsConversionOngoing>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	f040 84de 	bne.w	8005912 <HAL_ADC_ConfigChannel+0xa0a>
  {

#if defined(ADC_VER_V5_V90)
    if (hadc->Instance != ADC3)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a9e      	ldr	r2, [pc, #632]	; (80051d4 <HAL_ADC_ConfigChannel+0x2cc>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d033      	beq.n	8004fc8 <HAL_ADC_ConfigChannel+0xc0>
    {
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d108      	bne.n	8004f7e <HAL_ADC_ConfigChannel+0x76>
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	0e9b      	lsrs	r3, r3, #26
 8004f72:	f003 031f 	and.w	r3, r3, #31
 8004f76:	2201      	movs	r2, #1
 8004f78:	fa02 f303 	lsl.w	r3, r2, r3
 8004f7c:	e01d      	b.n	8004fba <HAL_ADC_ConfigChannel+0xb2>
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f86:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004f8a:	fa93 f3a3 	rbit	r3, r3
 8004f8e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004f92:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004f96:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004f9a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d101      	bne.n	8004fa6 <HAL_ADC_ConfigChannel+0x9e>
  {
    return 32U;
 8004fa2:	2320      	movs	r3, #32
 8004fa4:	e004      	b.n	8004fb0 <HAL_ADC_ConfigChannel+0xa8>
  }
  return __builtin_clz(value);
 8004fa6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004faa:	fab3 f383 	clz	r3, r3
 8004fae:	b2db      	uxtb	r3, r3
 8004fb0:	f003 031f 	and.w	r3, r3, #31
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8004fba:	687a      	ldr	r2, [r7, #4]
 8004fbc:	6812      	ldr	r2, [r2, #0]
 8004fbe:	69d1      	ldr	r1, [r2, #28]
 8004fc0:	687a      	ldr	r2, [r7, #4]
 8004fc2:	6812      	ldr	r2, [r2, #0]
 8004fc4:	430b      	orrs	r3, r1
 8004fc6:	61d3      	str	r3, [r2, #28]
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6818      	ldr	r0, [r3, #0]
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	6859      	ldr	r1, [r3, #4]
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	461a      	mov	r2, r3
 8004fd6:	f7ff f9dc 	bl	8004392 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f7ff fb4e 	bl	8004680 <LL_ADC_REG_IsConversionOngoing>
 8004fe4:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4618      	mov	r0, r3
 8004fee:	f7ff fb6f 	bl	80046d0 <LL_ADC_INJ_IsConversionOngoing>
 8004ff2:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004ff6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	f040 8270 	bne.w	80054e0 <HAL_ADC_ConfigChannel+0x5d8>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005000:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8005004:	2b00      	cmp	r3, #0
 8005006:	f040 826b 	bne.w	80054e0 <HAL_ADC_ConfigChannel+0x5d8>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6818      	ldr	r0, [r3, #0]
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	6819      	ldr	r1, [r3, #0]
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	461a      	mov	r2, r3
 8005018:	f7ff f9e7 	bl	80043ea <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a6c      	ldr	r2, [pc, #432]	; (80051d4 <HAL_ADC_ConfigChannel+0x2cc>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d10d      	bne.n	8005042 <HAL_ADC_ConfigChannel+0x13a>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	695a      	ldr	r2, [r3, #20]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	68db      	ldr	r3, [r3, #12]
 8005030:	08db      	lsrs	r3, r3, #3
 8005032:	f003 0303 	and.w	r3, r3, #3
 8005036:	005b      	lsls	r3, r3, #1
 8005038:	fa02 f303 	lsl.w	r3, r2, r3
 800503c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005040:	e032      	b.n	80050a8 <HAL_ADC_ConfigChannel+0x1a0>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005042:	4b65      	ldr	r3, [pc, #404]	; (80051d8 <HAL_ADC_ConfigChannel+0x2d0>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800504a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800504e:	d10b      	bne.n	8005068 <HAL_ADC_ConfigChannel+0x160>
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	695a      	ldr	r2, [r3, #20]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	68db      	ldr	r3, [r3, #12]
 800505a:	089b      	lsrs	r3, r3, #2
 800505c:	f003 0307 	and.w	r3, r3, #7
 8005060:	005b      	lsls	r3, r3, #1
 8005062:	fa02 f303 	lsl.w	r3, r2, r3
 8005066:	e01d      	b.n	80050a4 <HAL_ADC_ConfigChannel+0x19c>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	68db      	ldr	r3, [r3, #12]
 800506e:	f003 0310 	and.w	r3, r3, #16
 8005072:	2b00      	cmp	r3, #0
 8005074:	d10b      	bne.n	800508e <HAL_ADC_ConfigChannel+0x186>
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	695a      	ldr	r2, [r3, #20]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	68db      	ldr	r3, [r3, #12]
 8005080:	089b      	lsrs	r3, r3, #2
 8005082:	f003 0307 	and.w	r3, r3, #7
 8005086:	005b      	lsls	r3, r3, #1
 8005088:	fa02 f303 	lsl.w	r3, r2, r3
 800508c:	e00a      	b.n	80050a4 <HAL_ADC_ConfigChannel+0x19c>
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	695a      	ldr	r2, [r3, #20]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	68db      	ldr	r3, [r3, #12]
 8005098:	089b      	lsrs	r3, r3, #2
 800509a:	f003 0304 	and.w	r3, r3, #4
 800509e:	005b      	lsls	r3, r3, #1
 80050a0:	fa02 f303 	lsl.w	r3, r2, r3
 80050a4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	691b      	ldr	r3, [r3, #16]
 80050ac:	2b04      	cmp	r3, #4
 80050ae:	d048      	beq.n	8005142 <HAL_ADC_ConfigChannel+0x23a>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6818      	ldr	r0, [r3, #0]
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	6919      	ldr	r1, [r3, #16]
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	681a      	ldr	r2, [r3, #0]
 80050bc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80050c0:	f7ff f862 	bl	8004188 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a42      	ldr	r2, [pc, #264]	; (80051d4 <HAL_ADC_ConfigChannel+0x2cc>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d119      	bne.n	8005102 <HAL_ADC_ConfigChannel+0x1fa>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6818      	ldr	r0, [r3, #0]
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	6919      	ldr	r1, [r3, #16]
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	69db      	ldr	r3, [r3, #28]
 80050da:	461a      	mov	r2, r3
 80050dc:	f7ff f8fa 	bl	80042d4 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6818      	ldr	r0, [r3, #0]
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	6919      	ldr	r1, [r3, #16]
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80050ee:	2b01      	cmp	r3, #1
 80050f0:	d102      	bne.n	80050f8 <HAL_ADC_ConfigChannel+0x1f0>
 80050f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80050f6:	e000      	b.n	80050fa <HAL_ADC_ConfigChannel+0x1f2>
 80050f8:	2300      	movs	r3, #0
 80050fa:	461a      	mov	r2, r3
 80050fc:	f7ff f8c8 	bl	8004290 <LL_ADC_SetOffsetSaturation>
 8005100:	e1ee      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x5d8>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6818      	ldr	r0, [r3, #0]
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	6919      	ldr	r1, [r3, #16]
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005110:	2b01      	cmp	r3, #1
 8005112:	d102      	bne.n	800511a <HAL_ADC_ConfigChannel+0x212>
 8005114:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005118:	e000      	b.n	800511c <HAL_ADC_ConfigChannel+0x214>
 800511a:	2300      	movs	r3, #0
 800511c:	461a      	mov	r2, r3
 800511e:	f7ff f895 	bl	800424c <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6818      	ldr	r0, [r3, #0]
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	6919      	ldr	r1, [r3, #16]
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	7e1b      	ldrb	r3, [r3, #24]
 800512e:	2b01      	cmp	r3, #1
 8005130:	d102      	bne.n	8005138 <HAL_ADC_ConfigChannel+0x230>
 8005132:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005136:	e000      	b.n	800513a <HAL_ADC_ConfigChannel+0x232>
 8005138:	2300      	movs	r3, #0
 800513a:	461a      	mov	r2, r3
 800513c:	f7ff f86c 	bl	8004218 <LL_ADC_SetDataRightShift>
 8005140:	e1ce      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x5d8>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a23      	ldr	r2, [pc, #140]	; (80051d4 <HAL_ADC_ConfigChannel+0x2cc>)
 8005148:	4293      	cmp	r3, r2
 800514a:	f040 8181 	bne.w	8005450 <HAL_ADC_ConfigChannel+0x548>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	2100      	movs	r1, #0
 8005154:	4618      	mov	r0, r3
 8005156:	f7ff f849 	bl	80041ec <LL_ADC_GetOffsetChannel>
 800515a:	4603      	mov	r3, r0
 800515c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005160:	2b00      	cmp	r3, #0
 8005162:	d10a      	bne.n	800517a <HAL_ADC_ConfigChannel+0x272>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	2100      	movs	r1, #0
 800516a:	4618      	mov	r0, r3
 800516c:	f7ff f83e 	bl	80041ec <LL_ADC_GetOffsetChannel>
 8005170:	4603      	mov	r3, r0
 8005172:	0e9b      	lsrs	r3, r3, #26
 8005174:	f003 021f 	and.w	r2, r3, #31
 8005178:	e01e      	b.n	80051b8 <HAL_ADC_ConfigChannel+0x2b0>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	2100      	movs	r1, #0
 8005180:	4618      	mov	r0, r3
 8005182:	f7ff f833 	bl	80041ec <LL_ADC_GetOffsetChannel>
 8005186:	4603      	mov	r3, r0
 8005188:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800518c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005190:	fa93 f3a3 	rbit	r3, r3
 8005194:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  return result;
 8005198:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800519c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  if (value == 0U)
 80051a0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d101      	bne.n	80051ac <HAL_ADC_ConfigChannel+0x2a4>
    return 32U;
 80051a8:	2320      	movs	r3, #32
 80051aa:	e004      	b.n	80051b6 <HAL_ADC_ConfigChannel+0x2ae>
  return __builtin_clz(value);
 80051ac:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80051b0:	fab3 f383 	clz	r3, r3
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	461a      	mov	r2, r3
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d10b      	bne.n	80051dc <HAL_ADC_ConfigChannel+0x2d4>
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	0e9b      	lsrs	r3, r3, #26
 80051ca:	f003 031f 	and.w	r3, r3, #31
 80051ce:	e01e      	b.n	800520e <HAL_ADC_ConfigChannel+0x306>
 80051d0:	47ff0000 	.word	0x47ff0000
 80051d4:	58026000 	.word	0x58026000
 80051d8:	5c001000 	.word	0x5c001000
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80051e8:	fa93 f3a3 	rbit	r3, r3
 80051ec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 80051f0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80051f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 80051f8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d101      	bne.n	8005204 <HAL_ADC_ConfigChannel+0x2fc>
    return 32U;
 8005200:	2320      	movs	r3, #32
 8005202:	e004      	b.n	800520e <HAL_ADC_ConfigChannel+0x306>
  return __builtin_clz(value);
 8005204:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005208:	fab3 f383 	clz	r3, r3
 800520c:	b2db      	uxtb	r3, r3
 800520e:	429a      	cmp	r2, r3
 8005210:	d106      	bne.n	8005220 <HAL_ADC_ConfigChannel+0x318>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	2200      	movs	r2, #0
 8005218:	2100      	movs	r1, #0
 800521a:	4618      	mov	r0, r3
 800521c:	f7ff f87c 	bl	8004318 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	2101      	movs	r1, #1
 8005226:	4618      	mov	r0, r3
 8005228:	f7fe ffe0 	bl	80041ec <LL_ADC_GetOffsetChannel>
 800522c:	4603      	mov	r3, r0
 800522e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005232:	2b00      	cmp	r3, #0
 8005234:	d10a      	bne.n	800524c <HAL_ADC_ConfigChannel+0x344>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	2101      	movs	r1, #1
 800523c:	4618      	mov	r0, r3
 800523e:	f7fe ffd5 	bl	80041ec <LL_ADC_GetOffsetChannel>
 8005242:	4603      	mov	r3, r0
 8005244:	0e9b      	lsrs	r3, r3, #26
 8005246:	f003 021f 	and.w	r2, r3, #31
 800524a:	e01e      	b.n	800528a <HAL_ADC_ConfigChannel+0x382>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	2101      	movs	r1, #1
 8005252:	4618      	mov	r0, r3
 8005254:	f7fe ffca 	bl	80041ec <LL_ADC_GetOffsetChannel>
 8005258:	4603      	mov	r3, r0
 800525a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800525e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005262:	fa93 f3a3 	rbit	r3, r3
 8005266:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 800526a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800526e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8005272:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005276:	2b00      	cmp	r3, #0
 8005278:	d101      	bne.n	800527e <HAL_ADC_ConfigChannel+0x376>
    return 32U;
 800527a:	2320      	movs	r3, #32
 800527c:	e004      	b.n	8005288 <HAL_ADC_ConfigChannel+0x380>
  return __builtin_clz(value);
 800527e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005282:	fab3 f383 	clz	r3, r3
 8005286:	b2db      	uxtb	r3, r3
 8005288:	461a      	mov	r2, r3
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005292:	2b00      	cmp	r3, #0
 8005294:	d105      	bne.n	80052a2 <HAL_ADC_ConfigChannel+0x39a>
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	0e9b      	lsrs	r3, r3, #26
 800529c:	f003 031f 	and.w	r3, r3, #31
 80052a0:	e018      	b.n	80052d4 <HAL_ADC_ConfigChannel+0x3cc>
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052aa:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80052ae:	fa93 f3a3 	rbit	r3, r3
 80052b2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 80052b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80052ba:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 80052be:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d101      	bne.n	80052ca <HAL_ADC_ConfigChannel+0x3c2>
    return 32U;
 80052c6:	2320      	movs	r3, #32
 80052c8:	e004      	b.n	80052d4 <HAL_ADC_ConfigChannel+0x3cc>
  return __builtin_clz(value);
 80052ca:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80052ce:	fab3 f383 	clz	r3, r3
 80052d2:	b2db      	uxtb	r3, r3
 80052d4:	429a      	cmp	r2, r3
 80052d6:	d106      	bne.n	80052e6 <HAL_ADC_ConfigChannel+0x3de>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	2200      	movs	r2, #0
 80052de:	2101      	movs	r1, #1
 80052e0:	4618      	mov	r0, r3
 80052e2:	f7ff f819 	bl	8004318 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	2102      	movs	r1, #2
 80052ec:	4618      	mov	r0, r3
 80052ee:	f7fe ff7d 	bl	80041ec <LL_ADC_GetOffsetChannel>
 80052f2:	4603      	mov	r3, r0
 80052f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d10a      	bne.n	8005312 <HAL_ADC_ConfigChannel+0x40a>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	2102      	movs	r1, #2
 8005302:	4618      	mov	r0, r3
 8005304:	f7fe ff72 	bl	80041ec <LL_ADC_GetOffsetChannel>
 8005308:	4603      	mov	r3, r0
 800530a:	0e9b      	lsrs	r3, r3, #26
 800530c:	f003 021f 	and.w	r2, r3, #31
 8005310:	e01e      	b.n	8005350 <HAL_ADC_ConfigChannel+0x448>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	2102      	movs	r1, #2
 8005318:	4618      	mov	r0, r3
 800531a:	f7fe ff67 	bl	80041ec <LL_ADC_GetOffsetChannel>
 800531e:	4603      	mov	r3, r0
 8005320:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005324:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005328:	fa93 f3a3 	rbit	r3, r3
 800532c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8005330:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005334:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8005338:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800533c:	2b00      	cmp	r3, #0
 800533e:	d101      	bne.n	8005344 <HAL_ADC_ConfigChannel+0x43c>
    return 32U;
 8005340:	2320      	movs	r3, #32
 8005342:	e004      	b.n	800534e <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 8005344:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005348:	fab3 f383 	clz	r3, r3
 800534c:	b2db      	uxtb	r3, r3
 800534e:	461a      	mov	r2, r3
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005358:	2b00      	cmp	r3, #0
 800535a:	d105      	bne.n	8005368 <HAL_ADC_ConfigChannel+0x460>
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	0e9b      	lsrs	r3, r3, #26
 8005362:	f003 031f 	and.w	r3, r3, #31
 8005366:	e014      	b.n	8005392 <HAL_ADC_ConfigChannel+0x48a>
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800536e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005370:	fa93 f3a3 	rbit	r3, r3
 8005374:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8005376:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005378:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 800537c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005380:	2b00      	cmp	r3, #0
 8005382:	d101      	bne.n	8005388 <HAL_ADC_ConfigChannel+0x480>
    return 32U;
 8005384:	2320      	movs	r3, #32
 8005386:	e004      	b.n	8005392 <HAL_ADC_ConfigChannel+0x48a>
  return __builtin_clz(value);
 8005388:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800538c:	fab3 f383 	clz	r3, r3
 8005390:	b2db      	uxtb	r3, r3
 8005392:	429a      	cmp	r2, r3
 8005394:	d106      	bne.n	80053a4 <HAL_ADC_ConfigChannel+0x49c>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	2200      	movs	r2, #0
 800539c:	2102      	movs	r1, #2
 800539e:	4618      	mov	r0, r3
 80053a0:	f7fe ffba 	bl	8004318 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	2103      	movs	r1, #3
 80053aa:	4618      	mov	r0, r3
 80053ac:	f7fe ff1e 	bl	80041ec <LL_ADC_GetOffsetChannel>
 80053b0:	4603      	mov	r3, r0
 80053b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d10a      	bne.n	80053d0 <HAL_ADC_ConfigChannel+0x4c8>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	2103      	movs	r1, #3
 80053c0:	4618      	mov	r0, r3
 80053c2:	f7fe ff13 	bl	80041ec <LL_ADC_GetOffsetChannel>
 80053c6:	4603      	mov	r3, r0
 80053c8:	0e9b      	lsrs	r3, r3, #26
 80053ca:	f003 021f 	and.w	r2, r3, #31
 80053ce:	e017      	b.n	8005400 <HAL_ADC_ConfigChannel+0x4f8>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	2103      	movs	r1, #3
 80053d6:	4618      	mov	r0, r3
 80053d8:	f7fe ff08 	bl	80041ec <LL_ADC_GetOffsetChannel>
 80053dc:	4603      	mov	r3, r0
 80053de:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053e0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80053e2:	fa93 f3a3 	rbit	r3, r3
 80053e6:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80053e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053ea:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 80053ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d101      	bne.n	80053f6 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80053f2:	2320      	movs	r3, #32
 80053f4:	e003      	b.n	80053fe <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80053f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80053f8:	fab3 f383 	clz	r3, r3
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	461a      	mov	r2, r3
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005408:	2b00      	cmp	r3, #0
 800540a:	d105      	bne.n	8005418 <HAL_ADC_ConfigChannel+0x510>
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	0e9b      	lsrs	r3, r3, #26
 8005412:	f003 031f 	and.w	r3, r3, #31
 8005416:	e011      	b.n	800543c <HAL_ADC_ConfigChannel+0x534>
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800541e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005420:	fa93 f3a3 	rbit	r3, r3
 8005424:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8005426:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005428:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 800542a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800542c:	2b00      	cmp	r3, #0
 800542e:	d101      	bne.n	8005434 <HAL_ADC_ConfigChannel+0x52c>
    return 32U;
 8005430:	2320      	movs	r3, #32
 8005432:	e003      	b.n	800543c <HAL_ADC_ConfigChannel+0x534>
  return __builtin_clz(value);
 8005434:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005436:	fab3 f383 	clz	r3, r3
 800543a:	b2db      	uxtb	r3, r3
 800543c:	429a      	cmp	r2, r3
 800543e:	d14f      	bne.n	80054e0 <HAL_ADC_ConfigChannel+0x5d8>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	2200      	movs	r2, #0
 8005446:	2103      	movs	r1, #3
 8005448:	4618      	mov	r0, r3
 800544a:	f7fe ff65 	bl	8004318 <LL_ADC_SetOffsetState>
 800544e:	e047      	b.n	80054e0 <HAL_ADC_ConfigChannel+0x5d8>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005456:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	069b      	lsls	r3, r3, #26
 8005460:	429a      	cmp	r2, r3
 8005462:	d107      	bne.n	8005474 <HAL_ADC_ConfigChannel+0x56c>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005472:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800547a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	069b      	lsls	r3, r3, #26
 8005484:	429a      	cmp	r2, r3
 8005486:	d107      	bne.n	8005498 <HAL_ADC_ConfigChannel+0x590>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005496:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800549e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	069b      	lsls	r3, r3, #26
 80054a8:	429a      	cmp	r2, r3
 80054aa:	d107      	bne.n	80054bc <HAL_ADC_ConfigChannel+0x5b4>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80054ba:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054c2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	069b      	lsls	r3, r3, #26
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d107      	bne.n	80054e0 <HAL_ADC_ConfigChannel+0x5d8>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80054de:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4618      	mov	r0, r3
 80054e6:	f7ff f87d 	bl	80045e4 <LL_ADC_IsEnabled>
 80054ea:	4603      	mov	r3, r0
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	f040 8219 	bne.w	8005924 <HAL_ADC_ConfigChannel+0xa1c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6818      	ldr	r0, [r3, #0]
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	6819      	ldr	r1, [r3, #0]
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	68db      	ldr	r3, [r3, #12]
 80054fe:	461a      	mov	r2, r3
 8005500:	f7fe ff9e 	bl	8004440 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	68db      	ldr	r3, [r3, #12]
 8005508:	4aa1      	ldr	r2, [pc, #644]	; (8005790 <HAL_ADC_ConfigChannel+0x888>)
 800550a:	4293      	cmp	r3, r2
 800550c:	f040 812e 	bne.w	800576c <HAL_ADC_ConfigChannel+0x864>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800551c:	2b00      	cmp	r3, #0
 800551e:	d10b      	bne.n	8005538 <HAL_ADC_ConfigChannel+0x630>
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	0e9b      	lsrs	r3, r3, #26
 8005526:	3301      	adds	r3, #1
 8005528:	f003 031f 	and.w	r3, r3, #31
 800552c:	2b09      	cmp	r3, #9
 800552e:	bf94      	ite	ls
 8005530:	2301      	movls	r3, #1
 8005532:	2300      	movhi	r3, #0
 8005534:	b2db      	uxtb	r3, r3
 8005536:	e019      	b.n	800556c <HAL_ADC_ConfigChannel+0x664>
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800553e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005540:	fa93 f3a3 	rbit	r3, r3
 8005544:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8005546:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005548:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 800554a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800554c:	2b00      	cmp	r3, #0
 800554e:	d101      	bne.n	8005554 <HAL_ADC_ConfigChannel+0x64c>
    return 32U;
 8005550:	2320      	movs	r3, #32
 8005552:	e003      	b.n	800555c <HAL_ADC_ConfigChannel+0x654>
  return __builtin_clz(value);
 8005554:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005556:	fab3 f383 	clz	r3, r3
 800555a:	b2db      	uxtb	r3, r3
 800555c:	3301      	adds	r3, #1
 800555e:	f003 031f 	and.w	r3, r3, #31
 8005562:	2b09      	cmp	r3, #9
 8005564:	bf94      	ite	ls
 8005566:	2301      	movls	r3, #1
 8005568:	2300      	movhi	r3, #0
 800556a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800556c:	2b00      	cmp	r3, #0
 800556e:	d079      	beq.n	8005664 <HAL_ADC_ConfigChannel+0x75c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005578:	2b00      	cmp	r3, #0
 800557a:	d107      	bne.n	800558c <HAL_ADC_ConfigChannel+0x684>
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	0e9b      	lsrs	r3, r3, #26
 8005582:	3301      	adds	r3, #1
 8005584:	069b      	lsls	r3, r3, #26
 8005586:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800558a:	e015      	b.n	80055b8 <HAL_ADC_ConfigChannel+0x6b0>
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005592:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005594:	fa93 f3a3 	rbit	r3, r3
 8005598:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 800559a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800559c:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 800559e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d101      	bne.n	80055a8 <HAL_ADC_ConfigChannel+0x6a0>
    return 32U;
 80055a4:	2320      	movs	r3, #32
 80055a6:	e003      	b.n	80055b0 <HAL_ADC_ConfigChannel+0x6a8>
  return __builtin_clz(value);
 80055a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055aa:	fab3 f383 	clz	r3, r3
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	3301      	adds	r3, #1
 80055b2:	069b      	lsls	r3, r3, #26
 80055b4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d109      	bne.n	80055d8 <HAL_ADC_ConfigChannel+0x6d0>
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	0e9b      	lsrs	r3, r3, #26
 80055ca:	3301      	adds	r3, #1
 80055cc:	f003 031f 	and.w	r3, r3, #31
 80055d0:	2101      	movs	r1, #1
 80055d2:	fa01 f303 	lsl.w	r3, r1, r3
 80055d6:	e017      	b.n	8005608 <HAL_ADC_ConfigChannel+0x700>
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80055e0:	fa93 f3a3 	rbit	r3, r3
 80055e4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80055e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055e8:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80055ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d101      	bne.n	80055f4 <HAL_ADC_ConfigChannel+0x6ec>
    return 32U;
 80055f0:	2320      	movs	r3, #32
 80055f2:	e003      	b.n	80055fc <HAL_ADC_ConfigChannel+0x6f4>
  return __builtin_clz(value);
 80055f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80055f6:	fab3 f383 	clz	r3, r3
 80055fa:	b2db      	uxtb	r3, r3
 80055fc:	3301      	adds	r3, #1
 80055fe:	f003 031f 	and.w	r3, r3, #31
 8005602:	2101      	movs	r1, #1
 8005604:	fa01 f303 	lsl.w	r3, r1, r3
 8005608:	ea42 0103 	orr.w	r1, r2, r3
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005614:	2b00      	cmp	r3, #0
 8005616:	d10a      	bne.n	800562e <HAL_ADC_ConfigChannel+0x726>
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	0e9b      	lsrs	r3, r3, #26
 800561e:	3301      	adds	r3, #1
 8005620:	f003 021f 	and.w	r2, r3, #31
 8005624:	4613      	mov	r3, r2
 8005626:	005b      	lsls	r3, r3, #1
 8005628:	4413      	add	r3, r2
 800562a:	051b      	lsls	r3, r3, #20
 800562c:	e018      	b.n	8005660 <HAL_ADC_ConfigChannel+0x758>
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005634:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005636:	fa93 f3a3 	rbit	r3, r3
 800563a:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 800563c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800563e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8005640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005642:	2b00      	cmp	r3, #0
 8005644:	d101      	bne.n	800564a <HAL_ADC_ConfigChannel+0x742>
    return 32U;
 8005646:	2320      	movs	r3, #32
 8005648:	e003      	b.n	8005652 <HAL_ADC_ConfigChannel+0x74a>
  return __builtin_clz(value);
 800564a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800564c:	fab3 f383 	clz	r3, r3
 8005650:	b2db      	uxtb	r3, r3
 8005652:	3301      	adds	r3, #1
 8005654:	f003 021f 	and.w	r2, r3, #31
 8005658:	4613      	mov	r3, r2
 800565a:	005b      	lsls	r3, r3, #1
 800565c:	4413      	add	r3, r2
 800565e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005660:	430b      	orrs	r3, r1
 8005662:	e07e      	b.n	8005762 <HAL_ADC_ConfigChannel+0x85a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800566c:	2b00      	cmp	r3, #0
 800566e:	d107      	bne.n	8005680 <HAL_ADC_ConfigChannel+0x778>
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	0e9b      	lsrs	r3, r3, #26
 8005676:	3301      	adds	r3, #1
 8005678:	069b      	lsls	r3, r3, #26
 800567a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800567e:	e015      	b.n	80056ac <HAL_ADC_ConfigChannel+0x7a4>
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005688:	fa93 f3a3 	rbit	r3, r3
 800568c:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800568e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005690:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8005692:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005694:	2b00      	cmp	r3, #0
 8005696:	d101      	bne.n	800569c <HAL_ADC_ConfigChannel+0x794>
    return 32U;
 8005698:	2320      	movs	r3, #32
 800569a:	e003      	b.n	80056a4 <HAL_ADC_ConfigChannel+0x79c>
  return __builtin_clz(value);
 800569c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800569e:	fab3 f383 	clz	r3, r3
 80056a2:	b2db      	uxtb	r3, r3
 80056a4:	3301      	adds	r3, #1
 80056a6:	069b      	lsls	r3, r3, #26
 80056a8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d109      	bne.n	80056cc <HAL_ADC_ConfigChannel+0x7c4>
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	0e9b      	lsrs	r3, r3, #26
 80056be:	3301      	adds	r3, #1
 80056c0:	f003 031f 	and.w	r3, r3, #31
 80056c4:	2101      	movs	r1, #1
 80056c6:	fa01 f303 	lsl.w	r3, r1, r3
 80056ca:	e017      	b.n	80056fc <HAL_ADC_ConfigChannel+0x7f4>
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056d2:	69fb      	ldr	r3, [r7, #28]
 80056d4:	fa93 f3a3 	rbit	r3, r3
 80056d8:	61bb      	str	r3, [r7, #24]
  return result;
 80056da:	69bb      	ldr	r3, [r7, #24]
 80056dc:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80056de:	6a3b      	ldr	r3, [r7, #32]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d101      	bne.n	80056e8 <HAL_ADC_ConfigChannel+0x7e0>
    return 32U;
 80056e4:	2320      	movs	r3, #32
 80056e6:	e003      	b.n	80056f0 <HAL_ADC_ConfigChannel+0x7e8>
  return __builtin_clz(value);
 80056e8:	6a3b      	ldr	r3, [r7, #32]
 80056ea:	fab3 f383 	clz	r3, r3
 80056ee:	b2db      	uxtb	r3, r3
 80056f0:	3301      	adds	r3, #1
 80056f2:	f003 031f 	and.w	r3, r3, #31
 80056f6:	2101      	movs	r1, #1
 80056f8:	fa01 f303 	lsl.w	r3, r1, r3
 80056fc:	ea42 0103 	orr.w	r1, r2, r3
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005708:	2b00      	cmp	r3, #0
 800570a:	d10d      	bne.n	8005728 <HAL_ADC_ConfigChannel+0x820>
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	0e9b      	lsrs	r3, r3, #26
 8005712:	3301      	adds	r3, #1
 8005714:	f003 021f 	and.w	r2, r3, #31
 8005718:	4613      	mov	r3, r2
 800571a:	005b      	lsls	r3, r3, #1
 800571c:	4413      	add	r3, r2
 800571e:	3b1e      	subs	r3, #30
 8005720:	051b      	lsls	r3, r3, #20
 8005722:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005726:	e01b      	b.n	8005760 <HAL_ADC_ConfigChannel+0x858>
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	fa93 f3a3 	rbit	r3, r3
 8005734:	60fb      	str	r3, [r7, #12]
  return result;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d101      	bne.n	8005744 <HAL_ADC_ConfigChannel+0x83c>
    return 32U;
 8005740:	2320      	movs	r3, #32
 8005742:	e003      	b.n	800574c <HAL_ADC_ConfigChannel+0x844>
  return __builtin_clz(value);
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	fab3 f383 	clz	r3, r3
 800574a:	b2db      	uxtb	r3, r3
 800574c:	3301      	adds	r3, #1
 800574e:	f003 021f 	and.w	r2, r3, #31
 8005752:	4613      	mov	r3, r2
 8005754:	005b      	lsls	r3, r3, #1
 8005756:	4413      	add	r3, r2
 8005758:	3b1e      	subs	r3, #30
 800575a:	051b      	lsls	r3, r3, #20
 800575c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005760:	430b      	orrs	r3, r1
 8005762:	683a      	ldr	r2, [r7, #0]
 8005764:	6892      	ldr	r2, [r2, #8]
 8005766:	4619      	mov	r1, r3
 8005768:	f7fe fe3f 	bl	80043ea <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	2b00      	cmp	r3, #0
 8005772:	f280 80d7 	bge.w	8005924 <HAL_ADC_ConfigChannel+0xa1c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a06      	ldr	r2, [pc, #24]	; (8005794 <HAL_ADC_ConfigChannel+0x88c>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d004      	beq.n	800578a <HAL_ADC_ConfigChannel+0x882>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a04      	ldr	r2, [pc, #16]	; (8005798 <HAL_ADC_ConfigChannel+0x890>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d10a      	bne.n	80057a0 <HAL_ADC_ConfigChannel+0x898>
 800578a:	4b04      	ldr	r3, [pc, #16]	; (800579c <HAL_ADC_ConfigChannel+0x894>)
 800578c:	e009      	b.n	80057a2 <HAL_ADC_ConfigChannel+0x89a>
 800578e:	bf00      	nop
 8005790:	47ff0000 	.word	0x47ff0000
 8005794:	40022000 	.word	0x40022000
 8005798:	40022100 	.word	0x40022100
 800579c:	40022300 	.word	0x40022300
 80057a0:	4b65      	ldr	r3, [pc, #404]	; (8005938 <HAL_ADC_ConfigChannel+0xa30>)
 80057a2:	4618      	mov	r0, r3
 80057a4:	f7fe fce2 	bl	800416c <LL_ADC_GetCommonPathInternalCh>
 80057a8:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a62      	ldr	r2, [pc, #392]	; (800593c <HAL_ADC_ConfigChannel+0xa34>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d004      	beq.n	80057c0 <HAL_ADC_ConfigChannel+0x8b8>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a61      	ldr	r2, [pc, #388]	; (8005940 <HAL_ADC_ConfigChannel+0xa38>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d10e      	bne.n	80057de <HAL_ADC_ConfigChannel+0x8d6>
 80057c0:	485e      	ldr	r0, [pc, #376]	; (800593c <HAL_ADC_ConfigChannel+0xa34>)
 80057c2:	f7fe ff0f 	bl	80045e4 <LL_ADC_IsEnabled>
 80057c6:	4604      	mov	r4, r0
 80057c8:	485d      	ldr	r0, [pc, #372]	; (8005940 <HAL_ADC_ConfigChannel+0xa38>)
 80057ca:	f7fe ff0b 	bl	80045e4 <LL_ADC_IsEnabled>
 80057ce:	4603      	mov	r3, r0
 80057d0:	4323      	orrs	r3, r4
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	bf0c      	ite	eq
 80057d6:	2301      	moveq	r3, #1
 80057d8:	2300      	movne	r3, #0
 80057da:	b2db      	uxtb	r3, r3
 80057dc:	e008      	b.n	80057f0 <HAL_ADC_ConfigChannel+0x8e8>
 80057de:	4859      	ldr	r0, [pc, #356]	; (8005944 <HAL_ADC_ConfigChannel+0xa3c>)
 80057e0:	f7fe ff00 	bl	80045e4 <LL_ADC_IsEnabled>
 80057e4:	4603      	mov	r3, r0
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	bf0c      	ite	eq
 80057ea:	2301      	moveq	r3, #1
 80057ec:	2300      	movne	r3, #0
 80057ee:	b2db      	uxtb	r3, r3
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	f000 8084 	beq.w	80058fe <HAL_ADC_ConfigChannel+0x9f6>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a53      	ldr	r2, [pc, #332]	; (8005948 <HAL_ADC_ConfigChannel+0xa40>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d132      	bne.n	8005866 <HAL_ADC_ConfigChannel+0x95e>
 8005800:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005804:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005808:	2b00      	cmp	r3, #0
 800580a:	d12c      	bne.n	8005866 <HAL_ADC_ConfigChannel+0x95e>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a4c      	ldr	r2, [pc, #304]	; (8005944 <HAL_ADC_ConfigChannel+0xa3c>)
 8005812:	4293      	cmp	r3, r2
 8005814:	f040 8086 	bne.w	8005924 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	4a47      	ldr	r2, [pc, #284]	; (800593c <HAL_ADC_ConfigChannel+0xa34>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d004      	beq.n	800582c <HAL_ADC_ConfigChannel+0x924>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	4a46      	ldr	r2, [pc, #280]	; (8005940 <HAL_ADC_ConfigChannel+0xa38>)
 8005828:	4293      	cmp	r3, r2
 800582a:	d101      	bne.n	8005830 <HAL_ADC_ConfigChannel+0x928>
 800582c:	4a47      	ldr	r2, [pc, #284]	; (800594c <HAL_ADC_ConfigChannel+0xa44>)
 800582e:	e000      	b.n	8005832 <HAL_ADC_ConfigChannel+0x92a>
 8005830:	4a41      	ldr	r2, [pc, #260]	; (8005938 <HAL_ADC_ConfigChannel+0xa30>)
 8005832:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005836:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800583a:	4619      	mov	r1, r3
 800583c:	4610      	mov	r0, r2
 800583e:	f7fe fc82 	bl	8004146 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005842:	4b43      	ldr	r3, [pc, #268]	; (8005950 <HAL_ADC_ConfigChannel+0xa48>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	099b      	lsrs	r3, r3, #6
 8005848:	4a42      	ldr	r2, [pc, #264]	; (8005954 <HAL_ADC_ConfigChannel+0xa4c>)
 800584a:	fba2 2303 	umull	r2, r3, r2, r3
 800584e:	099b      	lsrs	r3, r3, #6
 8005850:	3301      	adds	r3, #1
 8005852:	005b      	lsls	r3, r3, #1
 8005854:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8005856:	e002      	b.n	800585e <HAL_ADC_ConfigChannel+0x956>
              {
                wait_loop_index--;
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	3b01      	subs	r3, #1
 800585c:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800585e:	68bb      	ldr	r3, [r7, #8]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d1f9      	bne.n	8005858 <HAL_ADC_ConfigChannel+0x950>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005864:	e05e      	b.n	8005924 <HAL_ADC_ConfigChannel+0xa1c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a3b      	ldr	r2, [pc, #236]	; (8005958 <HAL_ADC_ConfigChannel+0xa50>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d120      	bne.n	80058b2 <HAL_ADC_ConfigChannel+0x9aa>
 8005870:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005874:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005878:	2b00      	cmp	r3, #0
 800587a:	d11a      	bne.n	80058b2 <HAL_ADC_ConfigChannel+0x9aa>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	4a30      	ldr	r2, [pc, #192]	; (8005944 <HAL_ADC_ConfigChannel+0xa3c>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d14e      	bne.n	8005924 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a2c      	ldr	r2, [pc, #176]	; (800593c <HAL_ADC_ConfigChannel+0xa34>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d004      	beq.n	800589a <HAL_ADC_ConfigChannel+0x992>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4a2a      	ldr	r2, [pc, #168]	; (8005940 <HAL_ADC_ConfigChannel+0xa38>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d101      	bne.n	800589e <HAL_ADC_ConfigChannel+0x996>
 800589a:	4a2c      	ldr	r2, [pc, #176]	; (800594c <HAL_ADC_ConfigChannel+0xa44>)
 800589c:	e000      	b.n	80058a0 <HAL_ADC_ConfigChannel+0x998>
 800589e:	4a26      	ldr	r2, [pc, #152]	; (8005938 <HAL_ADC_ConfigChannel+0xa30>)
 80058a0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80058a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80058a8:	4619      	mov	r1, r3
 80058aa:	4610      	mov	r0, r2
 80058ac:	f7fe fc4b 	bl	8004146 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80058b0:	e038      	b.n	8005924 <HAL_ADC_ConfigChannel+0xa1c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a29      	ldr	r2, [pc, #164]	; (800595c <HAL_ADC_ConfigChannel+0xa54>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d133      	bne.n	8005924 <HAL_ADC_ConfigChannel+0xa1c>
 80058bc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80058c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d12d      	bne.n	8005924 <HAL_ADC_ConfigChannel+0xa1c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a1d      	ldr	r2, [pc, #116]	; (8005944 <HAL_ADC_ConfigChannel+0xa3c>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d128      	bne.n	8005924 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	4a19      	ldr	r2, [pc, #100]	; (800593c <HAL_ADC_ConfigChannel+0xa34>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d004      	beq.n	80058e6 <HAL_ADC_ConfigChannel+0x9de>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4a17      	ldr	r2, [pc, #92]	; (8005940 <HAL_ADC_ConfigChannel+0xa38>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d101      	bne.n	80058ea <HAL_ADC_ConfigChannel+0x9e2>
 80058e6:	4a19      	ldr	r2, [pc, #100]	; (800594c <HAL_ADC_ConfigChannel+0xa44>)
 80058e8:	e000      	b.n	80058ec <HAL_ADC_ConfigChannel+0x9e4>
 80058ea:	4a13      	ldr	r2, [pc, #76]	; (8005938 <HAL_ADC_ConfigChannel+0xa30>)
 80058ec:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80058f0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80058f4:	4619      	mov	r1, r3
 80058f6:	4610      	mov	r0, r2
 80058f8:	f7fe fc25 	bl	8004146 <LL_ADC_SetCommonPathInternalCh>
 80058fc:	e012      	b.n	8005924 <HAL_ADC_ConfigChannel+0xa1c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005902:	f043 0220 	orr.w	r2, r3, #32
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	661a      	str	r2, [r3, #96]	; 0x60

          tmp_hal_status = HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
 8005910:	e008      	b.n	8005924 <HAL_ADC_ConfigChannel+0xa1c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005916:	f043 0220 	orr.w	r2, r3, #32
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2200      	movs	r2, #0
 8005928:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 800592c:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
}
 8005930:	4618      	mov	r0, r3
 8005932:	37e4      	adds	r7, #228	; 0xe4
 8005934:	46bd      	mov	sp, r7
 8005936:	bd90      	pop	{r4, r7, pc}
 8005938:	58026300 	.word	0x58026300
 800593c:	40022000 	.word	0x40022000
 8005940:	40022100 	.word	0x40022100
 8005944:	58026000 	.word	0x58026000
 8005948:	c7520000 	.word	0xc7520000
 800594c:	40022300 	.word	0x40022300
 8005950:	24000000 	.word	0x24000000
 8005954:	053e2d63 	.word	0x053e2d63
 8005958:	c3210000 	.word	0xc3210000
 800595c:	cb840000 	.word	0xcb840000

08005960 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b088      	sub	sp, #32
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
 8005968:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800596a:	2300      	movs	r3, #0
 800596c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4618      	mov	r0, r3
 8005978:	f7fe fe82 	bl	8004680 <LL_ADC_REG_IsConversionOngoing>
 800597c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4618      	mov	r0, r3
 8005984:	f7fe fea4 	bl	80046d0 <LL_ADC_INJ_IsConversionOngoing>
 8005988:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d103      	bne.n	8005998 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2b00      	cmp	r3, #0
 8005994:	f000 8098 	beq.w	8005ac8 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	68db      	ldr	r3, [r3, #12]
 800599e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d02a      	beq.n	80059fc <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	7e5b      	ldrb	r3, [r3, #25]
 80059aa:	2b01      	cmp	r3, #1
 80059ac:	d126      	bne.n	80059fc <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	7e1b      	ldrb	r3, [r3, #24]
 80059b2:	2b01      	cmp	r3, #1
 80059b4:	d122      	bne.n	80059fc <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80059b6:	2301      	movs	r3, #1
 80059b8:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80059ba:	e014      	b.n	80059e6 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80059bc:	69fb      	ldr	r3, [r7, #28]
 80059be:	4a45      	ldr	r2, [pc, #276]	; (8005ad4 <ADC_ConversionStop+0x174>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d90d      	bls.n	80059e0 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059c8:	f043 0210 	orr.w	r2, r3, #16
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	661a      	str	r2, [r3, #96]	; 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80059d4:	f043 0201 	orr.w	r2, r3, #1
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	665a      	str	r2, [r3, #100]	; 0x64

          return HAL_ERROR;
 80059dc:	2301      	movs	r3, #1
 80059de:	e074      	b.n	8005aca <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80059e0:	69fb      	ldr	r3, [r7, #28]
 80059e2:	3301      	adds	r3, #1
 80059e4:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059f0:	2b40      	cmp	r3, #64	; 0x40
 80059f2:	d1e3      	bne.n	80059bc <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	2240      	movs	r2, #64	; 0x40
 80059fa:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80059fc:	69bb      	ldr	r3, [r7, #24]
 80059fe:	2b02      	cmp	r3, #2
 8005a00:	d014      	beq.n	8005a2c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4618      	mov	r0, r3
 8005a08:	f7fe fe3a 	bl	8004680 <LL_ADC_REG_IsConversionOngoing>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d00c      	beq.n	8005a2c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4618      	mov	r0, r3
 8005a18:	f7fe fdf7 	bl	800460a <LL_ADC_IsDisableOngoing>
 8005a1c:	4603      	mov	r3, r0
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d104      	bne.n	8005a2c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4618      	mov	r0, r3
 8005a28:	f7fe fe16 	bl	8004658 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8005a2c:	69bb      	ldr	r3, [r7, #24]
 8005a2e:	2b01      	cmp	r3, #1
 8005a30:	d014      	beq.n	8005a5c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4618      	mov	r0, r3
 8005a38:	f7fe fe4a 	bl	80046d0 <LL_ADC_INJ_IsConversionOngoing>
 8005a3c:	4603      	mov	r3, r0
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d00c      	beq.n	8005a5c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4618      	mov	r0, r3
 8005a48:	f7fe fddf 	bl	800460a <LL_ADC_IsDisableOngoing>
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d104      	bne.n	8005a5c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4618      	mov	r0, r3
 8005a58:	f7fe fe26 	bl	80046a8 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8005a5c:	69bb      	ldr	r3, [r7, #24]
 8005a5e:	2b02      	cmp	r3, #2
 8005a60:	d005      	beq.n	8005a6e <ADC_ConversionStop+0x10e>
 8005a62:	69bb      	ldr	r3, [r7, #24]
 8005a64:	2b03      	cmp	r3, #3
 8005a66:	d105      	bne.n	8005a74 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8005a68:	230c      	movs	r3, #12
 8005a6a:	617b      	str	r3, [r7, #20]
        break;
 8005a6c:	e005      	b.n	8005a7a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8005a6e:	2308      	movs	r3, #8
 8005a70:	617b      	str	r3, [r7, #20]
        break;
 8005a72:	e002      	b.n	8005a7a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8005a74:	2304      	movs	r3, #4
 8005a76:	617b      	str	r3, [r7, #20]
        break;
 8005a78:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8005a7a:	f7fe fb0b 	bl	8004094 <HAL_GetTick>
 8005a7e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005a80:	e01b      	b.n	8005aba <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8005a82:	f7fe fb07 	bl	8004094 <HAL_GetTick>
 8005a86:	4602      	mov	r2, r0
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	1ad3      	subs	r3, r2, r3
 8005a8c:	2b05      	cmp	r3, #5
 8005a8e:	d914      	bls.n	8005aba <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	689a      	ldr	r2, [r3, #8]
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	4013      	ands	r3, r2
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d00d      	beq.n	8005aba <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005aa2:	f043 0210 	orr.w	r2, r3, #16
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	661a      	str	r2, [r3, #96]	; 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005aae:	f043 0201 	orr.w	r2, r3, #1
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	665a      	str	r2, [r3, #100]	; 0x64

          return HAL_ERROR;
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	e007      	b.n	8005aca <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	689a      	ldr	r2, [r3, #8]
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	4013      	ands	r3, r2
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d1dc      	bne.n	8005a82 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8005ac8:	2300      	movs	r3, #0
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	3720      	adds	r7, #32
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}
 8005ad2:	bf00      	nop
 8005ad4:	000cdbff 	.word	0x000cdbff

08005ad8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b084      	sub	sp, #16
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	f7fe fd7d 	bl	80045e4 <LL_ADC_IsEnabled>
 8005aea:	4603      	mov	r3, r0
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d16e      	bne.n	8005bce <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	689a      	ldr	r2, [r3, #8]
 8005af6:	4b38      	ldr	r3, [pc, #224]	; (8005bd8 <ADC_Enable+0x100>)
 8005af8:	4013      	ands	r3, r2
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d00d      	beq.n	8005b1a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b02:	f043 0210 	orr.w	r2, r3, #16
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	661a      	str	r2, [r3, #96]	; 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b0e:	f043 0201 	orr.w	r2, r3, #1
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	665a      	str	r2, [r3, #100]	; 0x64

      return HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	e05a      	b.n	8005bd0 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4618      	mov	r0, r3
 8005b20:	f7fe fd38 	bl	8004594 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005b24:	f7fe fab6 	bl	8004094 <HAL_GetTick>
 8005b28:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a2b      	ldr	r2, [pc, #172]	; (8005bdc <ADC_Enable+0x104>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d004      	beq.n	8005b3e <ADC_Enable+0x66>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a29      	ldr	r2, [pc, #164]	; (8005be0 <ADC_Enable+0x108>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d101      	bne.n	8005b42 <ADC_Enable+0x6a>
 8005b3e:	4b29      	ldr	r3, [pc, #164]	; (8005be4 <ADC_Enable+0x10c>)
 8005b40:	e000      	b.n	8005b44 <ADC_Enable+0x6c>
 8005b42:	4b29      	ldr	r3, [pc, #164]	; (8005be8 <ADC_Enable+0x110>)
 8005b44:	4618      	mov	r0, r3
 8005b46:	f7fe fcbb 	bl	80044c0 <LL_ADC_GetMultimode>
 8005b4a:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a23      	ldr	r2, [pc, #140]	; (8005be0 <ADC_Enable+0x108>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d002      	beq.n	8005b5c <ADC_Enable+0x84>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	e000      	b.n	8005b5e <ADC_Enable+0x86>
 8005b5c:	4b1f      	ldr	r3, [pc, #124]	; (8005bdc <ADC_Enable+0x104>)
 8005b5e:	687a      	ldr	r2, [r7, #4]
 8005b60:	6812      	ldr	r2, [r2, #0]
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d02c      	beq.n	8005bc0 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d130      	bne.n	8005bce <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005b6c:	e028      	b.n	8005bc0 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4618      	mov	r0, r3
 8005b74:	f7fe fd36 	bl	80045e4 <LL_ADC_IsEnabled>
 8005b78:	4603      	mov	r3, r0
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d104      	bne.n	8005b88 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4618      	mov	r0, r3
 8005b84:	f7fe fd06 	bl	8004594 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005b88:	f7fe fa84 	bl	8004094 <HAL_GetTick>
 8005b8c:	4602      	mov	r2, r0
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	1ad3      	subs	r3, r2, r3
 8005b92:	2b02      	cmp	r3, #2
 8005b94:	d914      	bls.n	8005bc0 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f003 0301 	and.w	r3, r3, #1
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d00d      	beq.n	8005bc0 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ba8:	f043 0210 	orr.w	r2, r3, #16
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	661a      	str	r2, [r3, #96]	; 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005bb4:	f043 0201 	orr.w	r2, r3, #1
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	665a      	str	r2, [r3, #100]	; 0x64

            return HAL_ERROR;
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	e007      	b.n	8005bd0 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f003 0301 	and.w	r3, r3, #1
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	d1cf      	bne.n	8005b6e <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005bce:	2300      	movs	r3, #0
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	3710      	adds	r7, #16
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bd80      	pop	{r7, pc}
 8005bd8:	8000003f 	.word	0x8000003f
 8005bdc:	40022000 	.word	0x40022000
 8005be0:	40022100 	.word	0x40022100
 8005be4:	40022300 	.word	0x40022300
 8005be8:	58026300 	.word	0x58026300

08005bec <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b084      	sub	sp, #16
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	f7fe fd06 	bl	800460a <LL_ADC_IsDisableOngoing>
 8005bfe:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4618      	mov	r0, r3
 8005c06:	f7fe fced 	bl	80045e4 <LL_ADC_IsEnabled>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d047      	beq.n	8005ca0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d144      	bne.n	8005ca0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	f003 030d 	and.w	r3, r3, #13
 8005c20:	2b01      	cmp	r3, #1
 8005c22:	d10c      	bne.n	8005c3e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	4618      	mov	r0, r3
 8005c2a:	f7fe fcc7 	bl	80045bc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	2203      	movs	r2, #3
 8005c34:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005c36:	f7fe fa2d 	bl	8004094 <HAL_GetTick>
 8005c3a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005c3c:	e029      	b.n	8005c92 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c42:	f043 0210 	orr.w	r2, r3, #16
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	661a      	str	r2, [r3, #96]	; 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005c4e:	f043 0201 	orr.w	r2, r3, #1
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	665a      	str	r2, [r3, #100]	; 0x64
      return HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	e023      	b.n	8005ca2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005c5a:	f7fe fa1b 	bl	8004094 <HAL_GetTick>
 8005c5e:	4602      	mov	r2, r0
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	1ad3      	subs	r3, r2, r3
 8005c64:	2b02      	cmp	r3, #2
 8005c66:	d914      	bls.n	8005c92 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	689b      	ldr	r3, [r3, #8]
 8005c6e:	f003 0301 	and.w	r3, r3, #1
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d00d      	beq.n	8005c92 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c7a:	f043 0210 	orr.w	r2, r3, #16
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	661a      	str	r2, [r3, #96]	; 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005c86:	f043 0201 	orr.w	r2, r3, #1
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	665a      	str	r2, [r3, #100]	; 0x64

          return HAL_ERROR;
 8005c8e:	2301      	movs	r3, #1
 8005c90:	e007      	b.n	8005ca2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	689b      	ldr	r3, [r3, #8]
 8005c98:	f003 0301 	and.w	r3, r3, #1
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d1dc      	bne.n	8005c5a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005ca0:	2300      	movs	r3, #0
}
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	3710      	adds	r7, #16
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}
	...

08005cac <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b084      	sub	sp, #16
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a6c      	ldr	r2, [pc, #432]	; (8005e6c <ADC_ConfigureBoostMode+0x1c0>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d004      	beq.n	8005cc8 <ADC_ConfigureBoostMode+0x1c>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a6b      	ldr	r2, [pc, #428]	; (8005e70 <ADC_ConfigureBoostMode+0x1c4>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d109      	bne.n	8005cdc <ADC_ConfigureBoostMode+0x30>
 8005cc8:	4b6a      	ldr	r3, [pc, #424]	; (8005e74 <ADC_ConfigureBoostMode+0x1c8>)
 8005cca:	689b      	ldr	r3, [r3, #8]
 8005ccc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	bf14      	ite	ne
 8005cd4:	2301      	movne	r3, #1
 8005cd6:	2300      	moveq	r3, #0
 8005cd8:	b2db      	uxtb	r3, r3
 8005cda:	e008      	b.n	8005cee <ADC_ConfigureBoostMode+0x42>
 8005cdc:	4b66      	ldr	r3, [pc, #408]	; (8005e78 <ADC_ConfigureBoostMode+0x1cc>)
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	bf14      	ite	ne
 8005ce8:	2301      	movne	r3, #1
 8005cea:	2300      	moveq	r3, #0
 8005cec:	b2db      	uxtb	r3, r3
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d01c      	beq.n	8005d2c <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8005cf2:	f005 fcab 	bl	800b64c <HAL_RCC_GetHCLKFreq>
 8005cf6:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005d00:	d010      	beq.n	8005d24 <ADC_ConfigureBoostMode+0x78>
 8005d02:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005d06:	d873      	bhi.n	8005df0 <ADC_ConfigureBoostMode+0x144>
 8005d08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d0c:	d002      	beq.n	8005d14 <ADC_ConfigureBoostMode+0x68>
 8005d0e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005d12:	d16d      	bne.n	8005df0 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	0c1b      	lsrs	r3, r3, #16
 8005d1a:	68fa      	ldr	r2, [r7, #12]
 8005d1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d20:	60fb      	str	r3, [r7, #12]
        break;
 8005d22:	e068      	b.n	8005df6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	089b      	lsrs	r3, r3, #2
 8005d28:	60fb      	str	r3, [r7, #12]
        break;
 8005d2a:	e064      	b.n	8005df6 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8005d2c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005d30:	f04f 0100 	mov.w	r1, #0
 8005d34:	f006 fe86 	bl	800ca44 <HAL_RCCEx_GetPeriphCLKFreq>
 8005d38:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	685b      	ldr	r3, [r3, #4]
 8005d3e:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8005d42:	d051      	beq.n	8005de8 <ADC_ConfigureBoostMode+0x13c>
 8005d44:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8005d48:	d854      	bhi.n	8005df4 <ADC_ConfigureBoostMode+0x148>
 8005d4a:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8005d4e:	d047      	beq.n	8005de0 <ADC_ConfigureBoostMode+0x134>
 8005d50:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8005d54:	d84e      	bhi.n	8005df4 <ADC_ConfigureBoostMode+0x148>
 8005d56:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8005d5a:	d03d      	beq.n	8005dd8 <ADC_ConfigureBoostMode+0x12c>
 8005d5c:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8005d60:	d848      	bhi.n	8005df4 <ADC_ConfigureBoostMode+0x148>
 8005d62:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005d66:	d033      	beq.n	8005dd0 <ADC_ConfigureBoostMode+0x124>
 8005d68:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005d6c:	d842      	bhi.n	8005df4 <ADC_ConfigureBoostMode+0x148>
 8005d6e:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8005d72:	d029      	beq.n	8005dc8 <ADC_ConfigureBoostMode+0x11c>
 8005d74:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8005d78:	d83c      	bhi.n	8005df4 <ADC_ConfigureBoostMode+0x148>
 8005d7a:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8005d7e:	d01a      	beq.n	8005db6 <ADC_ConfigureBoostMode+0x10a>
 8005d80:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8005d84:	d836      	bhi.n	8005df4 <ADC_ConfigureBoostMode+0x148>
 8005d86:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8005d8a:	d014      	beq.n	8005db6 <ADC_ConfigureBoostMode+0x10a>
 8005d8c:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8005d90:	d830      	bhi.n	8005df4 <ADC_ConfigureBoostMode+0x148>
 8005d92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d96:	d00e      	beq.n	8005db6 <ADC_ConfigureBoostMode+0x10a>
 8005d98:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d9c:	d82a      	bhi.n	8005df4 <ADC_ConfigureBoostMode+0x148>
 8005d9e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005da2:	d008      	beq.n	8005db6 <ADC_ConfigureBoostMode+0x10a>
 8005da4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005da8:	d824      	bhi.n	8005df4 <ADC_ConfigureBoostMode+0x148>
 8005daa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005dae:	d002      	beq.n	8005db6 <ADC_ConfigureBoostMode+0x10a>
 8005db0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005db4:	d11e      	bne.n	8005df4 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	0c9b      	lsrs	r3, r3, #18
 8005dbc:	005b      	lsls	r3, r3, #1
 8005dbe:	68fa      	ldr	r2, [r7, #12]
 8005dc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dc4:	60fb      	str	r3, [r7, #12]
        break;
 8005dc6:	e016      	b.n	8005df6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	091b      	lsrs	r3, r3, #4
 8005dcc:	60fb      	str	r3, [r7, #12]
        break;
 8005dce:	e012      	b.n	8005df6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	095b      	lsrs	r3, r3, #5
 8005dd4:	60fb      	str	r3, [r7, #12]
        break;
 8005dd6:	e00e      	b.n	8005df6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	099b      	lsrs	r3, r3, #6
 8005ddc:	60fb      	str	r3, [r7, #12]
        break;
 8005dde:	e00a      	b.n	8005df6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	09db      	lsrs	r3, r3, #7
 8005de4:	60fb      	str	r3, [r7, #12]
        break;
 8005de6:	e006      	b.n	8005df6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	0a1b      	lsrs	r3, r3, #8
 8005dec:	60fb      	str	r3, [r7, #12]
        break;
 8005dee:	e002      	b.n	8005df6 <ADC_ConfigureBoostMode+0x14a>
        break;
 8005df0:	bf00      	nop
 8005df2:	e000      	b.n	8005df6 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8005df4:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	085b      	lsrs	r3, r3, #1
 8005dfa:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	4a1f      	ldr	r2, [pc, #124]	; (8005e7c <ADC_ConfigureBoostMode+0x1d0>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d808      	bhi.n	8005e16 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	689a      	ldr	r2, [r3, #8]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005e12:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8005e14:	e025      	b.n	8005e62 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	4a19      	ldr	r2, [pc, #100]	; (8005e80 <ADC_ConfigureBoostMode+0x1d4>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d80a      	bhi.n	8005e34 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005e30:	609a      	str	r2, [r3, #8]
}
 8005e32:	e016      	b.n	8005e62 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	4a13      	ldr	r2, [pc, #76]	; (8005e84 <ADC_ConfigureBoostMode+0x1d8>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d80a      	bhi.n	8005e52 <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e4e:	609a      	str	r2, [r3, #8]
}
 8005e50:	e007      	b.n	8005e62 <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	689a      	ldr	r2, [r3, #8]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8005e60:	609a      	str	r2, [r3, #8]
}
 8005e62:	bf00      	nop
 8005e64:	3710      	adds	r7, #16
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bd80      	pop	{r7, pc}
 8005e6a:	bf00      	nop
 8005e6c:	40022000 	.word	0x40022000
 8005e70:	40022100 	.word	0x40022100
 8005e74:	40022300 	.word	0x40022300
 8005e78:	58026300 	.word	0x58026300
 8005e7c:	005f5e10 	.word	0x005f5e10
 8005e80:	00bebc20 	.word	0x00bebc20
 8005e84:	017d7840 	.word	0x017d7840

08005e88 <LL_ADC_IsEnabled>:
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b083      	sub	sp, #12
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	689b      	ldr	r3, [r3, #8]
 8005e94:	f003 0301 	and.w	r3, r3, #1
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	d101      	bne.n	8005ea0 <LL_ADC_IsEnabled+0x18>
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	e000      	b.n	8005ea2 <LL_ADC_IsEnabled+0x1a>
 8005ea0:	2300      	movs	r3, #0
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	370c      	adds	r7, #12
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eac:	4770      	bx	lr

08005eae <LL_ADC_REG_IsConversionOngoing>:
{
 8005eae:	b480      	push	{r7}
 8005eb0:	b083      	sub	sp, #12
 8005eb2:	af00      	add	r7, sp, #0
 8005eb4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	689b      	ldr	r3, [r3, #8]
 8005eba:	f003 0304 	and.w	r3, r3, #4
 8005ebe:	2b04      	cmp	r3, #4
 8005ec0:	d101      	bne.n	8005ec6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	e000      	b.n	8005ec8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005ec6:	2300      	movs	r3, #0
}
 8005ec8:	4618      	mov	r0, r3
 8005eca:	370c      	adds	r7, #12
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed2:	4770      	bx	lr

08005ed4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8005ed4:	b590      	push	{r4, r7, lr}
 8005ed6:	b0a3      	sub	sp, #140	; 0x8c
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
 8005edc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005eea:	2b01      	cmp	r3, #1
 8005eec:	d101      	bne.n	8005ef2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005eee:	2302      	movs	r3, #2
 8005ef0:	e0c1      	b.n	8006076 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2201      	movs	r2, #1
 8005ef6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8005efa:	2300      	movs	r3, #0
 8005efc:	66fb      	str	r3, [r7, #108]	; 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8005efe:	2300      	movs	r3, #0
 8005f00:	673b      	str	r3, [r7, #112]	; 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a5e      	ldr	r2, [pc, #376]	; (8006080 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d102      	bne.n	8005f12 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005f0c:	4b5d      	ldr	r3, [pc, #372]	; (8006084 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8005f0e:	60fb      	str	r3, [r7, #12]
 8005f10:	e001      	b.n	8005f16 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005f12:	2300      	movs	r3, #0
 8005f14:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d10b      	bne.n	8005f34 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f20:	f043 0220 	orr.w	r2, r3, #32
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	661a      	str	r2, [r3, #96]	; 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    return HAL_ERROR;
 8005f30:	2301      	movs	r3, #1
 8005f32:	e0a0      	b.n	8006076 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	4618      	mov	r0, r3
 8005f38:	f7ff ffb9 	bl	8005eae <LL_ADC_REG_IsConversionOngoing>
 8005f3c:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4618      	mov	r0, r3
 8005f46:	f7ff ffb2 	bl	8005eae <LL_ADC_REG_IsConversionOngoing>
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	f040 8081 	bne.w	8006054 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8005f52:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d17c      	bne.n	8006054 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a48      	ldr	r2, [pc, #288]	; (8006080 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d004      	beq.n	8005f6e <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a46      	ldr	r2, [pc, #280]	; (8006084 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d101      	bne.n	8005f72 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8005f6e:	4b46      	ldr	r3, [pc, #280]	; (8006088 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8005f70:	e000      	b.n	8005f74 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8005f72:	4b46      	ldr	r3, [pc, #280]	; (800608c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8005f74:	67fb      	str	r3, [r7, #124]	; 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d039      	beq.n	8005ff2 <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8005f7e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005f80:	689b      	ldr	r3, [r3, #8]
 8005f82:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	431a      	orrs	r2, r3
 8005f8c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005f8e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a3a      	ldr	r2, [pc, #232]	; (8006080 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d004      	beq.n	8005fa4 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4a39      	ldr	r2, [pc, #228]	; (8006084 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d10e      	bne.n	8005fc2 <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8005fa4:	4836      	ldr	r0, [pc, #216]	; (8006080 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005fa6:	f7ff ff6f 	bl	8005e88 <LL_ADC_IsEnabled>
 8005faa:	4604      	mov	r4, r0
 8005fac:	4835      	ldr	r0, [pc, #212]	; (8006084 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8005fae:	f7ff ff6b 	bl	8005e88 <LL_ADC_IsEnabled>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	4323      	orrs	r3, r4
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	bf0c      	ite	eq
 8005fba:	2301      	moveq	r3, #1
 8005fbc:	2300      	movne	r3, #0
 8005fbe:	b2db      	uxtb	r3, r3
 8005fc0:	e008      	b.n	8005fd4 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8005fc2:	4833      	ldr	r0, [pc, #204]	; (8006090 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8005fc4:	f7ff ff60 	bl	8005e88 <LL_ADC_IsEnabled>
 8005fc8:	4603      	mov	r3, r0
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	bf0c      	ite	eq
 8005fce:	2301      	moveq	r3, #1
 8005fd0:	2300      	movne	r3, #0
 8005fd2:	b2db      	uxtb	r3, r3
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d047      	beq.n	8006068 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005fd8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005fda:	689a      	ldr	r2, [r3, #8]
 8005fdc:	4b2d      	ldr	r3, [pc, #180]	; (8006094 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005fde:	4013      	ands	r3, r2
 8005fe0:	683a      	ldr	r2, [r7, #0]
 8005fe2:	6811      	ldr	r1, [r2, #0]
 8005fe4:	683a      	ldr	r2, [r7, #0]
 8005fe6:	6892      	ldr	r2, [r2, #8]
 8005fe8:	430a      	orrs	r2, r1
 8005fea:	431a      	orrs	r2, r3
 8005fec:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005fee:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005ff0:	e03a      	b.n	8006068 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8005ff2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005ffa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005ffc:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a1f      	ldr	r2, [pc, #124]	; (8006080 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d004      	beq.n	8006012 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4a1d      	ldr	r2, [pc, #116]	; (8006084 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d10e      	bne.n	8006030 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8006012:	481b      	ldr	r0, [pc, #108]	; (8006080 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8006014:	f7ff ff38 	bl	8005e88 <LL_ADC_IsEnabled>
 8006018:	4604      	mov	r4, r0
 800601a:	481a      	ldr	r0, [pc, #104]	; (8006084 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800601c:	f7ff ff34 	bl	8005e88 <LL_ADC_IsEnabled>
 8006020:	4603      	mov	r3, r0
 8006022:	4323      	orrs	r3, r4
 8006024:	2b00      	cmp	r3, #0
 8006026:	bf0c      	ite	eq
 8006028:	2301      	moveq	r3, #1
 800602a:	2300      	movne	r3, #0
 800602c:	b2db      	uxtb	r3, r3
 800602e:	e008      	b.n	8006042 <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8006030:	4817      	ldr	r0, [pc, #92]	; (8006090 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8006032:	f7ff ff29 	bl	8005e88 <LL_ADC_IsEnabled>
 8006036:	4603      	mov	r3, r0
 8006038:	2b00      	cmp	r3, #0
 800603a:	bf0c      	ite	eq
 800603c:	2301      	moveq	r3, #1
 800603e:	2300      	movne	r3, #0
 8006040:	b2db      	uxtb	r3, r3
 8006042:	2b00      	cmp	r3, #0
 8006044:	d010      	beq.n	8006068 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006046:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006048:	689a      	ldr	r2, [r3, #8]
 800604a:	4b12      	ldr	r3, [pc, #72]	; (8006094 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800604c:	4013      	ands	r3, r2
 800604e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8006050:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006052:	e009      	b.n	8006068 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006058:	f043 0220 	orr.w	r2, r3, #32
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8006060:	2301      	movs	r3, #1
 8006062:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 8006066:	e000      	b.n	800606a <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006068:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2200      	movs	r2, #0
 800606e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 8006072:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 8006076:	4618      	mov	r0, r3
 8006078:	378c      	adds	r7, #140	; 0x8c
 800607a:	46bd      	mov	sp, r7
 800607c:	bd90      	pop	{r4, r7, pc}
 800607e:	bf00      	nop
 8006080:	40022000 	.word	0x40022000
 8006084:	40022100 	.word	0x40022100
 8006088:	40022300 	.word	0x40022300
 800608c:	58026300 	.word	0x58026300
 8006090:	58026000 	.word	0x58026000
 8006094:	fffff0e0 	.word	0xfffff0e0

08006098 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006098:	b480      	push	{r7}
 800609a:	b085      	sub	sp, #20
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	f003 0307 	and.w	r3, r3, #7
 80060a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80060a8:	4b0b      	ldr	r3, [pc, #44]	; (80060d8 <__NVIC_SetPriorityGrouping+0x40>)
 80060aa:	68db      	ldr	r3, [r3, #12]
 80060ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80060ae:	68ba      	ldr	r2, [r7, #8]
 80060b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80060b4:	4013      	ands	r3, r2
 80060b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80060c0:	4b06      	ldr	r3, [pc, #24]	; (80060dc <__NVIC_SetPriorityGrouping+0x44>)
 80060c2:	4313      	orrs	r3, r2
 80060c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80060c6:	4a04      	ldr	r2, [pc, #16]	; (80060d8 <__NVIC_SetPriorityGrouping+0x40>)
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	60d3      	str	r3, [r2, #12]
}
 80060cc:	bf00      	nop
 80060ce:	3714      	adds	r7, #20
 80060d0:	46bd      	mov	sp, r7
 80060d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d6:	4770      	bx	lr
 80060d8:	e000ed00 	.word	0xe000ed00
 80060dc:	05fa0000 	.word	0x05fa0000

080060e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80060e0:	b480      	push	{r7}
 80060e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80060e4:	4b04      	ldr	r3, [pc, #16]	; (80060f8 <__NVIC_GetPriorityGrouping+0x18>)
 80060e6:	68db      	ldr	r3, [r3, #12]
 80060e8:	0a1b      	lsrs	r3, r3, #8
 80060ea:	f003 0307 	and.w	r3, r3, #7
}
 80060ee:	4618      	mov	r0, r3
 80060f0:	46bd      	mov	sp, r7
 80060f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f6:	4770      	bx	lr
 80060f8:	e000ed00 	.word	0xe000ed00

080060fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b083      	sub	sp, #12
 8006100:	af00      	add	r7, sp, #0
 8006102:	4603      	mov	r3, r0
 8006104:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006106:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800610a:	2b00      	cmp	r3, #0
 800610c:	db0b      	blt.n	8006126 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800610e:	88fb      	ldrh	r3, [r7, #6]
 8006110:	f003 021f 	and.w	r2, r3, #31
 8006114:	4907      	ldr	r1, [pc, #28]	; (8006134 <__NVIC_EnableIRQ+0x38>)
 8006116:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800611a:	095b      	lsrs	r3, r3, #5
 800611c:	2001      	movs	r0, #1
 800611e:	fa00 f202 	lsl.w	r2, r0, r2
 8006122:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006126:	bf00      	nop
 8006128:	370c      	adds	r7, #12
 800612a:	46bd      	mov	sp, r7
 800612c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006130:	4770      	bx	lr
 8006132:	bf00      	nop
 8006134:	e000e100 	.word	0xe000e100

08006138 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006138:	b480      	push	{r7}
 800613a:	b083      	sub	sp, #12
 800613c:	af00      	add	r7, sp, #0
 800613e:	4603      	mov	r3, r0
 8006140:	6039      	str	r1, [r7, #0]
 8006142:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006144:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006148:	2b00      	cmp	r3, #0
 800614a:	db0a      	blt.n	8006162 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	b2da      	uxtb	r2, r3
 8006150:	490c      	ldr	r1, [pc, #48]	; (8006184 <__NVIC_SetPriority+0x4c>)
 8006152:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006156:	0112      	lsls	r2, r2, #4
 8006158:	b2d2      	uxtb	r2, r2
 800615a:	440b      	add	r3, r1
 800615c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006160:	e00a      	b.n	8006178 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	b2da      	uxtb	r2, r3
 8006166:	4908      	ldr	r1, [pc, #32]	; (8006188 <__NVIC_SetPriority+0x50>)
 8006168:	88fb      	ldrh	r3, [r7, #6]
 800616a:	f003 030f 	and.w	r3, r3, #15
 800616e:	3b04      	subs	r3, #4
 8006170:	0112      	lsls	r2, r2, #4
 8006172:	b2d2      	uxtb	r2, r2
 8006174:	440b      	add	r3, r1
 8006176:	761a      	strb	r2, [r3, #24]
}
 8006178:	bf00      	nop
 800617a:	370c      	adds	r7, #12
 800617c:	46bd      	mov	sp, r7
 800617e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006182:	4770      	bx	lr
 8006184:	e000e100 	.word	0xe000e100
 8006188:	e000ed00 	.word	0xe000ed00

0800618c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800618c:	b480      	push	{r7}
 800618e:	b089      	sub	sp, #36	; 0x24
 8006190:	af00      	add	r7, sp, #0
 8006192:	60f8      	str	r0, [r7, #12]
 8006194:	60b9      	str	r1, [r7, #8]
 8006196:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	f003 0307 	and.w	r3, r3, #7
 800619e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80061a0:	69fb      	ldr	r3, [r7, #28]
 80061a2:	f1c3 0307 	rsb	r3, r3, #7
 80061a6:	2b04      	cmp	r3, #4
 80061a8:	bf28      	it	cs
 80061aa:	2304      	movcs	r3, #4
 80061ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80061ae:	69fb      	ldr	r3, [r7, #28]
 80061b0:	3304      	adds	r3, #4
 80061b2:	2b06      	cmp	r3, #6
 80061b4:	d902      	bls.n	80061bc <NVIC_EncodePriority+0x30>
 80061b6:	69fb      	ldr	r3, [r7, #28]
 80061b8:	3b03      	subs	r3, #3
 80061ba:	e000      	b.n	80061be <NVIC_EncodePriority+0x32>
 80061bc:	2300      	movs	r3, #0
 80061be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80061c0:	f04f 32ff 	mov.w	r2, #4294967295
 80061c4:	69bb      	ldr	r3, [r7, #24]
 80061c6:	fa02 f303 	lsl.w	r3, r2, r3
 80061ca:	43da      	mvns	r2, r3
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	401a      	ands	r2, r3
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80061d4:	f04f 31ff 	mov.w	r1, #4294967295
 80061d8:	697b      	ldr	r3, [r7, #20]
 80061da:	fa01 f303 	lsl.w	r3, r1, r3
 80061de:	43d9      	mvns	r1, r3
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80061e4:	4313      	orrs	r3, r2
         );
}
 80061e6:	4618      	mov	r0, r3
 80061e8:	3724      	adds	r7, #36	; 0x24
 80061ea:	46bd      	mov	sp, r7
 80061ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f0:	4770      	bx	lr
	...

080061f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b082      	sub	sp, #8
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	3b01      	subs	r3, #1
 8006200:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006204:	d301      	bcc.n	800620a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006206:	2301      	movs	r3, #1
 8006208:	e00f      	b.n	800622a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800620a:	4a0a      	ldr	r2, [pc, #40]	; (8006234 <SysTick_Config+0x40>)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	3b01      	subs	r3, #1
 8006210:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006212:	210f      	movs	r1, #15
 8006214:	f04f 30ff 	mov.w	r0, #4294967295
 8006218:	f7ff ff8e 	bl	8006138 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800621c:	4b05      	ldr	r3, [pc, #20]	; (8006234 <SysTick_Config+0x40>)
 800621e:	2200      	movs	r2, #0
 8006220:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006222:	4b04      	ldr	r3, [pc, #16]	; (8006234 <SysTick_Config+0x40>)
 8006224:	2207      	movs	r2, #7
 8006226:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006228:	2300      	movs	r3, #0
}
 800622a:	4618      	mov	r0, r3
 800622c:	3708      	adds	r7, #8
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}
 8006232:	bf00      	nop
 8006234:	e000e010 	.word	0xe000e010

08006238 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b082      	sub	sp, #8
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006240:	6878      	ldr	r0, [r7, #4]
 8006242:	f7ff ff29 	bl	8006098 <__NVIC_SetPriorityGrouping>
}
 8006246:	bf00      	nop
 8006248:	3708      	adds	r7, #8
 800624a:	46bd      	mov	sp, r7
 800624c:	bd80      	pop	{r7, pc}

0800624e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800624e:	b580      	push	{r7, lr}
 8006250:	b086      	sub	sp, #24
 8006252:	af00      	add	r7, sp, #0
 8006254:	4603      	mov	r3, r0
 8006256:	60b9      	str	r1, [r7, #8]
 8006258:	607a      	str	r2, [r7, #4]
 800625a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800625c:	f7ff ff40 	bl	80060e0 <__NVIC_GetPriorityGrouping>
 8006260:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006262:	687a      	ldr	r2, [r7, #4]
 8006264:	68b9      	ldr	r1, [r7, #8]
 8006266:	6978      	ldr	r0, [r7, #20]
 8006268:	f7ff ff90 	bl	800618c <NVIC_EncodePriority>
 800626c:	4602      	mov	r2, r0
 800626e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006272:	4611      	mov	r1, r2
 8006274:	4618      	mov	r0, r3
 8006276:	f7ff ff5f 	bl	8006138 <__NVIC_SetPriority>
}
 800627a:	bf00      	nop
 800627c:	3718      	adds	r7, #24
 800627e:	46bd      	mov	sp, r7
 8006280:	bd80      	pop	{r7, pc}

08006282 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006282:	b580      	push	{r7, lr}
 8006284:	b082      	sub	sp, #8
 8006286:	af00      	add	r7, sp, #0
 8006288:	4603      	mov	r3, r0
 800628a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800628c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006290:	4618      	mov	r0, r3
 8006292:	f7ff ff33 	bl	80060fc <__NVIC_EnableIRQ>
}
 8006296:	bf00      	nop
 8006298:	3708      	adds	r7, #8
 800629a:	46bd      	mov	sp, r7
 800629c:	bd80      	pop	{r7, pc}

0800629e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800629e:	b580      	push	{r7, lr}
 80062a0:	b082      	sub	sp, #8
 80062a2:	af00      	add	r7, sp, #0
 80062a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	f7ff ffa4 	bl	80061f4 <SysTick_Config>
 80062ac:	4603      	mov	r3, r0
}
 80062ae:	4618      	mov	r0, r3
 80062b0:	3708      	adds	r7, #8
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}
	...

080062b8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b086      	sub	sp, #24
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80062c0:	f7fd fee8 	bl	8004094 <HAL_GetTick>
 80062c4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d101      	bne.n	80062d0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80062cc:	2301      	movs	r3, #1
 80062ce:	e312      	b.n	80068f6 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a66      	ldr	r2, [pc, #408]	; (8006470 <HAL_DMA_Init+0x1b8>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d04a      	beq.n	8006370 <HAL_DMA_Init+0xb8>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a65      	ldr	r2, [pc, #404]	; (8006474 <HAL_DMA_Init+0x1bc>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d045      	beq.n	8006370 <HAL_DMA_Init+0xb8>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4a63      	ldr	r2, [pc, #396]	; (8006478 <HAL_DMA_Init+0x1c0>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d040      	beq.n	8006370 <HAL_DMA_Init+0xb8>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4a62      	ldr	r2, [pc, #392]	; (800647c <HAL_DMA_Init+0x1c4>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d03b      	beq.n	8006370 <HAL_DMA_Init+0xb8>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4a60      	ldr	r2, [pc, #384]	; (8006480 <HAL_DMA_Init+0x1c8>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d036      	beq.n	8006370 <HAL_DMA_Init+0xb8>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4a5f      	ldr	r2, [pc, #380]	; (8006484 <HAL_DMA_Init+0x1cc>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d031      	beq.n	8006370 <HAL_DMA_Init+0xb8>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a5d      	ldr	r2, [pc, #372]	; (8006488 <HAL_DMA_Init+0x1d0>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d02c      	beq.n	8006370 <HAL_DMA_Init+0xb8>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a5c      	ldr	r2, [pc, #368]	; (800648c <HAL_DMA_Init+0x1d4>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d027      	beq.n	8006370 <HAL_DMA_Init+0xb8>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a5a      	ldr	r2, [pc, #360]	; (8006490 <HAL_DMA_Init+0x1d8>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d022      	beq.n	8006370 <HAL_DMA_Init+0xb8>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4a59      	ldr	r2, [pc, #356]	; (8006494 <HAL_DMA_Init+0x1dc>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d01d      	beq.n	8006370 <HAL_DMA_Init+0xb8>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a57      	ldr	r2, [pc, #348]	; (8006498 <HAL_DMA_Init+0x1e0>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d018      	beq.n	8006370 <HAL_DMA_Init+0xb8>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4a56      	ldr	r2, [pc, #344]	; (800649c <HAL_DMA_Init+0x1e4>)
 8006344:	4293      	cmp	r3, r2
 8006346:	d013      	beq.n	8006370 <HAL_DMA_Init+0xb8>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a54      	ldr	r2, [pc, #336]	; (80064a0 <HAL_DMA_Init+0x1e8>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d00e      	beq.n	8006370 <HAL_DMA_Init+0xb8>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4a53      	ldr	r2, [pc, #332]	; (80064a4 <HAL_DMA_Init+0x1ec>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d009      	beq.n	8006370 <HAL_DMA_Init+0xb8>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4a51      	ldr	r2, [pc, #324]	; (80064a8 <HAL_DMA_Init+0x1f0>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d004      	beq.n	8006370 <HAL_DMA_Init+0xb8>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a50      	ldr	r2, [pc, #320]	; (80064ac <HAL_DMA_Init+0x1f4>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d101      	bne.n	8006374 <HAL_DMA_Init+0xbc>
 8006370:	2301      	movs	r3, #1
 8006372:	e000      	b.n	8006376 <HAL_DMA_Init+0xbe>
 8006374:	2300      	movs	r3, #0
 8006376:	2b00      	cmp	r3, #0
 8006378:	f000 813c 	beq.w	80065f4 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2202      	movs	r2, #2
 8006380:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2200      	movs	r2, #0
 8006388:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a37      	ldr	r2, [pc, #220]	; (8006470 <HAL_DMA_Init+0x1b8>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d04a      	beq.n	800642c <HAL_DMA_Init+0x174>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a36      	ldr	r2, [pc, #216]	; (8006474 <HAL_DMA_Init+0x1bc>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d045      	beq.n	800642c <HAL_DMA_Init+0x174>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a34      	ldr	r2, [pc, #208]	; (8006478 <HAL_DMA_Init+0x1c0>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d040      	beq.n	800642c <HAL_DMA_Init+0x174>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a33      	ldr	r2, [pc, #204]	; (800647c <HAL_DMA_Init+0x1c4>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d03b      	beq.n	800642c <HAL_DMA_Init+0x174>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a31      	ldr	r2, [pc, #196]	; (8006480 <HAL_DMA_Init+0x1c8>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d036      	beq.n	800642c <HAL_DMA_Init+0x174>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a30      	ldr	r2, [pc, #192]	; (8006484 <HAL_DMA_Init+0x1cc>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d031      	beq.n	800642c <HAL_DMA_Init+0x174>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4a2e      	ldr	r2, [pc, #184]	; (8006488 <HAL_DMA_Init+0x1d0>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d02c      	beq.n	800642c <HAL_DMA_Init+0x174>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a2d      	ldr	r2, [pc, #180]	; (800648c <HAL_DMA_Init+0x1d4>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d027      	beq.n	800642c <HAL_DMA_Init+0x174>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a2b      	ldr	r2, [pc, #172]	; (8006490 <HAL_DMA_Init+0x1d8>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d022      	beq.n	800642c <HAL_DMA_Init+0x174>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a2a      	ldr	r2, [pc, #168]	; (8006494 <HAL_DMA_Init+0x1dc>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d01d      	beq.n	800642c <HAL_DMA_Init+0x174>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a28      	ldr	r2, [pc, #160]	; (8006498 <HAL_DMA_Init+0x1e0>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d018      	beq.n	800642c <HAL_DMA_Init+0x174>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a27      	ldr	r2, [pc, #156]	; (800649c <HAL_DMA_Init+0x1e4>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d013      	beq.n	800642c <HAL_DMA_Init+0x174>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a25      	ldr	r2, [pc, #148]	; (80064a0 <HAL_DMA_Init+0x1e8>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d00e      	beq.n	800642c <HAL_DMA_Init+0x174>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4a24      	ldr	r2, [pc, #144]	; (80064a4 <HAL_DMA_Init+0x1ec>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d009      	beq.n	800642c <HAL_DMA_Init+0x174>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4a22      	ldr	r2, [pc, #136]	; (80064a8 <HAL_DMA_Init+0x1f0>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d004      	beq.n	800642c <HAL_DMA_Init+0x174>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4a21      	ldr	r2, [pc, #132]	; (80064ac <HAL_DMA_Init+0x1f4>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d108      	bne.n	800643e <HAL_DMA_Init+0x186>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	681a      	ldr	r2, [r3, #0]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f022 0201 	bic.w	r2, r2, #1
 800643a:	601a      	str	r2, [r3, #0]
 800643c:	e007      	b.n	800644e <HAL_DMA_Init+0x196>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	681a      	ldr	r2, [r3, #0]
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f022 0201 	bic.w	r2, r2, #1
 800644c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800644e:	e02f      	b.n	80064b0 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006450:	f7fd fe20 	bl	8004094 <HAL_GetTick>
 8006454:	4602      	mov	r2, r0
 8006456:	693b      	ldr	r3, [r7, #16]
 8006458:	1ad3      	subs	r3, r2, r3
 800645a:	2b05      	cmp	r3, #5
 800645c:	d928      	bls.n	80064b0 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2220      	movs	r2, #32
 8006462:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2203      	movs	r2, #3
 8006468:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 800646c:	2301      	movs	r3, #1
 800646e:	e242      	b.n	80068f6 <HAL_DMA_Init+0x63e>
 8006470:	40020010 	.word	0x40020010
 8006474:	40020028 	.word	0x40020028
 8006478:	40020040 	.word	0x40020040
 800647c:	40020058 	.word	0x40020058
 8006480:	40020070 	.word	0x40020070
 8006484:	40020088 	.word	0x40020088
 8006488:	400200a0 	.word	0x400200a0
 800648c:	400200b8 	.word	0x400200b8
 8006490:	40020410 	.word	0x40020410
 8006494:	40020428 	.word	0x40020428
 8006498:	40020440 	.word	0x40020440
 800649c:	40020458 	.word	0x40020458
 80064a0:	40020470 	.word	0x40020470
 80064a4:	40020488 	.word	0x40020488
 80064a8:	400204a0 	.word	0x400204a0
 80064ac:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f003 0301 	and.w	r3, r3, #1
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d1c8      	bne.n	8006450 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80064c6:	697a      	ldr	r2, [r7, #20]
 80064c8:	4b83      	ldr	r3, [pc, #524]	; (80066d8 <HAL_DMA_Init+0x420>)
 80064ca:	4013      	ands	r3, r2
 80064cc:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80064d6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	691b      	ldr	r3, [r3, #16]
 80064dc:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064e2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	699b      	ldr	r3, [r3, #24]
 80064e8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064ee:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6a1b      	ldr	r3, [r3, #32]
 80064f4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80064f6:	697a      	ldr	r2, [r7, #20]
 80064f8:	4313      	orrs	r3, r2
 80064fa:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006500:	2b04      	cmp	r3, #4
 8006502:	d107      	bne.n	8006514 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800650c:	4313      	orrs	r3, r2
 800650e:	697a      	ldr	r2, [r7, #20]
 8006510:	4313      	orrs	r3, r2
 8006512:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	2b28      	cmp	r3, #40	; 0x28
 800651a:	d903      	bls.n	8006524 <HAL_DMA_Init+0x26c>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	2b2e      	cmp	r3, #46	; 0x2e
 8006522:	d91f      	bls.n	8006564 <HAL_DMA_Init+0x2ac>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	2b3e      	cmp	r3, #62	; 0x3e
 800652a:	d903      	bls.n	8006534 <HAL_DMA_Init+0x27c>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	685b      	ldr	r3, [r3, #4]
 8006530:	2b42      	cmp	r3, #66	; 0x42
 8006532:	d917      	bls.n	8006564 <HAL_DMA_Init+0x2ac>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	2b46      	cmp	r3, #70	; 0x46
 800653a:	d903      	bls.n	8006544 <HAL_DMA_Init+0x28c>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	2b48      	cmp	r3, #72	; 0x48
 8006542:	d90f      	bls.n	8006564 <HAL_DMA_Init+0x2ac>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	2b4e      	cmp	r3, #78	; 0x4e
 800654a:	d903      	bls.n	8006554 <HAL_DMA_Init+0x29c>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	2b52      	cmp	r3, #82	; 0x52
 8006552:	d907      	bls.n	8006564 <HAL_DMA_Init+0x2ac>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	2b73      	cmp	r3, #115	; 0x73
 800655a:	d905      	bls.n	8006568 <HAL_DMA_Init+0x2b0>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	2b77      	cmp	r3, #119	; 0x77
 8006562:	d801      	bhi.n	8006568 <HAL_DMA_Init+0x2b0>
 8006564:	2301      	movs	r3, #1
 8006566:	e000      	b.n	800656a <HAL_DMA_Init+0x2b2>
 8006568:	2300      	movs	r3, #0
 800656a:	2b00      	cmp	r3, #0
 800656c:	d003      	beq.n	8006576 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006574:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	697a      	ldr	r2, [r7, #20]
 800657c:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	695b      	ldr	r3, [r3, #20]
 8006584:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	f023 0307 	bic.w	r3, r3, #7
 800658c:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006592:	697a      	ldr	r2, [r7, #20]
 8006594:	4313      	orrs	r3, r2
 8006596:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800659c:	2b04      	cmp	r3, #4
 800659e:	d117      	bne.n	80065d0 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065a4:	697a      	ldr	r2, [r7, #20]
 80065a6:	4313      	orrs	r3, r2
 80065a8:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d00e      	beq.n	80065d0 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f001 fdca 	bl	800814c <DMA_CheckFifoParam>
 80065b8:	4603      	mov	r3, r0
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d008      	beq.n	80065d0 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2240      	movs	r2, #64	; 0x40
 80065c2:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2201      	movs	r2, #1
 80065c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 80065cc:	2301      	movs	r3, #1
 80065ce:	e192      	b.n	80068f6 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	697a      	ldr	r2, [r7, #20]
 80065d6:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	f001 fd05 	bl	8007fe8 <DMA_CalcBaseAndBitshift>
 80065de:	4603      	mov	r3, r0
 80065e0:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065e6:	f003 031f 	and.w	r3, r3, #31
 80065ea:	223f      	movs	r2, #63	; 0x3f
 80065ec:	409a      	lsls	r2, r3
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	609a      	str	r2, [r3, #8]
 80065f2:	e0c8      	b.n	8006786 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	4a38      	ldr	r2, [pc, #224]	; (80066dc <HAL_DMA_Init+0x424>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d022      	beq.n	8006644 <HAL_DMA_Init+0x38c>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	4a37      	ldr	r2, [pc, #220]	; (80066e0 <HAL_DMA_Init+0x428>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d01d      	beq.n	8006644 <HAL_DMA_Init+0x38c>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4a35      	ldr	r2, [pc, #212]	; (80066e4 <HAL_DMA_Init+0x42c>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d018      	beq.n	8006644 <HAL_DMA_Init+0x38c>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	4a34      	ldr	r2, [pc, #208]	; (80066e8 <HAL_DMA_Init+0x430>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d013      	beq.n	8006644 <HAL_DMA_Init+0x38c>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	4a32      	ldr	r2, [pc, #200]	; (80066ec <HAL_DMA_Init+0x434>)
 8006622:	4293      	cmp	r3, r2
 8006624:	d00e      	beq.n	8006644 <HAL_DMA_Init+0x38c>
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4a31      	ldr	r2, [pc, #196]	; (80066f0 <HAL_DMA_Init+0x438>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d009      	beq.n	8006644 <HAL_DMA_Init+0x38c>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4a2f      	ldr	r2, [pc, #188]	; (80066f4 <HAL_DMA_Init+0x43c>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d004      	beq.n	8006644 <HAL_DMA_Init+0x38c>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4a2e      	ldr	r2, [pc, #184]	; (80066f8 <HAL_DMA_Init+0x440>)
 8006640:	4293      	cmp	r3, r2
 8006642:	d101      	bne.n	8006648 <HAL_DMA_Init+0x390>
 8006644:	2301      	movs	r3, #1
 8006646:	e000      	b.n	800664a <HAL_DMA_Init+0x392>
 8006648:	2300      	movs	r3, #0
 800664a:	2b00      	cmp	r3, #0
 800664c:	f000 8092 	beq.w	8006774 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4a21      	ldr	r2, [pc, #132]	; (80066dc <HAL_DMA_Init+0x424>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d021      	beq.n	800669e <HAL_DMA_Init+0x3e6>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4a20      	ldr	r2, [pc, #128]	; (80066e0 <HAL_DMA_Init+0x428>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d01c      	beq.n	800669e <HAL_DMA_Init+0x3e6>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4a1e      	ldr	r2, [pc, #120]	; (80066e4 <HAL_DMA_Init+0x42c>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d017      	beq.n	800669e <HAL_DMA_Init+0x3e6>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a1d      	ldr	r2, [pc, #116]	; (80066e8 <HAL_DMA_Init+0x430>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d012      	beq.n	800669e <HAL_DMA_Init+0x3e6>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4a1b      	ldr	r2, [pc, #108]	; (80066ec <HAL_DMA_Init+0x434>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d00d      	beq.n	800669e <HAL_DMA_Init+0x3e6>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a1a      	ldr	r2, [pc, #104]	; (80066f0 <HAL_DMA_Init+0x438>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d008      	beq.n	800669e <HAL_DMA_Init+0x3e6>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a18      	ldr	r2, [pc, #96]	; (80066f4 <HAL_DMA_Init+0x43c>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d003      	beq.n	800669e <HAL_DMA_Init+0x3e6>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a17      	ldr	r2, [pc, #92]	; (80066f8 <HAL_DMA_Init+0x440>)
 800669c:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2202      	movs	r2, #2
 80066a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2200      	movs	r2, #0
 80066aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80066b6:	697a      	ldr	r2, [r7, #20]
 80066b8:	4b10      	ldr	r3, [pc, #64]	; (80066fc <HAL_DMA_Init+0x444>)
 80066ba:	4013      	ands	r3, r2
 80066bc:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	689b      	ldr	r3, [r3, #8]
 80066c2:	2b40      	cmp	r3, #64	; 0x40
 80066c4:	d01c      	beq.n	8006700 <HAL_DMA_Init+0x448>
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	2b80      	cmp	r3, #128	; 0x80
 80066cc:	d102      	bne.n	80066d4 <HAL_DMA_Init+0x41c>
 80066ce:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80066d2:	e016      	b.n	8006702 <HAL_DMA_Init+0x44a>
 80066d4:	2300      	movs	r3, #0
 80066d6:	e014      	b.n	8006702 <HAL_DMA_Init+0x44a>
 80066d8:	fe10803f 	.word	0xfe10803f
 80066dc:	58025408 	.word	0x58025408
 80066e0:	5802541c 	.word	0x5802541c
 80066e4:	58025430 	.word	0x58025430
 80066e8:	58025444 	.word	0x58025444
 80066ec:	58025458 	.word	0x58025458
 80066f0:	5802546c 	.word	0x5802546c
 80066f4:	58025480 	.word	0x58025480
 80066f8:	58025494 	.word	0x58025494
 80066fc:	fffe000f 	.word	0xfffe000f
 8006700:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006702:	687a      	ldr	r2, [r7, #4]
 8006704:	68d2      	ldr	r2, [r2, #12]
 8006706:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006708:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	691b      	ldr	r3, [r3, #16]
 800670e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006710:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	695b      	ldr	r3, [r3, #20]
 8006716:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8006718:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	699b      	ldr	r3, [r3, #24]
 800671e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006720:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	69db      	ldr	r3, [r3, #28]
 8006726:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8006728:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6a1b      	ldr	r3, [r3, #32]
 800672e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006730:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006732:	697a      	ldr	r2, [r7, #20]
 8006734:	4313      	orrs	r3, r2
 8006736:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	697a      	ldr	r2, [r7, #20]
 800673e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	461a      	mov	r2, r3
 8006746:	4b6e      	ldr	r3, [pc, #440]	; (8006900 <HAL_DMA_Init+0x648>)
 8006748:	4413      	add	r3, r2
 800674a:	4a6e      	ldr	r2, [pc, #440]	; (8006904 <HAL_DMA_Init+0x64c>)
 800674c:	fba2 2303 	umull	r2, r3, r2, r3
 8006750:	091b      	lsrs	r3, r3, #4
 8006752:	009a      	lsls	r2, r3, #2
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f001 fc45 	bl	8007fe8 <DMA_CalcBaseAndBitshift>
 800675e:	4603      	mov	r3, r0
 8006760:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006766:	f003 031f 	and.w	r3, r3, #31
 800676a:	2201      	movs	r2, #1
 800676c:	409a      	lsls	r2, r3
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	605a      	str	r2, [r3, #4]
 8006772:	e008      	b.n	8006786 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2240      	movs	r2, #64	; 0x40
 8006778:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2203      	movs	r2, #3
 800677e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8006782:	2301      	movs	r3, #1
 8006784:	e0b7      	b.n	80068f6 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4a5f      	ldr	r2, [pc, #380]	; (8006908 <HAL_DMA_Init+0x650>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d072      	beq.n	8006876 <HAL_DMA_Init+0x5be>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4a5d      	ldr	r2, [pc, #372]	; (800690c <HAL_DMA_Init+0x654>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d06d      	beq.n	8006876 <HAL_DMA_Init+0x5be>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4a5c      	ldr	r2, [pc, #368]	; (8006910 <HAL_DMA_Init+0x658>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d068      	beq.n	8006876 <HAL_DMA_Init+0x5be>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a5a      	ldr	r2, [pc, #360]	; (8006914 <HAL_DMA_Init+0x65c>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d063      	beq.n	8006876 <HAL_DMA_Init+0x5be>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4a59      	ldr	r2, [pc, #356]	; (8006918 <HAL_DMA_Init+0x660>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d05e      	beq.n	8006876 <HAL_DMA_Init+0x5be>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a57      	ldr	r2, [pc, #348]	; (800691c <HAL_DMA_Init+0x664>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d059      	beq.n	8006876 <HAL_DMA_Init+0x5be>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a56      	ldr	r2, [pc, #344]	; (8006920 <HAL_DMA_Init+0x668>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d054      	beq.n	8006876 <HAL_DMA_Init+0x5be>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a54      	ldr	r2, [pc, #336]	; (8006924 <HAL_DMA_Init+0x66c>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d04f      	beq.n	8006876 <HAL_DMA_Init+0x5be>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a53      	ldr	r2, [pc, #332]	; (8006928 <HAL_DMA_Init+0x670>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d04a      	beq.n	8006876 <HAL_DMA_Init+0x5be>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a51      	ldr	r2, [pc, #324]	; (800692c <HAL_DMA_Init+0x674>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d045      	beq.n	8006876 <HAL_DMA_Init+0x5be>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a50      	ldr	r2, [pc, #320]	; (8006930 <HAL_DMA_Init+0x678>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d040      	beq.n	8006876 <HAL_DMA_Init+0x5be>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a4e      	ldr	r2, [pc, #312]	; (8006934 <HAL_DMA_Init+0x67c>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d03b      	beq.n	8006876 <HAL_DMA_Init+0x5be>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4a4d      	ldr	r2, [pc, #308]	; (8006938 <HAL_DMA_Init+0x680>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d036      	beq.n	8006876 <HAL_DMA_Init+0x5be>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a4b      	ldr	r2, [pc, #300]	; (800693c <HAL_DMA_Init+0x684>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d031      	beq.n	8006876 <HAL_DMA_Init+0x5be>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4a4a      	ldr	r2, [pc, #296]	; (8006940 <HAL_DMA_Init+0x688>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d02c      	beq.n	8006876 <HAL_DMA_Init+0x5be>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4a48      	ldr	r2, [pc, #288]	; (8006944 <HAL_DMA_Init+0x68c>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d027      	beq.n	8006876 <HAL_DMA_Init+0x5be>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4a47      	ldr	r2, [pc, #284]	; (8006948 <HAL_DMA_Init+0x690>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d022      	beq.n	8006876 <HAL_DMA_Init+0x5be>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a45      	ldr	r2, [pc, #276]	; (800694c <HAL_DMA_Init+0x694>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d01d      	beq.n	8006876 <HAL_DMA_Init+0x5be>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4a44      	ldr	r2, [pc, #272]	; (8006950 <HAL_DMA_Init+0x698>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d018      	beq.n	8006876 <HAL_DMA_Init+0x5be>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a42      	ldr	r2, [pc, #264]	; (8006954 <HAL_DMA_Init+0x69c>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d013      	beq.n	8006876 <HAL_DMA_Init+0x5be>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a41      	ldr	r2, [pc, #260]	; (8006958 <HAL_DMA_Init+0x6a0>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d00e      	beq.n	8006876 <HAL_DMA_Init+0x5be>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a3f      	ldr	r2, [pc, #252]	; (800695c <HAL_DMA_Init+0x6a4>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d009      	beq.n	8006876 <HAL_DMA_Init+0x5be>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a3e      	ldr	r2, [pc, #248]	; (8006960 <HAL_DMA_Init+0x6a8>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d004      	beq.n	8006876 <HAL_DMA_Init+0x5be>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a3c      	ldr	r2, [pc, #240]	; (8006964 <HAL_DMA_Init+0x6ac>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d101      	bne.n	800687a <HAL_DMA_Init+0x5c2>
 8006876:	2301      	movs	r3, #1
 8006878:	e000      	b.n	800687c <HAL_DMA_Init+0x5c4>
 800687a:	2300      	movs	r3, #0
 800687c:	2b00      	cmp	r3, #0
 800687e:	d032      	beq.n	80068e6 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	f001 fcdf 	bl	8008244 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	2b80      	cmp	r3, #128	; 0x80
 800688c:	d102      	bne.n	8006894 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2200      	movs	r2, #0
 8006892:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	685a      	ldr	r2, [r3, #4]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800689c:	b2d2      	uxtb	r2, r2
 800689e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80068a4:	687a      	ldr	r2, [r7, #4]
 80068a6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80068a8:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	685b      	ldr	r3, [r3, #4]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d010      	beq.n	80068d4 <HAL_DMA_Init+0x61c>
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	685b      	ldr	r3, [r3, #4]
 80068b6:	2b08      	cmp	r3, #8
 80068b8:	d80c      	bhi.n	80068d4 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f001 fd5c 	bl	8008378 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068c4:	2200      	movs	r2, #0
 80068c6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068cc:	687a      	ldr	r2, [r7, #4]
 80068ce:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80068d0:	605a      	str	r2, [r3, #4]
 80068d2:	e008      	b.n	80068e6 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2200      	movs	r2, #0
 80068d8:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2200      	movs	r2, #0
 80068de:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2200      	movs	r2, #0
 80068e4:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2200      	movs	r2, #0
 80068ea:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2201      	movs	r2, #1
 80068f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80068f4:	2300      	movs	r3, #0
}
 80068f6:	4618      	mov	r0, r3
 80068f8:	3718      	adds	r7, #24
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bd80      	pop	{r7, pc}
 80068fe:	bf00      	nop
 8006900:	a7fdabf8 	.word	0xa7fdabf8
 8006904:	cccccccd 	.word	0xcccccccd
 8006908:	40020010 	.word	0x40020010
 800690c:	40020028 	.word	0x40020028
 8006910:	40020040 	.word	0x40020040
 8006914:	40020058 	.word	0x40020058
 8006918:	40020070 	.word	0x40020070
 800691c:	40020088 	.word	0x40020088
 8006920:	400200a0 	.word	0x400200a0
 8006924:	400200b8 	.word	0x400200b8
 8006928:	40020410 	.word	0x40020410
 800692c:	40020428 	.word	0x40020428
 8006930:	40020440 	.word	0x40020440
 8006934:	40020458 	.word	0x40020458
 8006938:	40020470 	.word	0x40020470
 800693c:	40020488 	.word	0x40020488
 8006940:	400204a0 	.word	0x400204a0
 8006944:	400204b8 	.word	0x400204b8
 8006948:	58025408 	.word	0x58025408
 800694c:	5802541c 	.word	0x5802541c
 8006950:	58025430 	.word	0x58025430
 8006954:	58025444 	.word	0x58025444
 8006958:	58025458 	.word	0x58025458
 800695c:	5802546c 	.word	0x5802546c
 8006960:	58025480 	.word	0x58025480
 8006964:	58025494 	.word	0x58025494

08006968 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b086      	sub	sp, #24
 800696c:	af00      	add	r7, sp, #0
 800696e:	60f8      	str	r0, [r7, #12]
 8006970:	60b9      	str	r1, [r7, #8]
 8006972:	607a      	str	r2, [r7, #4]
 8006974:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006976:	2300      	movs	r3, #0
 8006978:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d101      	bne.n	8006984 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8006980:	2301      	movs	r3, #1
 8006982:	e226      	b.n	8006dd2 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800698a:	2b01      	cmp	r3, #1
 800698c:	d101      	bne.n	8006992 <HAL_DMA_Start_IT+0x2a>
 800698e:	2302      	movs	r3, #2
 8006990:	e21f      	b.n	8006dd2 <HAL_DMA_Start_IT+0x46a>
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	2201      	movs	r2, #1
 8006996:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80069a0:	b2db      	uxtb	r3, r3
 80069a2:	2b01      	cmp	r3, #1
 80069a4:	f040 820a 	bne.w	8006dbc <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	2202      	movs	r2, #2
 80069ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	2200      	movs	r2, #0
 80069b4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	4a68      	ldr	r2, [pc, #416]	; (8006b5c <HAL_DMA_Start_IT+0x1f4>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	d04a      	beq.n	8006a56 <HAL_DMA_Start_IT+0xee>
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	4a66      	ldr	r2, [pc, #408]	; (8006b60 <HAL_DMA_Start_IT+0x1f8>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d045      	beq.n	8006a56 <HAL_DMA_Start_IT+0xee>
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	4a65      	ldr	r2, [pc, #404]	; (8006b64 <HAL_DMA_Start_IT+0x1fc>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d040      	beq.n	8006a56 <HAL_DMA_Start_IT+0xee>
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a63      	ldr	r2, [pc, #396]	; (8006b68 <HAL_DMA_Start_IT+0x200>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d03b      	beq.n	8006a56 <HAL_DMA_Start_IT+0xee>
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	4a62      	ldr	r2, [pc, #392]	; (8006b6c <HAL_DMA_Start_IT+0x204>)
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d036      	beq.n	8006a56 <HAL_DMA_Start_IT+0xee>
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4a60      	ldr	r2, [pc, #384]	; (8006b70 <HAL_DMA_Start_IT+0x208>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d031      	beq.n	8006a56 <HAL_DMA_Start_IT+0xee>
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4a5f      	ldr	r2, [pc, #380]	; (8006b74 <HAL_DMA_Start_IT+0x20c>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d02c      	beq.n	8006a56 <HAL_DMA_Start_IT+0xee>
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a5d      	ldr	r2, [pc, #372]	; (8006b78 <HAL_DMA_Start_IT+0x210>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d027      	beq.n	8006a56 <HAL_DMA_Start_IT+0xee>
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4a5c      	ldr	r2, [pc, #368]	; (8006b7c <HAL_DMA_Start_IT+0x214>)
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d022      	beq.n	8006a56 <HAL_DMA_Start_IT+0xee>
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	4a5a      	ldr	r2, [pc, #360]	; (8006b80 <HAL_DMA_Start_IT+0x218>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d01d      	beq.n	8006a56 <HAL_DMA_Start_IT+0xee>
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	4a59      	ldr	r2, [pc, #356]	; (8006b84 <HAL_DMA_Start_IT+0x21c>)
 8006a20:	4293      	cmp	r3, r2
 8006a22:	d018      	beq.n	8006a56 <HAL_DMA_Start_IT+0xee>
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	4a57      	ldr	r2, [pc, #348]	; (8006b88 <HAL_DMA_Start_IT+0x220>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d013      	beq.n	8006a56 <HAL_DMA_Start_IT+0xee>
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	4a56      	ldr	r2, [pc, #344]	; (8006b8c <HAL_DMA_Start_IT+0x224>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d00e      	beq.n	8006a56 <HAL_DMA_Start_IT+0xee>
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a54      	ldr	r2, [pc, #336]	; (8006b90 <HAL_DMA_Start_IT+0x228>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d009      	beq.n	8006a56 <HAL_DMA_Start_IT+0xee>
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4a53      	ldr	r2, [pc, #332]	; (8006b94 <HAL_DMA_Start_IT+0x22c>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d004      	beq.n	8006a56 <HAL_DMA_Start_IT+0xee>
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a51      	ldr	r2, [pc, #324]	; (8006b98 <HAL_DMA_Start_IT+0x230>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d108      	bne.n	8006a68 <HAL_DMA_Start_IT+0x100>
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	681a      	ldr	r2, [r3, #0]
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f022 0201 	bic.w	r2, r2, #1
 8006a64:	601a      	str	r2, [r3, #0]
 8006a66:	e007      	b.n	8006a78 <HAL_DMA_Start_IT+0x110>
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	681a      	ldr	r2, [r3, #0]
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f022 0201 	bic.w	r2, r2, #1
 8006a76:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	687a      	ldr	r2, [r7, #4]
 8006a7c:	68b9      	ldr	r1, [r7, #8]
 8006a7e:	68f8      	ldr	r0, [r7, #12]
 8006a80:	f001 f906 	bl	8007c90 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4a34      	ldr	r2, [pc, #208]	; (8006b5c <HAL_DMA_Start_IT+0x1f4>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d04a      	beq.n	8006b24 <HAL_DMA_Start_IT+0x1bc>
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	4a33      	ldr	r2, [pc, #204]	; (8006b60 <HAL_DMA_Start_IT+0x1f8>)
 8006a94:	4293      	cmp	r3, r2
 8006a96:	d045      	beq.n	8006b24 <HAL_DMA_Start_IT+0x1bc>
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	4a31      	ldr	r2, [pc, #196]	; (8006b64 <HAL_DMA_Start_IT+0x1fc>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d040      	beq.n	8006b24 <HAL_DMA_Start_IT+0x1bc>
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	4a30      	ldr	r2, [pc, #192]	; (8006b68 <HAL_DMA_Start_IT+0x200>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d03b      	beq.n	8006b24 <HAL_DMA_Start_IT+0x1bc>
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4a2e      	ldr	r2, [pc, #184]	; (8006b6c <HAL_DMA_Start_IT+0x204>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d036      	beq.n	8006b24 <HAL_DMA_Start_IT+0x1bc>
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a2d      	ldr	r2, [pc, #180]	; (8006b70 <HAL_DMA_Start_IT+0x208>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d031      	beq.n	8006b24 <HAL_DMA_Start_IT+0x1bc>
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	4a2b      	ldr	r2, [pc, #172]	; (8006b74 <HAL_DMA_Start_IT+0x20c>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d02c      	beq.n	8006b24 <HAL_DMA_Start_IT+0x1bc>
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4a2a      	ldr	r2, [pc, #168]	; (8006b78 <HAL_DMA_Start_IT+0x210>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d027      	beq.n	8006b24 <HAL_DMA_Start_IT+0x1bc>
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a28      	ldr	r2, [pc, #160]	; (8006b7c <HAL_DMA_Start_IT+0x214>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d022      	beq.n	8006b24 <HAL_DMA_Start_IT+0x1bc>
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a27      	ldr	r2, [pc, #156]	; (8006b80 <HAL_DMA_Start_IT+0x218>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d01d      	beq.n	8006b24 <HAL_DMA_Start_IT+0x1bc>
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4a25      	ldr	r2, [pc, #148]	; (8006b84 <HAL_DMA_Start_IT+0x21c>)
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d018      	beq.n	8006b24 <HAL_DMA_Start_IT+0x1bc>
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4a24      	ldr	r2, [pc, #144]	; (8006b88 <HAL_DMA_Start_IT+0x220>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d013      	beq.n	8006b24 <HAL_DMA_Start_IT+0x1bc>
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a22      	ldr	r2, [pc, #136]	; (8006b8c <HAL_DMA_Start_IT+0x224>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d00e      	beq.n	8006b24 <HAL_DMA_Start_IT+0x1bc>
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	4a21      	ldr	r2, [pc, #132]	; (8006b90 <HAL_DMA_Start_IT+0x228>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d009      	beq.n	8006b24 <HAL_DMA_Start_IT+0x1bc>
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a1f      	ldr	r2, [pc, #124]	; (8006b94 <HAL_DMA_Start_IT+0x22c>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d004      	beq.n	8006b24 <HAL_DMA_Start_IT+0x1bc>
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	4a1e      	ldr	r2, [pc, #120]	; (8006b98 <HAL_DMA_Start_IT+0x230>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d101      	bne.n	8006b28 <HAL_DMA_Start_IT+0x1c0>
 8006b24:	2301      	movs	r3, #1
 8006b26:	e000      	b.n	8006b2a <HAL_DMA_Start_IT+0x1c2>
 8006b28:	2300      	movs	r3, #0
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d036      	beq.n	8006b9c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f023 021e 	bic.w	r2, r3, #30
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f042 0216 	orr.w	r2, r2, #22
 8006b40:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d03e      	beq.n	8006bc8 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	681a      	ldr	r2, [r3, #0]
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f042 0208 	orr.w	r2, r2, #8
 8006b58:	601a      	str	r2, [r3, #0]
 8006b5a:	e035      	b.n	8006bc8 <HAL_DMA_Start_IT+0x260>
 8006b5c:	40020010 	.word	0x40020010
 8006b60:	40020028 	.word	0x40020028
 8006b64:	40020040 	.word	0x40020040
 8006b68:	40020058 	.word	0x40020058
 8006b6c:	40020070 	.word	0x40020070
 8006b70:	40020088 	.word	0x40020088
 8006b74:	400200a0 	.word	0x400200a0
 8006b78:	400200b8 	.word	0x400200b8
 8006b7c:	40020410 	.word	0x40020410
 8006b80:	40020428 	.word	0x40020428
 8006b84:	40020440 	.word	0x40020440
 8006b88:	40020458 	.word	0x40020458
 8006b8c:	40020470 	.word	0x40020470
 8006b90:	40020488 	.word	0x40020488
 8006b94:	400204a0 	.word	0x400204a0
 8006b98:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f023 020e 	bic.w	r2, r3, #14
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f042 020a 	orr.w	r2, r2, #10
 8006bae:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d007      	beq.n	8006bc8 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	681a      	ldr	r2, [r3, #0]
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f042 0204 	orr.w	r2, r2, #4
 8006bc6:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a83      	ldr	r2, [pc, #524]	; (8006ddc <HAL_DMA_Start_IT+0x474>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d072      	beq.n	8006cb8 <HAL_DMA_Start_IT+0x350>
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4a82      	ldr	r2, [pc, #520]	; (8006de0 <HAL_DMA_Start_IT+0x478>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d06d      	beq.n	8006cb8 <HAL_DMA_Start_IT+0x350>
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	4a80      	ldr	r2, [pc, #512]	; (8006de4 <HAL_DMA_Start_IT+0x47c>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d068      	beq.n	8006cb8 <HAL_DMA_Start_IT+0x350>
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	4a7f      	ldr	r2, [pc, #508]	; (8006de8 <HAL_DMA_Start_IT+0x480>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d063      	beq.n	8006cb8 <HAL_DMA_Start_IT+0x350>
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4a7d      	ldr	r2, [pc, #500]	; (8006dec <HAL_DMA_Start_IT+0x484>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d05e      	beq.n	8006cb8 <HAL_DMA_Start_IT+0x350>
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	4a7c      	ldr	r2, [pc, #496]	; (8006df0 <HAL_DMA_Start_IT+0x488>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d059      	beq.n	8006cb8 <HAL_DMA_Start_IT+0x350>
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a7a      	ldr	r2, [pc, #488]	; (8006df4 <HAL_DMA_Start_IT+0x48c>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d054      	beq.n	8006cb8 <HAL_DMA_Start_IT+0x350>
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a79      	ldr	r2, [pc, #484]	; (8006df8 <HAL_DMA_Start_IT+0x490>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d04f      	beq.n	8006cb8 <HAL_DMA_Start_IT+0x350>
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	4a77      	ldr	r2, [pc, #476]	; (8006dfc <HAL_DMA_Start_IT+0x494>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d04a      	beq.n	8006cb8 <HAL_DMA_Start_IT+0x350>
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	4a76      	ldr	r2, [pc, #472]	; (8006e00 <HAL_DMA_Start_IT+0x498>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d045      	beq.n	8006cb8 <HAL_DMA_Start_IT+0x350>
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	4a74      	ldr	r2, [pc, #464]	; (8006e04 <HAL_DMA_Start_IT+0x49c>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d040      	beq.n	8006cb8 <HAL_DMA_Start_IT+0x350>
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	4a73      	ldr	r2, [pc, #460]	; (8006e08 <HAL_DMA_Start_IT+0x4a0>)
 8006c3c:	4293      	cmp	r3, r2
 8006c3e:	d03b      	beq.n	8006cb8 <HAL_DMA_Start_IT+0x350>
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	4a71      	ldr	r2, [pc, #452]	; (8006e0c <HAL_DMA_Start_IT+0x4a4>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d036      	beq.n	8006cb8 <HAL_DMA_Start_IT+0x350>
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4a70      	ldr	r2, [pc, #448]	; (8006e10 <HAL_DMA_Start_IT+0x4a8>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d031      	beq.n	8006cb8 <HAL_DMA_Start_IT+0x350>
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	4a6e      	ldr	r2, [pc, #440]	; (8006e14 <HAL_DMA_Start_IT+0x4ac>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d02c      	beq.n	8006cb8 <HAL_DMA_Start_IT+0x350>
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	4a6d      	ldr	r2, [pc, #436]	; (8006e18 <HAL_DMA_Start_IT+0x4b0>)
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d027      	beq.n	8006cb8 <HAL_DMA_Start_IT+0x350>
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4a6b      	ldr	r2, [pc, #428]	; (8006e1c <HAL_DMA_Start_IT+0x4b4>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d022      	beq.n	8006cb8 <HAL_DMA_Start_IT+0x350>
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	4a6a      	ldr	r2, [pc, #424]	; (8006e20 <HAL_DMA_Start_IT+0x4b8>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d01d      	beq.n	8006cb8 <HAL_DMA_Start_IT+0x350>
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4a68      	ldr	r2, [pc, #416]	; (8006e24 <HAL_DMA_Start_IT+0x4bc>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d018      	beq.n	8006cb8 <HAL_DMA_Start_IT+0x350>
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	4a67      	ldr	r2, [pc, #412]	; (8006e28 <HAL_DMA_Start_IT+0x4c0>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d013      	beq.n	8006cb8 <HAL_DMA_Start_IT+0x350>
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4a65      	ldr	r2, [pc, #404]	; (8006e2c <HAL_DMA_Start_IT+0x4c4>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d00e      	beq.n	8006cb8 <HAL_DMA_Start_IT+0x350>
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a64      	ldr	r2, [pc, #400]	; (8006e30 <HAL_DMA_Start_IT+0x4c8>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d009      	beq.n	8006cb8 <HAL_DMA_Start_IT+0x350>
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4a62      	ldr	r2, [pc, #392]	; (8006e34 <HAL_DMA_Start_IT+0x4cc>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d004      	beq.n	8006cb8 <HAL_DMA_Start_IT+0x350>
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a61      	ldr	r2, [pc, #388]	; (8006e38 <HAL_DMA_Start_IT+0x4d0>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d101      	bne.n	8006cbc <HAL_DMA_Start_IT+0x354>
 8006cb8:	2301      	movs	r3, #1
 8006cba:	e000      	b.n	8006cbe <HAL_DMA_Start_IT+0x356>
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d01a      	beq.n	8006cf8 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d007      	beq.n	8006ce0 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006cd4:	681a      	ldr	r2, [r3, #0]
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006cda:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006cde:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d007      	beq.n	8006cf8 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006cec:	681a      	ldr	r2, [r3, #0]
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006cf2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006cf6:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4a37      	ldr	r2, [pc, #220]	; (8006ddc <HAL_DMA_Start_IT+0x474>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d04a      	beq.n	8006d98 <HAL_DMA_Start_IT+0x430>
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	4a36      	ldr	r2, [pc, #216]	; (8006de0 <HAL_DMA_Start_IT+0x478>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d045      	beq.n	8006d98 <HAL_DMA_Start_IT+0x430>
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a34      	ldr	r2, [pc, #208]	; (8006de4 <HAL_DMA_Start_IT+0x47c>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d040      	beq.n	8006d98 <HAL_DMA_Start_IT+0x430>
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4a33      	ldr	r2, [pc, #204]	; (8006de8 <HAL_DMA_Start_IT+0x480>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d03b      	beq.n	8006d98 <HAL_DMA_Start_IT+0x430>
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	4a31      	ldr	r2, [pc, #196]	; (8006dec <HAL_DMA_Start_IT+0x484>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d036      	beq.n	8006d98 <HAL_DMA_Start_IT+0x430>
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a30      	ldr	r2, [pc, #192]	; (8006df0 <HAL_DMA_Start_IT+0x488>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d031      	beq.n	8006d98 <HAL_DMA_Start_IT+0x430>
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a2e      	ldr	r2, [pc, #184]	; (8006df4 <HAL_DMA_Start_IT+0x48c>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d02c      	beq.n	8006d98 <HAL_DMA_Start_IT+0x430>
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4a2d      	ldr	r2, [pc, #180]	; (8006df8 <HAL_DMA_Start_IT+0x490>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d027      	beq.n	8006d98 <HAL_DMA_Start_IT+0x430>
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a2b      	ldr	r2, [pc, #172]	; (8006dfc <HAL_DMA_Start_IT+0x494>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d022      	beq.n	8006d98 <HAL_DMA_Start_IT+0x430>
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a2a      	ldr	r2, [pc, #168]	; (8006e00 <HAL_DMA_Start_IT+0x498>)
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	d01d      	beq.n	8006d98 <HAL_DMA_Start_IT+0x430>
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4a28      	ldr	r2, [pc, #160]	; (8006e04 <HAL_DMA_Start_IT+0x49c>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d018      	beq.n	8006d98 <HAL_DMA_Start_IT+0x430>
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4a27      	ldr	r2, [pc, #156]	; (8006e08 <HAL_DMA_Start_IT+0x4a0>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d013      	beq.n	8006d98 <HAL_DMA_Start_IT+0x430>
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4a25      	ldr	r2, [pc, #148]	; (8006e0c <HAL_DMA_Start_IT+0x4a4>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d00e      	beq.n	8006d98 <HAL_DMA_Start_IT+0x430>
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4a24      	ldr	r2, [pc, #144]	; (8006e10 <HAL_DMA_Start_IT+0x4a8>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d009      	beq.n	8006d98 <HAL_DMA_Start_IT+0x430>
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4a22      	ldr	r2, [pc, #136]	; (8006e14 <HAL_DMA_Start_IT+0x4ac>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d004      	beq.n	8006d98 <HAL_DMA_Start_IT+0x430>
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4a21      	ldr	r2, [pc, #132]	; (8006e18 <HAL_DMA_Start_IT+0x4b0>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d108      	bne.n	8006daa <HAL_DMA_Start_IT+0x442>
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	681a      	ldr	r2, [r3, #0]
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f042 0201 	orr.w	r2, r2, #1
 8006da6:	601a      	str	r2, [r3, #0]
 8006da8:	e012      	b.n	8006dd0 <HAL_DMA_Start_IT+0x468>
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	681a      	ldr	r2, [r3, #0]
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f042 0201 	orr.w	r2, r2, #1
 8006db8:	601a      	str	r2, [r3, #0]
 8006dba:	e009      	b.n	8006dd0 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006dc2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8006dcc:	2301      	movs	r3, #1
 8006dce:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006dd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	3718      	adds	r7, #24
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd80      	pop	{r7, pc}
 8006dda:	bf00      	nop
 8006ddc:	40020010 	.word	0x40020010
 8006de0:	40020028 	.word	0x40020028
 8006de4:	40020040 	.word	0x40020040
 8006de8:	40020058 	.word	0x40020058
 8006dec:	40020070 	.word	0x40020070
 8006df0:	40020088 	.word	0x40020088
 8006df4:	400200a0 	.word	0x400200a0
 8006df8:	400200b8 	.word	0x400200b8
 8006dfc:	40020410 	.word	0x40020410
 8006e00:	40020428 	.word	0x40020428
 8006e04:	40020440 	.word	0x40020440
 8006e08:	40020458 	.word	0x40020458
 8006e0c:	40020470 	.word	0x40020470
 8006e10:	40020488 	.word	0x40020488
 8006e14:	400204a0 	.word	0x400204a0
 8006e18:	400204b8 	.word	0x400204b8
 8006e1c:	58025408 	.word	0x58025408
 8006e20:	5802541c 	.word	0x5802541c
 8006e24:	58025430 	.word	0x58025430
 8006e28:	58025444 	.word	0x58025444
 8006e2c:	58025458 	.word	0x58025458
 8006e30:	5802546c 	.word	0x5802546c
 8006e34:	58025480 	.word	0x58025480
 8006e38:	58025494 	.word	0x58025494

08006e3c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b08a      	sub	sp, #40	; 0x28
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8006e44:	2300      	movs	r3, #0
 8006e46:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006e48:	4b67      	ldr	r3, [pc, #412]	; (8006fe8 <HAL_DMA_IRQHandler+0x1ac>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	4a67      	ldr	r2, [pc, #412]	; (8006fec <HAL_DMA_IRQHandler+0x1b0>)
 8006e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8006e52:	0a9b      	lsrs	r3, r3, #10
 8006e54:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e5a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e60:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8006e62:	6a3b      	ldr	r3, [r7, #32]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8006e68:	69fb      	ldr	r3, [r7, #28]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4a5f      	ldr	r2, [pc, #380]	; (8006ff0 <HAL_DMA_IRQHandler+0x1b4>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d04a      	beq.n	8006f0e <HAL_DMA_IRQHandler+0xd2>
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	4a5d      	ldr	r2, [pc, #372]	; (8006ff4 <HAL_DMA_IRQHandler+0x1b8>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d045      	beq.n	8006f0e <HAL_DMA_IRQHandler+0xd2>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	4a5c      	ldr	r2, [pc, #368]	; (8006ff8 <HAL_DMA_IRQHandler+0x1bc>)
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d040      	beq.n	8006f0e <HAL_DMA_IRQHandler+0xd2>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	4a5a      	ldr	r2, [pc, #360]	; (8006ffc <HAL_DMA_IRQHandler+0x1c0>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d03b      	beq.n	8006f0e <HAL_DMA_IRQHandler+0xd2>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4a59      	ldr	r2, [pc, #356]	; (8007000 <HAL_DMA_IRQHandler+0x1c4>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d036      	beq.n	8006f0e <HAL_DMA_IRQHandler+0xd2>
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4a57      	ldr	r2, [pc, #348]	; (8007004 <HAL_DMA_IRQHandler+0x1c8>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d031      	beq.n	8006f0e <HAL_DMA_IRQHandler+0xd2>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	4a56      	ldr	r2, [pc, #344]	; (8007008 <HAL_DMA_IRQHandler+0x1cc>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d02c      	beq.n	8006f0e <HAL_DMA_IRQHandler+0xd2>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a54      	ldr	r2, [pc, #336]	; (800700c <HAL_DMA_IRQHandler+0x1d0>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d027      	beq.n	8006f0e <HAL_DMA_IRQHandler+0xd2>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a53      	ldr	r2, [pc, #332]	; (8007010 <HAL_DMA_IRQHandler+0x1d4>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d022      	beq.n	8006f0e <HAL_DMA_IRQHandler+0xd2>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a51      	ldr	r2, [pc, #324]	; (8007014 <HAL_DMA_IRQHandler+0x1d8>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d01d      	beq.n	8006f0e <HAL_DMA_IRQHandler+0xd2>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	4a50      	ldr	r2, [pc, #320]	; (8007018 <HAL_DMA_IRQHandler+0x1dc>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d018      	beq.n	8006f0e <HAL_DMA_IRQHandler+0xd2>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4a4e      	ldr	r2, [pc, #312]	; (800701c <HAL_DMA_IRQHandler+0x1e0>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d013      	beq.n	8006f0e <HAL_DMA_IRQHandler+0xd2>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a4d      	ldr	r2, [pc, #308]	; (8007020 <HAL_DMA_IRQHandler+0x1e4>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d00e      	beq.n	8006f0e <HAL_DMA_IRQHandler+0xd2>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a4b      	ldr	r2, [pc, #300]	; (8007024 <HAL_DMA_IRQHandler+0x1e8>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d009      	beq.n	8006f0e <HAL_DMA_IRQHandler+0xd2>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	4a4a      	ldr	r2, [pc, #296]	; (8007028 <HAL_DMA_IRQHandler+0x1ec>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d004      	beq.n	8006f0e <HAL_DMA_IRQHandler+0xd2>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a48      	ldr	r2, [pc, #288]	; (800702c <HAL_DMA_IRQHandler+0x1f0>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d101      	bne.n	8006f12 <HAL_DMA_IRQHandler+0xd6>
 8006f0e:	2301      	movs	r3, #1
 8006f10:	e000      	b.n	8006f14 <HAL_DMA_IRQHandler+0xd8>
 8006f12:	2300      	movs	r3, #0
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	f000 842b 	beq.w	8007770 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f1e:	f003 031f 	and.w	r3, r3, #31
 8006f22:	2208      	movs	r2, #8
 8006f24:	409a      	lsls	r2, r3
 8006f26:	69bb      	ldr	r3, [r7, #24]
 8006f28:	4013      	ands	r3, r2
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	f000 80a2 	beq.w	8007074 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4a2e      	ldr	r2, [pc, #184]	; (8006ff0 <HAL_DMA_IRQHandler+0x1b4>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d04a      	beq.n	8006fd0 <HAL_DMA_IRQHandler+0x194>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	4a2d      	ldr	r2, [pc, #180]	; (8006ff4 <HAL_DMA_IRQHandler+0x1b8>)
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d045      	beq.n	8006fd0 <HAL_DMA_IRQHandler+0x194>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	4a2b      	ldr	r2, [pc, #172]	; (8006ff8 <HAL_DMA_IRQHandler+0x1bc>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d040      	beq.n	8006fd0 <HAL_DMA_IRQHandler+0x194>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	4a2a      	ldr	r2, [pc, #168]	; (8006ffc <HAL_DMA_IRQHandler+0x1c0>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d03b      	beq.n	8006fd0 <HAL_DMA_IRQHandler+0x194>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4a28      	ldr	r2, [pc, #160]	; (8007000 <HAL_DMA_IRQHandler+0x1c4>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d036      	beq.n	8006fd0 <HAL_DMA_IRQHandler+0x194>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	4a27      	ldr	r2, [pc, #156]	; (8007004 <HAL_DMA_IRQHandler+0x1c8>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d031      	beq.n	8006fd0 <HAL_DMA_IRQHandler+0x194>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a25      	ldr	r2, [pc, #148]	; (8007008 <HAL_DMA_IRQHandler+0x1cc>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d02c      	beq.n	8006fd0 <HAL_DMA_IRQHandler+0x194>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4a24      	ldr	r2, [pc, #144]	; (800700c <HAL_DMA_IRQHandler+0x1d0>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d027      	beq.n	8006fd0 <HAL_DMA_IRQHandler+0x194>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a22      	ldr	r2, [pc, #136]	; (8007010 <HAL_DMA_IRQHandler+0x1d4>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d022      	beq.n	8006fd0 <HAL_DMA_IRQHandler+0x194>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	4a21      	ldr	r2, [pc, #132]	; (8007014 <HAL_DMA_IRQHandler+0x1d8>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d01d      	beq.n	8006fd0 <HAL_DMA_IRQHandler+0x194>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4a1f      	ldr	r2, [pc, #124]	; (8007018 <HAL_DMA_IRQHandler+0x1dc>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d018      	beq.n	8006fd0 <HAL_DMA_IRQHandler+0x194>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4a1e      	ldr	r2, [pc, #120]	; (800701c <HAL_DMA_IRQHandler+0x1e0>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d013      	beq.n	8006fd0 <HAL_DMA_IRQHandler+0x194>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4a1c      	ldr	r2, [pc, #112]	; (8007020 <HAL_DMA_IRQHandler+0x1e4>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d00e      	beq.n	8006fd0 <HAL_DMA_IRQHandler+0x194>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a1b      	ldr	r2, [pc, #108]	; (8007024 <HAL_DMA_IRQHandler+0x1e8>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d009      	beq.n	8006fd0 <HAL_DMA_IRQHandler+0x194>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a19      	ldr	r2, [pc, #100]	; (8007028 <HAL_DMA_IRQHandler+0x1ec>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d004      	beq.n	8006fd0 <HAL_DMA_IRQHandler+0x194>
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4a18      	ldr	r2, [pc, #96]	; (800702c <HAL_DMA_IRQHandler+0x1f0>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d12f      	bne.n	8007030 <HAL_DMA_IRQHandler+0x1f4>
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f003 0304 	and.w	r3, r3, #4
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	bf14      	ite	ne
 8006fde:	2301      	movne	r3, #1
 8006fe0:	2300      	moveq	r3, #0
 8006fe2:	b2db      	uxtb	r3, r3
 8006fe4:	e02e      	b.n	8007044 <HAL_DMA_IRQHandler+0x208>
 8006fe6:	bf00      	nop
 8006fe8:	24000000 	.word	0x24000000
 8006fec:	1b4e81b5 	.word	0x1b4e81b5
 8006ff0:	40020010 	.word	0x40020010
 8006ff4:	40020028 	.word	0x40020028
 8006ff8:	40020040 	.word	0x40020040
 8006ffc:	40020058 	.word	0x40020058
 8007000:	40020070 	.word	0x40020070
 8007004:	40020088 	.word	0x40020088
 8007008:	400200a0 	.word	0x400200a0
 800700c:	400200b8 	.word	0x400200b8
 8007010:	40020410 	.word	0x40020410
 8007014:	40020428 	.word	0x40020428
 8007018:	40020440 	.word	0x40020440
 800701c:	40020458 	.word	0x40020458
 8007020:	40020470 	.word	0x40020470
 8007024:	40020488 	.word	0x40020488
 8007028:	400204a0 	.word	0x400204a0
 800702c:	400204b8 	.word	0x400204b8
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f003 0308 	and.w	r3, r3, #8
 800703a:	2b00      	cmp	r3, #0
 800703c:	bf14      	ite	ne
 800703e:	2301      	movne	r3, #1
 8007040:	2300      	moveq	r3, #0
 8007042:	b2db      	uxtb	r3, r3
 8007044:	2b00      	cmp	r3, #0
 8007046:	d015      	beq.n	8007074 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	681a      	ldr	r2, [r3, #0]
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f022 0204 	bic.w	r2, r2, #4
 8007056:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800705c:	f003 031f 	and.w	r3, r3, #31
 8007060:	2208      	movs	r2, #8
 8007062:	409a      	lsls	r2, r3
 8007064:	6a3b      	ldr	r3, [r7, #32]
 8007066:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800706c:	f043 0201 	orr.w	r2, r3, #1
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007078:	f003 031f 	and.w	r3, r3, #31
 800707c:	69ba      	ldr	r2, [r7, #24]
 800707e:	fa22 f303 	lsr.w	r3, r2, r3
 8007082:	f003 0301 	and.w	r3, r3, #1
 8007086:	2b00      	cmp	r3, #0
 8007088:	d06e      	beq.n	8007168 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	4a69      	ldr	r2, [pc, #420]	; (8007234 <HAL_DMA_IRQHandler+0x3f8>)
 8007090:	4293      	cmp	r3, r2
 8007092:	d04a      	beq.n	800712a <HAL_DMA_IRQHandler+0x2ee>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4a67      	ldr	r2, [pc, #412]	; (8007238 <HAL_DMA_IRQHandler+0x3fc>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d045      	beq.n	800712a <HAL_DMA_IRQHandler+0x2ee>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	4a66      	ldr	r2, [pc, #408]	; (800723c <HAL_DMA_IRQHandler+0x400>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d040      	beq.n	800712a <HAL_DMA_IRQHandler+0x2ee>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4a64      	ldr	r2, [pc, #400]	; (8007240 <HAL_DMA_IRQHandler+0x404>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d03b      	beq.n	800712a <HAL_DMA_IRQHandler+0x2ee>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	4a63      	ldr	r2, [pc, #396]	; (8007244 <HAL_DMA_IRQHandler+0x408>)
 80070b8:	4293      	cmp	r3, r2
 80070ba:	d036      	beq.n	800712a <HAL_DMA_IRQHandler+0x2ee>
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	4a61      	ldr	r2, [pc, #388]	; (8007248 <HAL_DMA_IRQHandler+0x40c>)
 80070c2:	4293      	cmp	r3, r2
 80070c4:	d031      	beq.n	800712a <HAL_DMA_IRQHandler+0x2ee>
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	4a60      	ldr	r2, [pc, #384]	; (800724c <HAL_DMA_IRQHandler+0x410>)
 80070cc:	4293      	cmp	r3, r2
 80070ce:	d02c      	beq.n	800712a <HAL_DMA_IRQHandler+0x2ee>
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	4a5e      	ldr	r2, [pc, #376]	; (8007250 <HAL_DMA_IRQHandler+0x414>)
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d027      	beq.n	800712a <HAL_DMA_IRQHandler+0x2ee>
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	4a5d      	ldr	r2, [pc, #372]	; (8007254 <HAL_DMA_IRQHandler+0x418>)
 80070e0:	4293      	cmp	r3, r2
 80070e2:	d022      	beq.n	800712a <HAL_DMA_IRQHandler+0x2ee>
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4a5b      	ldr	r2, [pc, #364]	; (8007258 <HAL_DMA_IRQHandler+0x41c>)
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d01d      	beq.n	800712a <HAL_DMA_IRQHandler+0x2ee>
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4a5a      	ldr	r2, [pc, #360]	; (800725c <HAL_DMA_IRQHandler+0x420>)
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d018      	beq.n	800712a <HAL_DMA_IRQHandler+0x2ee>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4a58      	ldr	r2, [pc, #352]	; (8007260 <HAL_DMA_IRQHandler+0x424>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d013      	beq.n	800712a <HAL_DMA_IRQHandler+0x2ee>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4a57      	ldr	r2, [pc, #348]	; (8007264 <HAL_DMA_IRQHandler+0x428>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d00e      	beq.n	800712a <HAL_DMA_IRQHandler+0x2ee>
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	4a55      	ldr	r2, [pc, #340]	; (8007268 <HAL_DMA_IRQHandler+0x42c>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d009      	beq.n	800712a <HAL_DMA_IRQHandler+0x2ee>
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	4a54      	ldr	r2, [pc, #336]	; (800726c <HAL_DMA_IRQHandler+0x430>)
 800711c:	4293      	cmp	r3, r2
 800711e:	d004      	beq.n	800712a <HAL_DMA_IRQHandler+0x2ee>
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a52      	ldr	r2, [pc, #328]	; (8007270 <HAL_DMA_IRQHandler+0x434>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d10a      	bne.n	8007140 <HAL_DMA_IRQHandler+0x304>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	695b      	ldr	r3, [r3, #20]
 8007130:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007134:	2b00      	cmp	r3, #0
 8007136:	bf14      	ite	ne
 8007138:	2301      	movne	r3, #1
 800713a:	2300      	moveq	r3, #0
 800713c:	b2db      	uxtb	r3, r3
 800713e:	e003      	b.n	8007148 <HAL_DMA_IRQHandler+0x30c>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	2300      	movs	r3, #0
 8007148:	2b00      	cmp	r3, #0
 800714a:	d00d      	beq.n	8007168 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007150:	f003 031f 	and.w	r3, r3, #31
 8007154:	2201      	movs	r2, #1
 8007156:	409a      	lsls	r2, r3
 8007158:	6a3b      	ldr	r3, [r7, #32]
 800715a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007160:	f043 0202 	orr.w	r2, r3, #2
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800716c:	f003 031f 	and.w	r3, r3, #31
 8007170:	2204      	movs	r2, #4
 8007172:	409a      	lsls	r2, r3
 8007174:	69bb      	ldr	r3, [r7, #24]
 8007176:	4013      	ands	r3, r2
 8007178:	2b00      	cmp	r3, #0
 800717a:	f000 808f 	beq.w	800729c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	4a2c      	ldr	r2, [pc, #176]	; (8007234 <HAL_DMA_IRQHandler+0x3f8>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d04a      	beq.n	800721e <HAL_DMA_IRQHandler+0x3e2>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4a2a      	ldr	r2, [pc, #168]	; (8007238 <HAL_DMA_IRQHandler+0x3fc>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d045      	beq.n	800721e <HAL_DMA_IRQHandler+0x3e2>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4a29      	ldr	r2, [pc, #164]	; (800723c <HAL_DMA_IRQHandler+0x400>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d040      	beq.n	800721e <HAL_DMA_IRQHandler+0x3e2>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4a27      	ldr	r2, [pc, #156]	; (8007240 <HAL_DMA_IRQHandler+0x404>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d03b      	beq.n	800721e <HAL_DMA_IRQHandler+0x3e2>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a26      	ldr	r2, [pc, #152]	; (8007244 <HAL_DMA_IRQHandler+0x408>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d036      	beq.n	800721e <HAL_DMA_IRQHandler+0x3e2>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a24      	ldr	r2, [pc, #144]	; (8007248 <HAL_DMA_IRQHandler+0x40c>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d031      	beq.n	800721e <HAL_DMA_IRQHandler+0x3e2>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4a23      	ldr	r2, [pc, #140]	; (800724c <HAL_DMA_IRQHandler+0x410>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d02c      	beq.n	800721e <HAL_DMA_IRQHandler+0x3e2>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4a21      	ldr	r2, [pc, #132]	; (8007250 <HAL_DMA_IRQHandler+0x414>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d027      	beq.n	800721e <HAL_DMA_IRQHandler+0x3e2>
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	4a20      	ldr	r2, [pc, #128]	; (8007254 <HAL_DMA_IRQHandler+0x418>)
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d022      	beq.n	800721e <HAL_DMA_IRQHandler+0x3e2>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4a1e      	ldr	r2, [pc, #120]	; (8007258 <HAL_DMA_IRQHandler+0x41c>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d01d      	beq.n	800721e <HAL_DMA_IRQHandler+0x3e2>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	4a1d      	ldr	r2, [pc, #116]	; (800725c <HAL_DMA_IRQHandler+0x420>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d018      	beq.n	800721e <HAL_DMA_IRQHandler+0x3e2>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4a1b      	ldr	r2, [pc, #108]	; (8007260 <HAL_DMA_IRQHandler+0x424>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d013      	beq.n	800721e <HAL_DMA_IRQHandler+0x3e2>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	4a1a      	ldr	r2, [pc, #104]	; (8007264 <HAL_DMA_IRQHandler+0x428>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d00e      	beq.n	800721e <HAL_DMA_IRQHandler+0x3e2>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	4a18      	ldr	r2, [pc, #96]	; (8007268 <HAL_DMA_IRQHandler+0x42c>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d009      	beq.n	800721e <HAL_DMA_IRQHandler+0x3e2>
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	4a17      	ldr	r2, [pc, #92]	; (800726c <HAL_DMA_IRQHandler+0x430>)
 8007210:	4293      	cmp	r3, r2
 8007212:	d004      	beq.n	800721e <HAL_DMA_IRQHandler+0x3e2>
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	4a15      	ldr	r2, [pc, #84]	; (8007270 <HAL_DMA_IRQHandler+0x434>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d12a      	bne.n	8007274 <HAL_DMA_IRQHandler+0x438>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f003 0302 	and.w	r3, r3, #2
 8007228:	2b00      	cmp	r3, #0
 800722a:	bf14      	ite	ne
 800722c:	2301      	movne	r3, #1
 800722e:	2300      	moveq	r3, #0
 8007230:	b2db      	uxtb	r3, r3
 8007232:	e023      	b.n	800727c <HAL_DMA_IRQHandler+0x440>
 8007234:	40020010 	.word	0x40020010
 8007238:	40020028 	.word	0x40020028
 800723c:	40020040 	.word	0x40020040
 8007240:	40020058 	.word	0x40020058
 8007244:	40020070 	.word	0x40020070
 8007248:	40020088 	.word	0x40020088
 800724c:	400200a0 	.word	0x400200a0
 8007250:	400200b8 	.word	0x400200b8
 8007254:	40020410 	.word	0x40020410
 8007258:	40020428 	.word	0x40020428
 800725c:	40020440 	.word	0x40020440
 8007260:	40020458 	.word	0x40020458
 8007264:	40020470 	.word	0x40020470
 8007268:	40020488 	.word	0x40020488
 800726c:	400204a0 	.word	0x400204a0
 8007270:	400204b8 	.word	0x400204b8
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	2300      	movs	r3, #0
 800727c:	2b00      	cmp	r3, #0
 800727e:	d00d      	beq.n	800729c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007284:	f003 031f 	and.w	r3, r3, #31
 8007288:	2204      	movs	r2, #4
 800728a:	409a      	lsls	r2, r3
 800728c:	6a3b      	ldr	r3, [r7, #32]
 800728e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007294:	f043 0204 	orr.w	r2, r3, #4
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80072a0:	f003 031f 	and.w	r3, r3, #31
 80072a4:	2210      	movs	r2, #16
 80072a6:	409a      	lsls	r2, r3
 80072a8:	69bb      	ldr	r3, [r7, #24]
 80072aa:	4013      	ands	r3, r2
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	f000 80a6 	beq.w	80073fe <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	4a85      	ldr	r2, [pc, #532]	; (80074cc <HAL_DMA_IRQHandler+0x690>)
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d04a      	beq.n	8007352 <HAL_DMA_IRQHandler+0x516>
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4a83      	ldr	r2, [pc, #524]	; (80074d0 <HAL_DMA_IRQHandler+0x694>)
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d045      	beq.n	8007352 <HAL_DMA_IRQHandler+0x516>
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	4a82      	ldr	r2, [pc, #520]	; (80074d4 <HAL_DMA_IRQHandler+0x698>)
 80072cc:	4293      	cmp	r3, r2
 80072ce:	d040      	beq.n	8007352 <HAL_DMA_IRQHandler+0x516>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	4a80      	ldr	r2, [pc, #512]	; (80074d8 <HAL_DMA_IRQHandler+0x69c>)
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d03b      	beq.n	8007352 <HAL_DMA_IRQHandler+0x516>
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	4a7f      	ldr	r2, [pc, #508]	; (80074dc <HAL_DMA_IRQHandler+0x6a0>)
 80072e0:	4293      	cmp	r3, r2
 80072e2:	d036      	beq.n	8007352 <HAL_DMA_IRQHandler+0x516>
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	4a7d      	ldr	r2, [pc, #500]	; (80074e0 <HAL_DMA_IRQHandler+0x6a4>)
 80072ea:	4293      	cmp	r3, r2
 80072ec:	d031      	beq.n	8007352 <HAL_DMA_IRQHandler+0x516>
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	4a7c      	ldr	r2, [pc, #496]	; (80074e4 <HAL_DMA_IRQHandler+0x6a8>)
 80072f4:	4293      	cmp	r3, r2
 80072f6:	d02c      	beq.n	8007352 <HAL_DMA_IRQHandler+0x516>
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	4a7a      	ldr	r2, [pc, #488]	; (80074e8 <HAL_DMA_IRQHandler+0x6ac>)
 80072fe:	4293      	cmp	r3, r2
 8007300:	d027      	beq.n	8007352 <HAL_DMA_IRQHandler+0x516>
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	4a79      	ldr	r2, [pc, #484]	; (80074ec <HAL_DMA_IRQHandler+0x6b0>)
 8007308:	4293      	cmp	r3, r2
 800730a:	d022      	beq.n	8007352 <HAL_DMA_IRQHandler+0x516>
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4a77      	ldr	r2, [pc, #476]	; (80074f0 <HAL_DMA_IRQHandler+0x6b4>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d01d      	beq.n	8007352 <HAL_DMA_IRQHandler+0x516>
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	4a76      	ldr	r2, [pc, #472]	; (80074f4 <HAL_DMA_IRQHandler+0x6b8>)
 800731c:	4293      	cmp	r3, r2
 800731e:	d018      	beq.n	8007352 <HAL_DMA_IRQHandler+0x516>
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	4a74      	ldr	r2, [pc, #464]	; (80074f8 <HAL_DMA_IRQHandler+0x6bc>)
 8007326:	4293      	cmp	r3, r2
 8007328:	d013      	beq.n	8007352 <HAL_DMA_IRQHandler+0x516>
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	4a73      	ldr	r2, [pc, #460]	; (80074fc <HAL_DMA_IRQHandler+0x6c0>)
 8007330:	4293      	cmp	r3, r2
 8007332:	d00e      	beq.n	8007352 <HAL_DMA_IRQHandler+0x516>
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	4a71      	ldr	r2, [pc, #452]	; (8007500 <HAL_DMA_IRQHandler+0x6c4>)
 800733a:	4293      	cmp	r3, r2
 800733c:	d009      	beq.n	8007352 <HAL_DMA_IRQHandler+0x516>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	4a70      	ldr	r2, [pc, #448]	; (8007504 <HAL_DMA_IRQHandler+0x6c8>)
 8007344:	4293      	cmp	r3, r2
 8007346:	d004      	beq.n	8007352 <HAL_DMA_IRQHandler+0x516>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	4a6e      	ldr	r2, [pc, #440]	; (8007508 <HAL_DMA_IRQHandler+0x6cc>)
 800734e:	4293      	cmp	r3, r2
 8007350:	d10a      	bne.n	8007368 <HAL_DMA_IRQHandler+0x52c>
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f003 0308 	and.w	r3, r3, #8
 800735c:	2b00      	cmp	r3, #0
 800735e:	bf14      	ite	ne
 8007360:	2301      	movne	r3, #1
 8007362:	2300      	moveq	r3, #0
 8007364:	b2db      	uxtb	r3, r3
 8007366:	e009      	b.n	800737c <HAL_DMA_IRQHandler+0x540>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f003 0304 	and.w	r3, r3, #4
 8007372:	2b00      	cmp	r3, #0
 8007374:	bf14      	ite	ne
 8007376:	2301      	movne	r3, #1
 8007378:	2300      	moveq	r3, #0
 800737a:	b2db      	uxtb	r3, r3
 800737c:	2b00      	cmp	r3, #0
 800737e:	d03e      	beq.n	80073fe <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007384:	f003 031f 	and.w	r3, r3, #31
 8007388:	2210      	movs	r2, #16
 800738a:	409a      	lsls	r2, r3
 800738c:	6a3b      	ldr	r3, [r7, #32]
 800738e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800739a:	2b00      	cmp	r3, #0
 800739c:	d018      	beq.n	80073d0 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d108      	bne.n	80073be <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d024      	beq.n	80073fe <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073b8:	6878      	ldr	r0, [r7, #4]
 80073ba:	4798      	blx	r3
 80073bc:	e01f      	b.n	80073fe <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d01b      	beq.n	80073fe <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80073ca:	6878      	ldr	r0, [r7, #4]
 80073cc:	4798      	blx	r3
 80073ce:	e016      	b.n	80073fe <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d107      	bne.n	80073ee <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	681a      	ldr	r2, [r3, #0]
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f022 0208 	bic.w	r2, r2, #8
 80073ec:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d003      	beq.n	80073fe <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007402:	f003 031f 	and.w	r3, r3, #31
 8007406:	2220      	movs	r2, #32
 8007408:	409a      	lsls	r2, r3
 800740a:	69bb      	ldr	r3, [r7, #24]
 800740c:	4013      	ands	r3, r2
 800740e:	2b00      	cmp	r3, #0
 8007410:	f000 8110 	beq.w	8007634 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a2c      	ldr	r2, [pc, #176]	; (80074cc <HAL_DMA_IRQHandler+0x690>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d04a      	beq.n	80074b4 <HAL_DMA_IRQHandler+0x678>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4a2b      	ldr	r2, [pc, #172]	; (80074d0 <HAL_DMA_IRQHandler+0x694>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d045      	beq.n	80074b4 <HAL_DMA_IRQHandler+0x678>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	4a29      	ldr	r2, [pc, #164]	; (80074d4 <HAL_DMA_IRQHandler+0x698>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d040      	beq.n	80074b4 <HAL_DMA_IRQHandler+0x678>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4a28      	ldr	r2, [pc, #160]	; (80074d8 <HAL_DMA_IRQHandler+0x69c>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d03b      	beq.n	80074b4 <HAL_DMA_IRQHandler+0x678>
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a26      	ldr	r2, [pc, #152]	; (80074dc <HAL_DMA_IRQHandler+0x6a0>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d036      	beq.n	80074b4 <HAL_DMA_IRQHandler+0x678>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	4a25      	ldr	r2, [pc, #148]	; (80074e0 <HAL_DMA_IRQHandler+0x6a4>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d031      	beq.n	80074b4 <HAL_DMA_IRQHandler+0x678>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a23      	ldr	r2, [pc, #140]	; (80074e4 <HAL_DMA_IRQHandler+0x6a8>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d02c      	beq.n	80074b4 <HAL_DMA_IRQHandler+0x678>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4a22      	ldr	r2, [pc, #136]	; (80074e8 <HAL_DMA_IRQHandler+0x6ac>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d027      	beq.n	80074b4 <HAL_DMA_IRQHandler+0x678>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4a20      	ldr	r2, [pc, #128]	; (80074ec <HAL_DMA_IRQHandler+0x6b0>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d022      	beq.n	80074b4 <HAL_DMA_IRQHandler+0x678>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	4a1f      	ldr	r2, [pc, #124]	; (80074f0 <HAL_DMA_IRQHandler+0x6b4>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d01d      	beq.n	80074b4 <HAL_DMA_IRQHandler+0x678>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4a1d      	ldr	r2, [pc, #116]	; (80074f4 <HAL_DMA_IRQHandler+0x6b8>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d018      	beq.n	80074b4 <HAL_DMA_IRQHandler+0x678>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	4a1c      	ldr	r2, [pc, #112]	; (80074f8 <HAL_DMA_IRQHandler+0x6bc>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d013      	beq.n	80074b4 <HAL_DMA_IRQHandler+0x678>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a1a      	ldr	r2, [pc, #104]	; (80074fc <HAL_DMA_IRQHandler+0x6c0>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d00e      	beq.n	80074b4 <HAL_DMA_IRQHandler+0x678>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	4a19      	ldr	r2, [pc, #100]	; (8007500 <HAL_DMA_IRQHandler+0x6c4>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d009      	beq.n	80074b4 <HAL_DMA_IRQHandler+0x678>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	4a17      	ldr	r2, [pc, #92]	; (8007504 <HAL_DMA_IRQHandler+0x6c8>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d004      	beq.n	80074b4 <HAL_DMA_IRQHandler+0x678>
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	4a16      	ldr	r2, [pc, #88]	; (8007508 <HAL_DMA_IRQHandler+0x6cc>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d12b      	bne.n	800750c <HAL_DMA_IRQHandler+0x6d0>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f003 0310 	and.w	r3, r3, #16
 80074be:	2b00      	cmp	r3, #0
 80074c0:	bf14      	ite	ne
 80074c2:	2301      	movne	r3, #1
 80074c4:	2300      	moveq	r3, #0
 80074c6:	b2db      	uxtb	r3, r3
 80074c8:	e02a      	b.n	8007520 <HAL_DMA_IRQHandler+0x6e4>
 80074ca:	bf00      	nop
 80074cc:	40020010 	.word	0x40020010
 80074d0:	40020028 	.word	0x40020028
 80074d4:	40020040 	.word	0x40020040
 80074d8:	40020058 	.word	0x40020058
 80074dc:	40020070 	.word	0x40020070
 80074e0:	40020088 	.word	0x40020088
 80074e4:	400200a0 	.word	0x400200a0
 80074e8:	400200b8 	.word	0x400200b8
 80074ec:	40020410 	.word	0x40020410
 80074f0:	40020428 	.word	0x40020428
 80074f4:	40020440 	.word	0x40020440
 80074f8:	40020458 	.word	0x40020458
 80074fc:	40020470 	.word	0x40020470
 8007500:	40020488 	.word	0x40020488
 8007504:	400204a0 	.word	0x400204a0
 8007508:	400204b8 	.word	0x400204b8
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f003 0302 	and.w	r3, r3, #2
 8007516:	2b00      	cmp	r3, #0
 8007518:	bf14      	ite	ne
 800751a:	2301      	movne	r3, #1
 800751c:	2300      	moveq	r3, #0
 800751e:	b2db      	uxtb	r3, r3
 8007520:	2b00      	cmp	r3, #0
 8007522:	f000 8087 	beq.w	8007634 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800752a:	f003 031f 	and.w	r3, r3, #31
 800752e:	2220      	movs	r2, #32
 8007530:	409a      	lsls	r2, r3
 8007532:	6a3b      	ldr	r3, [r7, #32]
 8007534:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800753c:	b2db      	uxtb	r3, r3
 800753e:	2b04      	cmp	r3, #4
 8007540:	d139      	bne.n	80075b6 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	681a      	ldr	r2, [r3, #0]
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f022 0216 	bic.w	r2, r2, #22
 8007550:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	695a      	ldr	r2, [r3, #20]
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007560:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007566:	2b00      	cmp	r3, #0
 8007568:	d103      	bne.n	8007572 <HAL_DMA_IRQHandler+0x736>
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800756e:	2b00      	cmp	r3, #0
 8007570:	d007      	beq.n	8007582 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	681a      	ldr	r2, [r3, #0]
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f022 0208 	bic.w	r2, r2, #8
 8007580:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007586:	f003 031f 	and.w	r3, r3, #31
 800758a:	223f      	movs	r2, #63	; 0x3f
 800758c:	409a      	lsls	r2, r3
 800758e:	6a3b      	ldr	r3, [r7, #32]
 8007590:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2201      	movs	r2, #1
 8007596:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2200      	movs	r2, #0
 800759e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	f000 834a 	beq.w	8007c40 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075b0:	6878      	ldr	r0, [r7, #4]
 80075b2:	4798      	blx	r3
          }
          return;
 80075b4:	e344      	b.n	8007c40 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d018      	beq.n	80075f6 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d108      	bne.n	80075e4 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d02c      	beq.n	8007634 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	4798      	blx	r3
 80075e2:	e027      	b.n	8007634 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d023      	beq.n	8007634 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075f0:	6878      	ldr	r0, [r7, #4]
 80075f2:	4798      	blx	r3
 80075f4:	e01e      	b.n	8007634 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007600:	2b00      	cmp	r3, #0
 8007602:	d10f      	bne.n	8007624 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	681a      	ldr	r2, [r3, #0]
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f022 0210 	bic.w	r2, r2, #16
 8007612:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2201      	movs	r2, #1
 8007618:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2200      	movs	r2, #0
 8007620:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007628:	2b00      	cmp	r3, #0
 800762a:	d003      	beq.n	8007634 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007630:	6878      	ldr	r0, [r7, #4]
 8007632:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007638:	2b00      	cmp	r3, #0
 800763a:	f000 8306 	beq.w	8007c4a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007642:	f003 0301 	and.w	r3, r3, #1
 8007646:	2b00      	cmp	r3, #0
 8007648:	f000 8088 	beq.w	800775c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2204      	movs	r2, #4
 8007650:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	4a7a      	ldr	r2, [pc, #488]	; (8007844 <HAL_DMA_IRQHandler+0xa08>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d04a      	beq.n	80076f4 <HAL_DMA_IRQHandler+0x8b8>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	4a79      	ldr	r2, [pc, #484]	; (8007848 <HAL_DMA_IRQHandler+0xa0c>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d045      	beq.n	80076f4 <HAL_DMA_IRQHandler+0x8b8>
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4a77      	ldr	r2, [pc, #476]	; (800784c <HAL_DMA_IRQHandler+0xa10>)
 800766e:	4293      	cmp	r3, r2
 8007670:	d040      	beq.n	80076f4 <HAL_DMA_IRQHandler+0x8b8>
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4a76      	ldr	r2, [pc, #472]	; (8007850 <HAL_DMA_IRQHandler+0xa14>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d03b      	beq.n	80076f4 <HAL_DMA_IRQHandler+0x8b8>
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	4a74      	ldr	r2, [pc, #464]	; (8007854 <HAL_DMA_IRQHandler+0xa18>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d036      	beq.n	80076f4 <HAL_DMA_IRQHandler+0x8b8>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4a73      	ldr	r2, [pc, #460]	; (8007858 <HAL_DMA_IRQHandler+0xa1c>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d031      	beq.n	80076f4 <HAL_DMA_IRQHandler+0x8b8>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	4a71      	ldr	r2, [pc, #452]	; (800785c <HAL_DMA_IRQHandler+0xa20>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d02c      	beq.n	80076f4 <HAL_DMA_IRQHandler+0x8b8>
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	4a70      	ldr	r2, [pc, #448]	; (8007860 <HAL_DMA_IRQHandler+0xa24>)
 80076a0:	4293      	cmp	r3, r2
 80076a2:	d027      	beq.n	80076f4 <HAL_DMA_IRQHandler+0x8b8>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	4a6e      	ldr	r2, [pc, #440]	; (8007864 <HAL_DMA_IRQHandler+0xa28>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d022      	beq.n	80076f4 <HAL_DMA_IRQHandler+0x8b8>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	4a6d      	ldr	r2, [pc, #436]	; (8007868 <HAL_DMA_IRQHandler+0xa2c>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d01d      	beq.n	80076f4 <HAL_DMA_IRQHandler+0x8b8>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	4a6b      	ldr	r2, [pc, #428]	; (800786c <HAL_DMA_IRQHandler+0xa30>)
 80076be:	4293      	cmp	r3, r2
 80076c0:	d018      	beq.n	80076f4 <HAL_DMA_IRQHandler+0x8b8>
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	4a6a      	ldr	r2, [pc, #424]	; (8007870 <HAL_DMA_IRQHandler+0xa34>)
 80076c8:	4293      	cmp	r3, r2
 80076ca:	d013      	beq.n	80076f4 <HAL_DMA_IRQHandler+0x8b8>
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4a68      	ldr	r2, [pc, #416]	; (8007874 <HAL_DMA_IRQHandler+0xa38>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d00e      	beq.n	80076f4 <HAL_DMA_IRQHandler+0x8b8>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	4a67      	ldr	r2, [pc, #412]	; (8007878 <HAL_DMA_IRQHandler+0xa3c>)
 80076dc:	4293      	cmp	r3, r2
 80076de:	d009      	beq.n	80076f4 <HAL_DMA_IRQHandler+0x8b8>
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	4a65      	ldr	r2, [pc, #404]	; (800787c <HAL_DMA_IRQHandler+0xa40>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d004      	beq.n	80076f4 <HAL_DMA_IRQHandler+0x8b8>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4a64      	ldr	r2, [pc, #400]	; (8007880 <HAL_DMA_IRQHandler+0xa44>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d108      	bne.n	8007706 <HAL_DMA_IRQHandler+0x8ca>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	681a      	ldr	r2, [r3, #0]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f022 0201 	bic.w	r2, r2, #1
 8007702:	601a      	str	r2, [r3, #0]
 8007704:	e007      	b.n	8007716 <HAL_DMA_IRQHandler+0x8da>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	681a      	ldr	r2, [r3, #0]
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f022 0201 	bic.w	r2, r2, #1
 8007714:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	3301      	adds	r3, #1
 800771a:	60fb      	str	r3, [r7, #12]
 800771c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800771e:	429a      	cmp	r2, r3
 8007720:	d307      	bcc.n	8007732 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f003 0301 	and.w	r3, r3, #1
 800772c:	2b00      	cmp	r3, #0
 800772e:	d1f2      	bne.n	8007716 <HAL_DMA_IRQHandler+0x8da>
 8007730:	e000      	b.n	8007734 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8007732:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f003 0301 	and.w	r3, r3, #1
 800773e:	2b00      	cmp	r3, #0
 8007740:	d004      	beq.n	800774c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2203      	movs	r2, #3
 8007746:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800774a:	e003      	b.n	8007754 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2201      	movs	r2, #1
 8007750:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2200      	movs	r2, #0
 8007758:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007760:	2b00      	cmp	r3, #0
 8007762:	f000 8272 	beq.w	8007c4a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	4798      	blx	r3
 800776e:	e26c      	b.n	8007c4a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	4a43      	ldr	r2, [pc, #268]	; (8007884 <HAL_DMA_IRQHandler+0xa48>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d022      	beq.n	80077c0 <HAL_DMA_IRQHandler+0x984>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	4a42      	ldr	r2, [pc, #264]	; (8007888 <HAL_DMA_IRQHandler+0xa4c>)
 8007780:	4293      	cmp	r3, r2
 8007782:	d01d      	beq.n	80077c0 <HAL_DMA_IRQHandler+0x984>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	4a40      	ldr	r2, [pc, #256]	; (800788c <HAL_DMA_IRQHandler+0xa50>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d018      	beq.n	80077c0 <HAL_DMA_IRQHandler+0x984>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	4a3f      	ldr	r2, [pc, #252]	; (8007890 <HAL_DMA_IRQHandler+0xa54>)
 8007794:	4293      	cmp	r3, r2
 8007796:	d013      	beq.n	80077c0 <HAL_DMA_IRQHandler+0x984>
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	4a3d      	ldr	r2, [pc, #244]	; (8007894 <HAL_DMA_IRQHandler+0xa58>)
 800779e:	4293      	cmp	r3, r2
 80077a0:	d00e      	beq.n	80077c0 <HAL_DMA_IRQHandler+0x984>
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	4a3c      	ldr	r2, [pc, #240]	; (8007898 <HAL_DMA_IRQHandler+0xa5c>)
 80077a8:	4293      	cmp	r3, r2
 80077aa:	d009      	beq.n	80077c0 <HAL_DMA_IRQHandler+0x984>
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	4a3a      	ldr	r2, [pc, #232]	; (800789c <HAL_DMA_IRQHandler+0xa60>)
 80077b2:	4293      	cmp	r3, r2
 80077b4:	d004      	beq.n	80077c0 <HAL_DMA_IRQHandler+0x984>
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	4a39      	ldr	r2, [pc, #228]	; (80078a0 <HAL_DMA_IRQHandler+0xa64>)
 80077bc:	4293      	cmp	r3, r2
 80077be:	d101      	bne.n	80077c4 <HAL_DMA_IRQHandler+0x988>
 80077c0:	2301      	movs	r3, #1
 80077c2:	e000      	b.n	80077c6 <HAL_DMA_IRQHandler+0x98a>
 80077c4:	2300      	movs	r3, #0
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	f000 823f 	beq.w	8007c4a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80077d8:	f003 031f 	and.w	r3, r3, #31
 80077dc:	2204      	movs	r2, #4
 80077de:	409a      	lsls	r2, r3
 80077e0:	697b      	ldr	r3, [r7, #20]
 80077e2:	4013      	ands	r3, r2
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	f000 80cd 	beq.w	8007984 <HAL_DMA_IRQHandler+0xb48>
 80077ea:	693b      	ldr	r3, [r7, #16]
 80077ec:	f003 0304 	and.w	r3, r3, #4
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	f000 80c7 	beq.w	8007984 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80077fa:	f003 031f 	and.w	r3, r3, #31
 80077fe:	2204      	movs	r2, #4
 8007800:	409a      	lsls	r2, r3
 8007802:	69fb      	ldr	r3, [r7, #28]
 8007804:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007806:	693b      	ldr	r3, [r7, #16]
 8007808:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800780c:	2b00      	cmp	r3, #0
 800780e:	d049      	beq.n	80078a4 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007810:	693b      	ldr	r3, [r7, #16]
 8007812:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007816:	2b00      	cmp	r3, #0
 8007818:	d109      	bne.n	800782e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800781e:	2b00      	cmp	r3, #0
 8007820:	f000 8210 	beq.w	8007c44 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007828:	6878      	ldr	r0, [r7, #4]
 800782a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800782c:	e20a      	b.n	8007c44 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007832:	2b00      	cmp	r3, #0
 8007834:	f000 8206 	beq.w	8007c44 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007840:	e200      	b.n	8007c44 <HAL_DMA_IRQHandler+0xe08>
 8007842:	bf00      	nop
 8007844:	40020010 	.word	0x40020010
 8007848:	40020028 	.word	0x40020028
 800784c:	40020040 	.word	0x40020040
 8007850:	40020058 	.word	0x40020058
 8007854:	40020070 	.word	0x40020070
 8007858:	40020088 	.word	0x40020088
 800785c:	400200a0 	.word	0x400200a0
 8007860:	400200b8 	.word	0x400200b8
 8007864:	40020410 	.word	0x40020410
 8007868:	40020428 	.word	0x40020428
 800786c:	40020440 	.word	0x40020440
 8007870:	40020458 	.word	0x40020458
 8007874:	40020470 	.word	0x40020470
 8007878:	40020488 	.word	0x40020488
 800787c:	400204a0 	.word	0x400204a0
 8007880:	400204b8 	.word	0x400204b8
 8007884:	58025408 	.word	0x58025408
 8007888:	5802541c 	.word	0x5802541c
 800788c:	58025430 	.word	0x58025430
 8007890:	58025444 	.word	0x58025444
 8007894:	58025458 	.word	0x58025458
 8007898:	5802546c 	.word	0x5802546c
 800789c:	58025480 	.word	0x58025480
 80078a0:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80078a4:	693b      	ldr	r3, [r7, #16]
 80078a6:	f003 0320 	and.w	r3, r3, #32
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d160      	bne.n	8007970 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	4a7f      	ldr	r2, [pc, #508]	; (8007ab0 <HAL_DMA_IRQHandler+0xc74>)
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d04a      	beq.n	800794e <HAL_DMA_IRQHandler+0xb12>
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4a7d      	ldr	r2, [pc, #500]	; (8007ab4 <HAL_DMA_IRQHandler+0xc78>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	d045      	beq.n	800794e <HAL_DMA_IRQHandler+0xb12>
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	4a7c      	ldr	r2, [pc, #496]	; (8007ab8 <HAL_DMA_IRQHandler+0xc7c>)
 80078c8:	4293      	cmp	r3, r2
 80078ca:	d040      	beq.n	800794e <HAL_DMA_IRQHandler+0xb12>
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	4a7a      	ldr	r2, [pc, #488]	; (8007abc <HAL_DMA_IRQHandler+0xc80>)
 80078d2:	4293      	cmp	r3, r2
 80078d4:	d03b      	beq.n	800794e <HAL_DMA_IRQHandler+0xb12>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	4a79      	ldr	r2, [pc, #484]	; (8007ac0 <HAL_DMA_IRQHandler+0xc84>)
 80078dc:	4293      	cmp	r3, r2
 80078de:	d036      	beq.n	800794e <HAL_DMA_IRQHandler+0xb12>
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	4a77      	ldr	r2, [pc, #476]	; (8007ac4 <HAL_DMA_IRQHandler+0xc88>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d031      	beq.n	800794e <HAL_DMA_IRQHandler+0xb12>
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	4a76      	ldr	r2, [pc, #472]	; (8007ac8 <HAL_DMA_IRQHandler+0xc8c>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d02c      	beq.n	800794e <HAL_DMA_IRQHandler+0xb12>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	4a74      	ldr	r2, [pc, #464]	; (8007acc <HAL_DMA_IRQHandler+0xc90>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d027      	beq.n	800794e <HAL_DMA_IRQHandler+0xb12>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	4a73      	ldr	r2, [pc, #460]	; (8007ad0 <HAL_DMA_IRQHandler+0xc94>)
 8007904:	4293      	cmp	r3, r2
 8007906:	d022      	beq.n	800794e <HAL_DMA_IRQHandler+0xb12>
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	4a71      	ldr	r2, [pc, #452]	; (8007ad4 <HAL_DMA_IRQHandler+0xc98>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d01d      	beq.n	800794e <HAL_DMA_IRQHandler+0xb12>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	4a70      	ldr	r2, [pc, #448]	; (8007ad8 <HAL_DMA_IRQHandler+0xc9c>)
 8007918:	4293      	cmp	r3, r2
 800791a:	d018      	beq.n	800794e <HAL_DMA_IRQHandler+0xb12>
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	4a6e      	ldr	r2, [pc, #440]	; (8007adc <HAL_DMA_IRQHandler+0xca0>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d013      	beq.n	800794e <HAL_DMA_IRQHandler+0xb12>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4a6d      	ldr	r2, [pc, #436]	; (8007ae0 <HAL_DMA_IRQHandler+0xca4>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d00e      	beq.n	800794e <HAL_DMA_IRQHandler+0xb12>
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	4a6b      	ldr	r2, [pc, #428]	; (8007ae4 <HAL_DMA_IRQHandler+0xca8>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d009      	beq.n	800794e <HAL_DMA_IRQHandler+0xb12>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	4a6a      	ldr	r2, [pc, #424]	; (8007ae8 <HAL_DMA_IRQHandler+0xcac>)
 8007940:	4293      	cmp	r3, r2
 8007942:	d004      	beq.n	800794e <HAL_DMA_IRQHandler+0xb12>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	4a68      	ldr	r2, [pc, #416]	; (8007aec <HAL_DMA_IRQHandler+0xcb0>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d108      	bne.n	8007960 <HAL_DMA_IRQHandler+0xb24>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	681a      	ldr	r2, [r3, #0]
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f022 0208 	bic.w	r2, r2, #8
 800795c:	601a      	str	r2, [r3, #0]
 800795e:	e007      	b.n	8007970 <HAL_DMA_IRQHandler+0xb34>
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	681a      	ldr	r2, [r3, #0]
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	f022 0204 	bic.w	r2, r2, #4
 800796e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007974:	2b00      	cmp	r3, #0
 8007976:	f000 8165 	beq.w	8007c44 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007982:	e15f      	b.n	8007c44 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007988:	f003 031f 	and.w	r3, r3, #31
 800798c:	2202      	movs	r2, #2
 800798e:	409a      	lsls	r2, r3
 8007990:	697b      	ldr	r3, [r7, #20]
 8007992:	4013      	ands	r3, r2
 8007994:	2b00      	cmp	r3, #0
 8007996:	f000 80c5 	beq.w	8007b24 <HAL_DMA_IRQHandler+0xce8>
 800799a:	693b      	ldr	r3, [r7, #16]
 800799c:	f003 0302 	and.w	r3, r3, #2
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	f000 80bf 	beq.w	8007b24 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80079aa:	f003 031f 	and.w	r3, r3, #31
 80079ae:	2202      	movs	r2, #2
 80079b0:	409a      	lsls	r2, r3
 80079b2:	69fb      	ldr	r3, [r7, #28]
 80079b4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80079b6:	693b      	ldr	r3, [r7, #16]
 80079b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d018      	beq.n	80079f2 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d109      	bne.n	80079de <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	f000 813a 	beq.w	8007c48 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079d8:	6878      	ldr	r0, [r7, #4]
 80079da:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80079dc:	e134      	b.n	8007c48 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	f000 8130 	beq.w	8007c48 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079ec:	6878      	ldr	r0, [r7, #4]
 80079ee:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80079f0:	e12a      	b.n	8007c48 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80079f2:	693b      	ldr	r3, [r7, #16]
 80079f4:	f003 0320 	and.w	r3, r3, #32
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	f040 8089 	bne.w	8007b10 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	4a2b      	ldr	r2, [pc, #172]	; (8007ab0 <HAL_DMA_IRQHandler+0xc74>)
 8007a04:	4293      	cmp	r3, r2
 8007a06:	d04a      	beq.n	8007a9e <HAL_DMA_IRQHandler+0xc62>
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	4a29      	ldr	r2, [pc, #164]	; (8007ab4 <HAL_DMA_IRQHandler+0xc78>)
 8007a0e:	4293      	cmp	r3, r2
 8007a10:	d045      	beq.n	8007a9e <HAL_DMA_IRQHandler+0xc62>
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	4a28      	ldr	r2, [pc, #160]	; (8007ab8 <HAL_DMA_IRQHandler+0xc7c>)
 8007a18:	4293      	cmp	r3, r2
 8007a1a:	d040      	beq.n	8007a9e <HAL_DMA_IRQHandler+0xc62>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	4a26      	ldr	r2, [pc, #152]	; (8007abc <HAL_DMA_IRQHandler+0xc80>)
 8007a22:	4293      	cmp	r3, r2
 8007a24:	d03b      	beq.n	8007a9e <HAL_DMA_IRQHandler+0xc62>
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	4a25      	ldr	r2, [pc, #148]	; (8007ac0 <HAL_DMA_IRQHandler+0xc84>)
 8007a2c:	4293      	cmp	r3, r2
 8007a2e:	d036      	beq.n	8007a9e <HAL_DMA_IRQHandler+0xc62>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	4a23      	ldr	r2, [pc, #140]	; (8007ac4 <HAL_DMA_IRQHandler+0xc88>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d031      	beq.n	8007a9e <HAL_DMA_IRQHandler+0xc62>
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	4a22      	ldr	r2, [pc, #136]	; (8007ac8 <HAL_DMA_IRQHandler+0xc8c>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d02c      	beq.n	8007a9e <HAL_DMA_IRQHandler+0xc62>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	4a20      	ldr	r2, [pc, #128]	; (8007acc <HAL_DMA_IRQHandler+0xc90>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d027      	beq.n	8007a9e <HAL_DMA_IRQHandler+0xc62>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	4a1f      	ldr	r2, [pc, #124]	; (8007ad0 <HAL_DMA_IRQHandler+0xc94>)
 8007a54:	4293      	cmp	r3, r2
 8007a56:	d022      	beq.n	8007a9e <HAL_DMA_IRQHandler+0xc62>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	4a1d      	ldr	r2, [pc, #116]	; (8007ad4 <HAL_DMA_IRQHandler+0xc98>)
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d01d      	beq.n	8007a9e <HAL_DMA_IRQHandler+0xc62>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	4a1c      	ldr	r2, [pc, #112]	; (8007ad8 <HAL_DMA_IRQHandler+0xc9c>)
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d018      	beq.n	8007a9e <HAL_DMA_IRQHandler+0xc62>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	4a1a      	ldr	r2, [pc, #104]	; (8007adc <HAL_DMA_IRQHandler+0xca0>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d013      	beq.n	8007a9e <HAL_DMA_IRQHandler+0xc62>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	4a19      	ldr	r2, [pc, #100]	; (8007ae0 <HAL_DMA_IRQHandler+0xca4>)
 8007a7c:	4293      	cmp	r3, r2
 8007a7e:	d00e      	beq.n	8007a9e <HAL_DMA_IRQHandler+0xc62>
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	4a17      	ldr	r2, [pc, #92]	; (8007ae4 <HAL_DMA_IRQHandler+0xca8>)
 8007a86:	4293      	cmp	r3, r2
 8007a88:	d009      	beq.n	8007a9e <HAL_DMA_IRQHandler+0xc62>
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	4a16      	ldr	r2, [pc, #88]	; (8007ae8 <HAL_DMA_IRQHandler+0xcac>)
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d004      	beq.n	8007a9e <HAL_DMA_IRQHandler+0xc62>
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	4a14      	ldr	r2, [pc, #80]	; (8007aec <HAL_DMA_IRQHandler+0xcb0>)
 8007a9a:	4293      	cmp	r3, r2
 8007a9c:	d128      	bne.n	8007af0 <HAL_DMA_IRQHandler+0xcb4>
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	681a      	ldr	r2, [r3, #0]
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f022 0214 	bic.w	r2, r2, #20
 8007aac:	601a      	str	r2, [r3, #0]
 8007aae:	e027      	b.n	8007b00 <HAL_DMA_IRQHandler+0xcc4>
 8007ab0:	40020010 	.word	0x40020010
 8007ab4:	40020028 	.word	0x40020028
 8007ab8:	40020040 	.word	0x40020040
 8007abc:	40020058 	.word	0x40020058
 8007ac0:	40020070 	.word	0x40020070
 8007ac4:	40020088 	.word	0x40020088
 8007ac8:	400200a0 	.word	0x400200a0
 8007acc:	400200b8 	.word	0x400200b8
 8007ad0:	40020410 	.word	0x40020410
 8007ad4:	40020428 	.word	0x40020428
 8007ad8:	40020440 	.word	0x40020440
 8007adc:	40020458 	.word	0x40020458
 8007ae0:	40020470 	.word	0x40020470
 8007ae4:	40020488 	.word	0x40020488
 8007ae8:	400204a0 	.word	0x400204a0
 8007aec:	400204b8 	.word	0x400204b8
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	681a      	ldr	r2, [r3, #0]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f022 020a 	bic.w	r2, r2, #10
 8007afe:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2201      	movs	r2, #1
 8007b04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	f000 8097 	beq.w	8007c48 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b1e:	6878      	ldr	r0, [r7, #4]
 8007b20:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007b22:	e091      	b.n	8007c48 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b28:	f003 031f 	and.w	r3, r3, #31
 8007b2c:	2208      	movs	r2, #8
 8007b2e:	409a      	lsls	r2, r3
 8007b30:	697b      	ldr	r3, [r7, #20]
 8007b32:	4013      	ands	r3, r2
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	f000 8088 	beq.w	8007c4a <HAL_DMA_IRQHandler+0xe0e>
 8007b3a:	693b      	ldr	r3, [r7, #16]
 8007b3c:	f003 0308 	and.w	r3, r3, #8
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	f000 8082 	beq.w	8007c4a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	4a41      	ldr	r2, [pc, #260]	; (8007c50 <HAL_DMA_IRQHandler+0xe14>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d04a      	beq.n	8007be6 <HAL_DMA_IRQHandler+0xdaa>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4a3f      	ldr	r2, [pc, #252]	; (8007c54 <HAL_DMA_IRQHandler+0xe18>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d045      	beq.n	8007be6 <HAL_DMA_IRQHandler+0xdaa>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	4a3e      	ldr	r2, [pc, #248]	; (8007c58 <HAL_DMA_IRQHandler+0xe1c>)
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d040      	beq.n	8007be6 <HAL_DMA_IRQHandler+0xdaa>
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	4a3c      	ldr	r2, [pc, #240]	; (8007c5c <HAL_DMA_IRQHandler+0xe20>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d03b      	beq.n	8007be6 <HAL_DMA_IRQHandler+0xdaa>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	4a3b      	ldr	r2, [pc, #236]	; (8007c60 <HAL_DMA_IRQHandler+0xe24>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d036      	beq.n	8007be6 <HAL_DMA_IRQHandler+0xdaa>
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	4a39      	ldr	r2, [pc, #228]	; (8007c64 <HAL_DMA_IRQHandler+0xe28>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d031      	beq.n	8007be6 <HAL_DMA_IRQHandler+0xdaa>
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	4a38      	ldr	r2, [pc, #224]	; (8007c68 <HAL_DMA_IRQHandler+0xe2c>)
 8007b88:	4293      	cmp	r3, r2
 8007b8a:	d02c      	beq.n	8007be6 <HAL_DMA_IRQHandler+0xdaa>
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	4a36      	ldr	r2, [pc, #216]	; (8007c6c <HAL_DMA_IRQHandler+0xe30>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d027      	beq.n	8007be6 <HAL_DMA_IRQHandler+0xdaa>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	4a35      	ldr	r2, [pc, #212]	; (8007c70 <HAL_DMA_IRQHandler+0xe34>)
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d022      	beq.n	8007be6 <HAL_DMA_IRQHandler+0xdaa>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	4a33      	ldr	r2, [pc, #204]	; (8007c74 <HAL_DMA_IRQHandler+0xe38>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d01d      	beq.n	8007be6 <HAL_DMA_IRQHandler+0xdaa>
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4a32      	ldr	r2, [pc, #200]	; (8007c78 <HAL_DMA_IRQHandler+0xe3c>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d018      	beq.n	8007be6 <HAL_DMA_IRQHandler+0xdaa>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	4a30      	ldr	r2, [pc, #192]	; (8007c7c <HAL_DMA_IRQHandler+0xe40>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d013      	beq.n	8007be6 <HAL_DMA_IRQHandler+0xdaa>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	4a2f      	ldr	r2, [pc, #188]	; (8007c80 <HAL_DMA_IRQHandler+0xe44>)
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d00e      	beq.n	8007be6 <HAL_DMA_IRQHandler+0xdaa>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	4a2d      	ldr	r2, [pc, #180]	; (8007c84 <HAL_DMA_IRQHandler+0xe48>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d009      	beq.n	8007be6 <HAL_DMA_IRQHandler+0xdaa>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	4a2c      	ldr	r2, [pc, #176]	; (8007c88 <HAL_DMA_IRQHandler+0xe4c>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d004      	beq.n	8007be6 <HAL_DMA_IRQHandler+0xdaa>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	4a2a      	ldr	r2, [pc, #168]	; (8007c8c <HAL_DMA_IRQHandler+0xe50>)
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d108      	bne.n	8007bf8 <HAL_DMA_IRQHandler+0xdbc>
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	681a      	ldr	r2, [r3, #0]
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f022 021c 	bic.w	r2, r2, #28
 8007bf4:	601a      	str	r2, [r3, #0]
 8007bf6:	e007      	b.n	8007c08 <HAL_DMA_IRQHandler+0xdcc>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	681a      	ldr	r2, [r3, #0]
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f022 020e 	bic.w	r2, r2, #14
 8007c06:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c0c:	f003 031f 	and.w	r3, r3, #31
 8007c10:	2201      	movs	r2, #1
 8007c12:	409a      	lsls	r2, r3
 8007c14:	69fb      	ldr	r3, [r7, #28]
 8007c16:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2201      	movs	r2, #1
 8007c22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d009      	beq.n	8007c4a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c3a:	6878      	ldr	r0, [r7, #4]
 8007c3c:	4798      	blx	r3
 8007c3e:	e004      	b.n	8007c4a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8007c40:	bf00      	nop
 8007c42:	e002      	b.n	8007c4a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007c44:	bf00      	nop
 8007c46:	e000      	b.n	8007c4a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007c48:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007c4a:	3728      	adds	r7, #40	; 0x28
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	bd80      	pop	{r7, pc}
 8007c50:	40020010 	.word	0x40020010
 8007c54:	40020028 	.word	0x40020028
 8007c58:	40020040 	.word	0x40020040
 8007c5c:	40020058 	.word	0x40020058
 8007c60:	40020070 	.word	0x40020070
 8007c64:	40020088 	.word	0x40020088
 8007c68:	400200a0 	.word	0x400200a0
 8007c6c:	400200b8 	.word	0x400200b8
 8007c70:	40020410 	.word	0x40020410
 8007c74:	40020428 	.word	0x40020428
 8007c78:	40020440 	.word	0x40020440
 8007c7c:	40020458 	.word	0x40020458
 8007c80:	40020470 	.word	0x40020470
 8007c84:	40020488 	.word	0x40020488
 8007c88:	400204a0 	.word	0x400204a0
 8007c8c:	400204b8 	.word	0x400204b8

08007c90 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007c90:	b480      	push	{r7}
 8007c92:	b087      	sub	sp, #28
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	60f8      	str	r0, [r7, #12]
 8007c98:	60b9      	str	r1, [r7, #8]
 8007c9a:	607a      	str	r2, [r7, #4]
 8007c9c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ca2:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ca8:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	4a7f      	ldr	r2, [pc, #508]	; (8007eac <DMA_SetConfig+0x21c>)
 8007cb0:	4293      	cmp	r3, r2
 8007cb2:	d072      	beq.n	8007d9a <DMA_SetConfig+0x10a>
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	4a7d      	ldr	r2, [pc, #500]	; (8007eb0 <DMA_SetConfig+0x220>)
 8007cba:	4293      	cmp	r3, r2
 8007cbc:	d06d      	beq.n	8007d9a <DMA_SetConfig+0x10a>
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	4a7c      	ldr	r2, [pc, #496]	; (8007eb4 <DMA_SetConfig+0x224>)
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	d068      	beq.n	8007d9a <DMA_SetConfig+0x10a>
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	4a7a      	ldr	r2, [pc, #488]	; (8007eb8 <DMA_SetConfig+0x228>)
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d063      	beq.n	8007d9a <DMA_SetConfig+0x10a>
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	4a79      	ldr	r2, [pc, #484]	; (8007ebc <DMA_SetConfig+0x22c>)
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d05e      	beq.n	8007d9a <DMA_SetConfig+0x10a>
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	4a77      	ldr	r2, [pc, #476]	; (8007ec0 <DMA_SetConfig+0x230>)
 8007ce2:	4293      	cmp	r3, r2
 8007ce4:	d059      	beq.n	8007d9a <DMA_SetConfig+0x10a>
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	4a76      	ldr	r2, [pc, #472]	; (8007ec4 <DMA_SetConfig+0x234>)
 8007cec:	4293      	cmp	r3, r2
 8007cee:	d054      	beq.n	8007d9a <DMA_SetConfig+0x10a>
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	4a74      	ldr	r2, [pc, #464]	; (8007ec8 <DMA_SetConfig+0x238>)
 8007cf6:	4293      	cmp	r3, r2
 8007cf8:	d04f      	beq.n	8007d9a <DMA_SetConfig+0x10a>
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	4a73      	ldr	r2, [pc, #460]	; (8007ecc <DMA_SetConfig+0x23c>)
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d04a      	beq.n	8007d9a <DMA_SetConfig+0x10a>
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	4a71      	ldr	r2, [pc, #452]	; (8007ed0 <DMA_SetConfig+0x240>)
 8007d0a:	4293      	cmp	r3, r2
 8007d0c:	d045      	beq.n	8007d9a <DMA_SetConfig+0x10a>
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	4a70      	ldr	r2, [pc, #448]	; (8007ed4 <DMA_SetConfig+0x244>)
 8007d14:	4293      	cmp	r3, r2
 8007d16:	d040      	beq.n	8007d9a <DMA_SetConfig+0x10a>
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4a6e      	ldr	r2, [pc, #440]	; (8007ed8 <DMA_SetConfig+0x248>)
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d03b      	beq.n	8007d9a <DMA_SetConfig+0x10a>
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4a6d      	ldr	r2, [pc, #436]	; (8007edc <DMA_SetConfig+0x24c>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d036      	beq.n	8007d9a <DMA_SetConfig+0x10a>
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	4a6b      	ldr	r2, [pc, #428]	; (8007ee0 <DMA_SetConfig+0x250>)
 8007d32:	4293      	cmp	r3, r2
 8007d34:	d031      	beq.n	8007d9a <DMA_SetConfig+0x10a>
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	4a6a      	ldr	r2, [pc, #424]	; (8007ee4 <DMA_SetConfig+0x254>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d02c      	beq.n	8007d9a <DMA_SetConfig+0x10a>
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	4a68      	ldr	r2, [pc, #416]	; (8007ee8 <DMA_SetConfig+0x258>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d027      	beq.n	8007d9a <DMA_SetConfig+0x10a>
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	4a67      	ldr	r2, [pc, #412]	; (8007eec <DMA_SetConfig+0x25c>)
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d022      	beq.n	8007d9a <DMA_SetConfig+0x10a>
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	4a65      	ldr	r2, [pc, #404]	; (8007ef0 <DMA_SetConfig+0x260>)
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d01d      	beq.n	8007d9a <DMA_SetConfig+0x10a>
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	4a64      	ldr	r2, [pc, #400]	; (8007ef4 <DMA_SetConfig+0x264>)
 8007d64:	4293      	cmp	r3, r2
 8007d66:	d018      	beq.n	8007d9a <DMA_SetConfig+0x10a>
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	4a62      	ldr	r2, [pc, #392]	; (8007ef8 <DMA_SetConfig+0x268>)
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d013      	beq.n	8007d9a <DMA_SetConfig+0x10a>
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	4a61      	ldr	r2, [pc, #388]	; (8007efc <DMA_SetConfig+0x26c>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d00e      	beq.n	8007d9a <DMA_SetConfig+0x10a>
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	4a5f      	ldr	r2, [pc, #380]	; (8007f00 <DMA_SetConfig+0x270>)
 8007d82:	4293      	cmp	r3, r2
 8007d84:	d009      	beq.n	8007d9a <DMA_SetConfig+0x10a>
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a5e      	ldr	r2, [pc, #376]	; (8007f04 <DMA_SetConfig+0x274>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d004      	beq.n	8007d9a <DMA_SetConfig+0x10a>
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	4a5c      	ldr	r2, [pc, #368]	; (8007f08 <DMA_SetConfig+0x278>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d101      	bne.n	8007d9e <DMA_SetConfig+0x10e>
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	e000      	b.n	8007da0 <DMA_SetConfig+0x110>
 8007d9e:	2300      	movs	r3, #0
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d00d      	beq.n	8007dc0 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007da8:	68fa      	ldr	r2, [r7, #12]
 8007daa:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8007dac:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d004      	beq.n	8007dc0 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dba:	68fa      	ldr	r2, [r7, #12]
 8007dbc:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8007dbe:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	4a39      	ldr	r2, [pc, #228]	; (8007eac <DMA_SetConfig+0x21c>)
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	d04a      	beq.n	8007e60 <DMA_SetConfig+0x1d0>
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	4a38      	ldr	r2, [pc, #224]	; (8007eb0 <DMA_SetConfig+0x220>)
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d045      	beq.n	8007e60 <DMA_SetConfig+0x1d0>
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	4a36      	ldr	r2, [pc, #216]	; (8007eb4 <DMA_SetConfig+0x224>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d040      	beq.n	8007e60 <DMA_SetConfig+0x1d0>
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	4a35      	ldr	r2, [pc, #212]	; (8007eb8 <DMA_SetConfig+0x228>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d03b      	beq.n	8007e60 <DMA_SetConfig+0x1d0>
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	4a33      	ldr	r2, [pc, #204]	; (8007ebc <DMA_SetConfig+0x22c>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d036      	beq.n	8007e60 <DMA_SetConfig+0x1d0>
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	4a32      	ldr	r2, [pc, #200]	; (8007ec0 <DMA_SetConfig+0x230>)
 8007df8:	4293      	cmp	r3, r2
 8007dfa:	d031      	beq.n	8007e60 <DMA_SetConfig+0x1d0>
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	4a30      	ldr	r2, [pc, #192]	; (8007ec4 <DMA_SetConfig+0x234>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d02c      	beq.n	8007e60 <DMA_SetConfig+0x1d0>
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	4a2f      	ldr	r2, [pc, #188]	; (8007ec8 <DMA_SetConfig+0x238>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d027      	beq.n	8007e60 <DMA_SetConfig+0x1d0>
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	4a2d      	ldr	r2, [pc, #180]	; (8007ecc <DMA_SetConfig+0x23c>)
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d022      	beq.n	8007e60 <DMA_SetConfig+0x1d0>
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	4a2c      	ldr	r2, [pc, #176]	; (8007ed0 <DMA_SetConfig+0x240>)
 8007e20:	4293      	cmp	r3, r2
 8007e22:	d01d      	beq.n	8007e60 <DMA_SetConfig+0x1d0>
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	4a2a      	ldr	r2, [pc, #168]	; (8007ed4 <DMA_SetConfig+0x244>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d018      	beq.n	8007e60 <DMA_SetConfig+0x1d0>
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	4a29      	ldr	r2, [pc, #164]	; (8007ed8 <DMA_SetConfig+0x248>)
 8007e34:	4293      	cmp	r3, r2
 8007e36:	d013      	beq.n	8007e60 <DMA_SetConfig+0x1d0>
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	4a27      	ldr	r2, [pc, #156]	; (8007edc <DMA_SetConfig+0x24c>)
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d00e      	beq.n	8007e60 <DMA_SetConfig+0x1d0>
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	4a26      	ldr	r2, [pc, #152]	; (8007ee0 <DMA_SetConfig+0x250>)
 8007e48:	4293      	cmp	r3, r2
 8007e4a:	d009      	beq.n	8007e60 <DMA_SetConfig+0x1d0>
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	4a24      	ldr	r2, [pc, #144]	; (8007ee4 <DMA_SetConfig+0x254>)
 8007e52:	4293      	cmp	r3, r2
 8007e54:	d004      	beq.n	8007e60 <DMA_SetConfig+0x1d0>
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	4a23      	ldr	r2, [pc, #140]	; (8007ee8 <DMA_SetConfig+0x258>)
 8007e5c:	4293      	cmp	r3, r2
 8007e5e:	d101      	bne.n	8007e64 <DMA_SetConfig+0x1d4>
 8007e60:	2301      	movs	r3, #1
 8007e62:	e000      	b.n	8007e66 <DMA_SetConfig+0x1d6>
 8007e64:	2300      	movs	r3, #0
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d059      	beq.n	8007f1e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e6e:	f003 031f 	and.w	r3, r3, #31
 8007e72:	223f      	movs	r2, #63	; 0x3f
 8007e74:	409a      	lsls	r2, r3
 8007e76:	697b      	ldr	r3, [r7, #20]
 8007e78:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	681a      	ldr	r2, [r3, #0]
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007e88:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	683a      	ldr	r2, [r7, #0]
 8007e90:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	689b      	ldr	r3, [r3, #8]
 8007e96:	2b40      	cmp	r3, #64	; 0x40
 8007e98:	d138      	bne.n	8007f0c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	687a      	ldr	r2, [r7, #4]
 8007ea0:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	68ba      	ldr	r2, [r7, #8]
 8007ea8:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007eaa:	e086      	b.n	8007fba <DMA_SetConfig+0x32a>
 8007eac:	40020010 	.word	0x40020010
 8007eb0:	40020028 	.word	0x40020028
 8007eb4:	40020040 	.word	0x40020040
 8007eb8:	40020058 	.word	0x40020058
 8007ebc:	40020070 	.word	0x40020070
 8007ec0:	40020088 	.word	0x40020088
 8007ec4:	400200a0 	.word	0x400200a0
 8007ec8:	400200b8 	.word	0x400200b8
 8007ecc:	40020410 	.word	0x40020410
 8007ed0:	40020428 	.word	0x40020428
 8007ed4:	40020440 	.word	0x40020440
 8007ed8:	40020458 	.word	0x40020458
 8007edc:	40020470 	.word	0x40020470
 8007ee0:	40020488 	.word	0x40020488
 8007ee4:	400204a0 	.word	0x400204a0
 8007ee8:	400204b8 	.word	0x400204b8
 8007eec:	58025408 	.word	0x58025408
 8007ef0:	5802541c 	.word	0x5802541c
 8007ef4:	58025430 	.word	0x58025430
 8007ef8:	58025444 	.word	0x58025444
 8007efc:	58025458 	.word	0x58025458
 8007f00:	5802546c 	.word	0x5802546c
 8007f04:	58025480 	.word	0x58025480
 8007f08:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	68ba      	ldr	r2, [r7, #8]
 8007f12:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	687a      	ldr	r2, [r7, #4]
 8007f1a:	60da      	str	r2, [r3, #12]
}
 8007f1c:	e04d      	b.n	8007fba <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	4a29      	ldr	r2, [pc, #164]	; (8007fc8 <DMA_SetConfig+0x338>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d022      	beq.n	8007f6e <DMA_SetConfig+0x2de>
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	4a27      	ldr	r2, [pc, #156]	; (8007fcc <DMA_SetConfig+0x33c>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d01d      	beq.n	8007f6e <DMA_SetConfig+0x2de>
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	4a26      	ldr	r2, [pc, #152]	; (8007fd0 <DMA_SetConfig+0x340>)
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	d018      	beq.n	8007f6e <DMA_SetConfig+0x2de>
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a24      	ldr	r2, [pc, #144]	; (8007fd4 <DMA_SetConfig+0x344>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d013      	beq.n	8007f6e <DMA_SetConfig+0x2de>
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a23      	ldr	r2, [pc, #140]	; (8007fd8 <DMA_SetConfig+0x348>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d00e      	beq.n	8007f6e <DMA_SetConfig+0x2de>
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4a21      	ldr	r2, [pc, #132]	; (8007fdc <DMA_SetConfig+0x34c>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d009      	beq.n	8007f6e <DMA_SetConfig+0x2de>
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	4a20      	ldr	r2, [pc, #128]	; (8007fe0 <DMA_SetConfig+0x350>)
 8007f60:	4293      	cmp	r3, r2
 8007f62:	d004      	beq.n	8007f6e <DMA_SetConfig+0x2de>
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	4a1e      	ldr	r2, [pc, #120]	; (8007fe4 <DMA_SetConfig+0x354>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d101      	bne.n	8007f72 <DMA_SetConfig+0x2e2>
 8007f6e:	2301      	movs	r3, #1
 8007f70:	e000      	b.n	8007f74 <DMA_SetConfig+0x2e4>
 8007f72:	2300      	movs	r3, #0
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d020      	beq.n	8007fba <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f7c:	f003 031f 	and.w	r3, r3, #31
 8007f80:	2201      	movs	r2, #1
 8007f82:	409a      	lsls	r2, r3
 8007f84:	693b      	ldr	r3, [r7, #16]
 8007f86:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	683a      	ldr	r2, [r7, #0]
 8007f8e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	689b      	ldr	r3, [r3, #8]
 8007f94:	2b40      	cmp	r3, #64	; 0x40
 8007f96:	d108      	bne.n	8007faa <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	687a      	ldr	r2, [r7, #4]
 8007f9e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	68ba      	ldr	r2, [r7, #8]
 8007fa6:	60da      	str	r2, [r3, #12]
}
 8007fa8:	e007      	b.n	8007fba <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	68ba      	ldr	r2, [r7, #8]
 8007fb0:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	687a      	ldr	r2, [r7, #4]
 8007fb8:	60da      	str	r2, [r3, #12]
}
 8007fba:	bf00      	nop
 8007fbc:	371c      	adds	r7, #28
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc4:	4770      	bx	lr
 8007fc6:	bf00      	nop
 8007fc8:	58025408 	.word	0x58025408
 8007fcc:	5802541c 	.word	0x5802541c
 8007fd0:	58025430 	.word	0x58025430
 8007fd4:	58025444 	.word	0x58025444
 8007fd8:	58025458 	.word	0x58025458
 8007fdc:	5802546c 	.word	0x5802546c
 8007fe0:	58025480 	.word	0x58025480
 8007fe4:	58025494 	.word	0x58025494

08007fe8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007fe8:	b480      	push	{r7}
 8007fea:	b085      	sub	sp, #20
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	4a42      	ldr	r2, [pc, #264]	; (8008100 <DMA_CalcBaseAndBitshift+0x118>)
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d04a      	beq.n	8008090 <DMA_CalcBaseAndBitshift+0xa8>
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	4a41      	ldr	r2, [pc, #260]	; (8008104 <DMA_CalcBaseAndBitshift+0x11c>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d045      	beq.n	8008090 <DMA_CalcBaseAndBitshift+0xa8>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	4a3f      	ldr	r2, [pc, #252]	; (8008108 <DMA_CalcBaseAndBitshift+0x120>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d040      	beq.n	8008090 <DMA_CalcBaseAndBitshift+0xa8>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	4a3e      	ldr	r2, [pc, #248]	; (800810c <DMA_CalcBaseAndBitshift+0x124>)
 8008014:	4293      	cmp	r3, r2
 8008016:	d03b      	beq.n	8008090 <DMA_CalcBaseAndBitshift+0xa8>
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	4a3c      	ldr	r2, [pc, #240]	; (8008110 <DMA_CalcBaseAndBitshift+0x128>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d036      	beq.n	8008090 <DMA_CalcBaseAndBitshift+0xa8>
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	4a3b      	ldr	r2, [pc, #236]	; (8008114 <DMA_CalcBaseAndBitshift+0x12c>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d031      	beq.n	8008090 <DMA_CalcBaseAndBitshift+0xa8>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a39      	ldr	r2, [pc, #228]	; (8008118 <DMA_CalcBaseAndBitshift+0x130>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d02c      	beq.n	8008090 <DMA_CalcBaseAndBitshift+0xa8>
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	4a38      	ldr	r2, [pc, #224]	; (800811c <DMA_CalcBaseAndBitshift+0x134>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d027      	beq.n	8008090 <DMA_CalcBaseAndBitshift+0xa8>
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	4a36      	ldr	r2, [pc, #216]	; (8008120 <DMA_CalcBaseAndBitshift+0x138>)
 8008046:	4293      	cmp	r3, r2
 8008048:	d022      	beq.n	8008090 <DMA_CalcBaseAndBitshift+0xa8>
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	4a35      	ldr	r2, [pc, #212]	; (8008124 <DMA_CalcBaseAndBitshift+0x13c>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d01d      	beq.n	8008090 <DMA_CalcBaseAndBitshift+0xa8>
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	4a33      	ldr	r2, [pc, #204]	; (8008128 <DMA_CalcBaseAndBitshift+0x140>)
 800805a:	4293      	cmp	r3, r2
 800805c:	d018      	beq.n	8008090 <DMA_CalcBaseAndBitshift+0xa8>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4a32      	ldr	r2, [pc, #200]	; (800812c <DMA_CalcBaseAndBitshift+0x144>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d013      	beq.n	8008090 <DMA_CalcBaseAndBitshift+0xa8>
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	4a30      	ldr	r2, [pc, #192]	; (8008130 <DMA_CalcBaseAndBitshift+0x148>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d00e      	beq.n	8008090 <DMA_CalcBaseAndBitshift+0xa8>
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	4a2f      	ldr	r2, [pc, #188]	; (8008134 <DMA_CalcBaseAndBitshift+0x14c>)
 8008078:	4293      	cmp	r3, r2
 800807a:	d009      	beq.n	8008090 <DMA_CalcBaseAndBitshift+0xa8>
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	4a2d      	ldr	r2, [pc, #180]	; (8008138 <DMA_CalcBaseAndBitshift+0x150>)
 8008082:	4293      	cmp	r3, r2
 8008084:	d004      	beq.n	8008090 <DMA_CalcBaseAndBitshift+0xa8>
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	4a2c      	ldr	r2, [pc, #176]	; (800813c <DMA_CalcBaseAndBitshift+0x154>)
 800808c:	4293      	cmp	r3, r2
 800808e:	d101      	bne.n	8008094 <DMA_CalcBaseAndBitshift+0xac>
 8008090:	2301      	movs	r3, #1
 8008092:	e000      	b.n	8008096 <DMA_CalcBaseAndBitshift+0xae>
 8008094:	2300      	movs	r3, #0
 8008096:	2b00      	cmp	r3, #0
 8008098:	d024      	beq.n	80080e4 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	b2db      	uxtb	r3, r3
 80080a0:	3b10      	subs	r3, #16
 80080a2:	4a27      	ldr	r2, [pc, #156]	; (8008140 <DMA_CalcBaseAndBitshift+0x158>)
 80080a4:	fba2 2303 	umull	r2, r3, r2, r3
 80080a8:	091b      	lsrs	r3, r3, #4
 80080aa:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	f003 0307 	and.w	r3, r3, #7
 80080b2:	4a24      	ldr	r2, [pc, #144]	; (8008144 <DMA_CalcBaseAndBitshift+0x15c>)
 80080b4:	5cd3      	ldrb	r3, [r2, r3]
 80080b6:	461a      	mov	r2, r3
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	2b03      	cmp	r3, #3
 80080c0:	d908      	bls.n	80080d4 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	461a      	mov	r2, r3
 80080c8:	4b1f      	ldr	r3, [pc, #124]	; (8008148 <DMA_CalcBaseAndBitshift+0x160>)
 80080ca:	4013      	ands	r3, r2
 80080cc:	1d1a      	adds	r2, r3, #4
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	659a      	str	r2, [r3, #88]	; 0x58
 80080d2:	e00d      	b.n	80080f0 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	461a      	mov	r2, r3
 80080da:	4b1b      	ldr	r3, [pc, #108]	; (8008148 <DMA_CalcBaseAndBitshift+0x160>)
 80080dc:	4013      	ands	r3, r2
 80080de:	687a      	ldr	r2, [r7, #4]
 80080e0:	6593      	str	r3, [r2, #88]	; 0x58
 80080e2:	e005      	b.n	80080f0 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80080f4:	4618      	mov	r0, r3
 80080f6:	3714      	adds	r7, #20
 80080f8:	46bd      	mov	sp, r7
 80080fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fe:	4770      	bx	lr
 8008100:	40020010 	.word	0x40020010
 8008104:	40020028 	.word	0x40020028
 8008108:	40020040 	.word	0x40020040
 800810c:	40020058 	.word	0x40020058
 8008110:	40020070 	.word	0x40020070
 8008114:	40020088 	.word	0x40020088
 8008118:	400200a0 	.word	0x400200a0
 800811c:	400200b8 	.word	0x400200b8
 8008120:	40020410 	.word	0x40020410
 8008124:	40020428 	.word	0x40020428
 8008128:	40020440 	.word	0x40020440
 800812c:	40020458 	.word	0x40020458
 8008130:	40020470 	.word	0x40020470
 8008134:	40020488 	.word	0x40020488
 8008138:	400204a0 	.word	0x400204a0
 800813c:	400204b8 	.word	0x400204b8
 8008140:	aaaaaaab 	.word	0xaaaaaaab
 8008144:	0801fef4 	.word	0x0801fef4
 8008148:	fffffc00 	.word	0xfffffc00

0800814c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800814c:	b480      	push	{r7}
 800814e:	b085      	sub	sp, #20
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008154:	2300      	movs	r3, #0
 8008156:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	699b      	ldr	r3, [r3, #24]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d120      	bne.n	80081a2 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008164:	2b03      	cmp	r3, #3
 8008166:	d858      	bhi.n	800821a <DMA_CheckFifoParam+0xce>
 8008168:	a201      	add	r2, pc, #4	; (adr r2, 8008170 <DMA_CheckFifoParam+0x24>)
 800816a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800816e:	bf00      	nop
 8008170:	08008181 	.word	0x08008181
 8008174:	08008193 	.word	0x08008193
 8008178:	08008181 	.word	0x08008181
 800817c:	0800821b 	.word	0x0800821b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008184:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008188:	2b00      	cmp	r3, #0
 800818a:	d048      	beq.n	800821e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800818c:	2301      	movs	r3, #1
 800818e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008190:	e045      	b.n	800821e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008196:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800819a:	d142      	bne.n	8008222 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800819c:	2301      	movs	r3, #1
 800819e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80081a0:	e03f      	b.n	8008222 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	699b      	ldr	r3, [r3, #24]
 80081a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80081aa:	d123      	bne.n	80081f4 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081b0:	2b03      	cmp	r3, #3
 80081b2:	d838      	bhi.n	8008226 <DMA_CheckFifoParam+0xda>
 80081b4:	a201      	add	r2, pc, #4	; (adr r2, 80081bc <DMA_CheckFifoParam+0x70>)
 80081b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081ba:	bf00      	nop
 80081bc:	080081cd 	.word	0x080081cd
 80081c0:	080081d3 	.word	0x080081d3
 80081c4:	080081cd 	.word	0x080081cd
 80081c8:	080081e5 	.word	0x080081e5
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80081cc:	2301      	movs	r3, #1
 80081ce:	73fb      	strb	r3, [r7, #15]
        break;
 80081d0:	e030      	b.n	8008234 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081d6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d025      	beq.n	800822a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80081de:	2301      	movs	r3, #1
 80081e0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80081e2:	e022      	b.n	800822a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081e8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80081ec:	d11f      	bne.n	800822e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80081ee:	2301      	movs	r3, #1
 80081f0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80081f2:	e01c      	b.n	800822e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081f8:	2b02      	cmp	r3, #2
 80081fa:	d902      	bls.n	8008202 <DMA_CheckFifoParam+0xb6>
 80081fc:	2b03      	cmp	r3, #3
 80081fe:	d003      	beq.n	8008208 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8008200:	e018      	b.n	8008234 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8008202:	2301      	movs	r3, #1
 8008204:	73fb      	strb	r3, [r7, #15]
        break;
 8008206:	e015      	b.n	8008234 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800820c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008210:	2b00      	cmp	r3, #0
 8008212:	d00e      	beq.n	8008232 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8008214:	2301      	movs	r3, #1
 8008216:	73fb      	strb	r3, [r7, #15]
    break;
 8008218:	e00b      	b.n	8008232 <DMA_CheckFifoParam+0xe6>
        break;
 800821a:	bf00      	nop
 800821c:	e00a      	b.n	8008234 <DMA_CheckFifoParam+0xe8>
        break;
 800821e:	bf00      	nop
 8008220:	e008      	b.n	8008234 <DMA_CheckFifoParam+0xe8>
        break;
 8008222:	bf00      	nop
 8008224:	e006      	b.n	8008234 <DMA_CheckFifoParam+0xe8>
        break;
 8008226:	bf00      	nop
 8008228:	e004      	b.n	8008234 <DMA_CheckFifoParam+0xe8>
        break;
 800822a:	bf00      	nop
 800822c:	e002      	b.n	8008234 <DMA_CheckFifoParam+0xe8>
        break;
 800822e:	bf00      	nop
 8008230:	e000      	b.n	8008234 <DMA_CheckFifoParam+0xe8>
    break;
 8008232:	bf00      	nop
    }
  }

  return status;
 8008234:	7bfb      	ldrb	r3, [r7, #15]
}
 8008236:	4618      	mov	r0, r3
 8008238:	3714      	adds	r7, #20
 800823a:	46bd      	mov	sp, r7
 800823c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008240:	4770      	bx	lr
 8008242:	bf00      	nop

08008244 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008244:	b480      	push	{r7}
 8008246:	b085      	sub	sp, #20
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	4a38      	ldr	r2, [pc, #224]	; (8008338 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8008258:	4293      	cmp	r3, r2
 800825a:	d022      	beq.n	80082a2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	4a36      	ldr	r2, [pc, #216]	; (800833c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d01d      	beq.n	80082a2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	4a35      	ldr	r2, [pc, #212]	; (8008340 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800826c:	4293      	cmp	r3, r2
 800826e:	d018      	beq.n	80082a2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4a33      	ldr	r2, [pc, #204]	; (8008344 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d013      	beq.n	80082a2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	4a32      	ldr	r2, [pc, #200]	; (8008348 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8008280:	4293      	cmp	r3, r2
 8008282:	d00e      	beq.n	80082a2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	4a30      	ldr	r2, [pc, #192]	; (800834c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800828a:	4293      	cmp	r3, r2
 800828c:	d009      	beq.n	80082a2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	4a2f      	ldr	r2, [pc, #188]	; (8008350 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8008294:	4293      	cmp	r3, r2
 8008296:	d004      	beq.n	80082a2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	4a2d      	ldr	r2, [pc, #180]	; (8008354 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800829e:	4293      	cmp	r3, r2
 80082a0:	d101      	bne.n	80082a6 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80082a2:	2301      	movs	r3, #1
 80082a4:	e000      	b.n	80082a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80082a6:	2300      	movs	r3, #0
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d01a      	beq.n	80082e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	b2db      	uxtb	r3, r3
 80082b2:	3b08      	subs	r3, #8
 80082b4:	4a28      	ldr	r2, [pc, #160]	; (8008358 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80082b6:	fba2 2303 	umull	r2, r3, r2, r3
 80082ba:	091b      	lsrs	r3, r3, #4
 80082bc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80082be:	68fa      	ldr	r2, [r7, #12]
 80082c0:	4b26      	ldr	r3, [pc, #152]	; (800835c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80082c2:	4413      	add	r3, r2
 80082c4:	009b      	lsls	r3, r3, #2
 80082c6:	461a      	mov	r2, r3
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	4a24      	ldr	r2, [pc, #144]	; (8008360 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80082d0:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	f003 031f 	and.w	r3, r3, #31
 80082d8:	2201      	movs	r2, #1
 80082da:	409a      	lsls	r2, r3
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80082e0:	e024      	b.n	800832c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	b2db      	uxtb	r3, r3
 80082e8:	3b10      	subs	r3, #16
 80082ea:	4a1e      	ldr	r2, [pc, #120]	; (8008364 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80082ec:	fba2 2303 	umull	r2, r3, r2, r3
 80082f0:	091b      	lsrs	r3, r3, #4
 80082f2:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80082f4:	68bb      	ldr	r3, [r7, #8]
 80082f6:	4a1c      	ldr	r2, [pc, #112]	; (8008368 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80082f8:	4293      	cmp	r3, r2
 80082fa:	d806      	bhi.n	800830a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	4a1b      	ldr	r2, [pc, #108]	; (800836c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8008300:	4293      	cmp	r3, r2
 8008302:	d902      	bls.n	800830a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	3308      	adds	r3, #8
 8008308:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800830a:	68fa      	ldr	r2, [r7, #12]
 800830c:	4b18      	ldr	r3, [pc, #96]	; (8008370 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800830e:	4413      	add	r3, r2
 8008310:	009b      	lsls	r3, r3, #2
 8008312:	461a      	mov	r2, r3
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	4a16      	ldr	r2, [pc, #88]	; (8008374 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800831c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	f003 031f 	and.w	r3, r3, #31
 8008324:	2201      	movs	r2, #1
 8008326:	409a      	lsls	r2, r3
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	669a      	str	r2, [r3, #104]	; 0x68
}
 800832c:	bf00      	nop
 800832e:	3714      	adds	r7, #20
 8008330:	46bd      	mov	sp, r7
 8008332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008336:	4770      	bx	lr
 8008338:	58025408 	.word	0x58025408
 800833c:	5802541c 	.word	0x5802541c
 8008340:	58025430 	.word	0x58025430
 8008344:	58025444 	.word	0x58025444
 8008348:	58025458 	.word	0x58025458
 800834c:	5802546c 	.word	0x5802546c
 8008350:	58025480 	.word	0x58025480
 8008354:	58025494 	.word	0x58025494
 8008358:	cccccccd 	.word	0xcccccccd
 800835c:	16009600 	.word	0x16009600
 8008360:	58025880 	.word	0x58025880
 8008364:	aaaaaaab 	.word	0xaaaaaaab
 8008368:	400204b8 	.word	0x400204b8
 800836c:	4002040f 	.word	0x4002040f
 8008370:	10008200 	.word	0x10008200
 8008374:	40020880 	.word	0x40020880

08008378 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008378:	b480      	push	{r7}
 800837a:	b085      	sub	sp, #20
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	685b      	ldr	r3, [r3, #4]
 8008384:	b2db      	uxtb	r3, r3
 8008386:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d04a      	beq.n	8008424 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2b08      	cmp	r3, #8
 8008392:	d847      	bhi.n	8008424 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	4a25      	ldr	r2, [pc, #148]	; (8008430 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800839a:	4293      	cmp	r3, r2
 800839c:	d022      	beq.n	80083e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	4a24      	ldr	r2, [pc, #144]	; (8008434 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80083a4:	4293      	cmp	r3, r2
 80083a6:	d01d      	beq.n	80083e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	4a22      	ldr	r2, [pc, #136]	; (8008438 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80083ae:	4293      	cmp	r3, r2
 80083b0:	d018      	beq.n	80083e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	4a21      	ldr	r2, [pc, #132]	; (800843c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80083b8:	4293      	cmp	r3, r2
 80083ba:	d013      	beq.n	80083e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	4a1f      	ldr	r2, [pc, #124]	; (8008440 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80083c2:	4293      	cmp	r3, r2
 80083c4:	d00e      	beq.n	80083e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	4a1e      	ldr	r2, [pc, #120]	; (8008444 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80083cc:	4293      	cmp	r3, r2
 80083ce:	d009      	beq.n	80083e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	4a1c      	ldr	r2, [pc, #112]	; (8008448 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80083d6:	4293      	cmp	r3, r2
 80083d8:	d004      	beq.n	80083e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	4a1b      	ldr	r2, [pc, #108]	; (800844c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d101      	bne.n	80083e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80083e4:	2301      	movs	r3, #1
 80083e6:	e000      	b.n	80083ea <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80083e8:	2300      	movs	r3, #0
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d00a      	beq.n	8008404 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80083ee:	68fa      	ldr	r2, [r7, #12]
 80083f0:	4b17      	ldr	r3, [pc, #92]	; (8008450 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80083f2:	4413      	add	r3, r2
 80083f4:	009b      	lsls	r3, r3, #2
 80083f6:	461a      	mov	r2, r3
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	4a15      	ldr	r2, [pc, #84]	; (8008454 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8008400:	671a      	str	r2, [r3, #112]	; 0x70
 8008402:	e009      	b.n	8008418 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008404:	68fa      	ldr	r2, [r7, #12]
 8008406:	4b14      	ldr	r3, [pc, #80]	; (8008458 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8008408:	4413      	add	r3, r2
 800840a:	009b      	lsls	r3, r3, #2
 800840c:	461a      	mov	r2, r3
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	4a11      	ldr	r2, [pc, #68]	; (800845c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8008416:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	3b01      	subs	r3, #1
 800841c:	2201      	movs	r2, #1
 800841e:	409a      	lsls	r2, r3
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8008424:	bf00      	nop
 8008426:	3714      	adds	r7, #20
 8008428:	46bd      	mov	sp, r7
 800842a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842e:	4770      	bx	lr
 8008430:	58025408 	.word	0x58025408
 8008434:	5802541c 	.word	0x5802541c
 8008438:	58025430 	.word	0x58025430
 800843c:	58025444 	.word	0x58025444
 8008440:	58025458 	.word	0x58025458
 8008444:	5802546c 	.word	0x5802546c
 8008448:	58025480 	.word	0x58025480
 800844c:	58025494 	.word	0x58025494
 8008450:	1600963f 	.word	0x1600963f
 8008454:	58025940 	.word	0x58025940
 8008458:	1000823f 	.word	0x1000823f
 800845c:	40020940 	.word	0x40020940

08008460 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b098      	sub	sp, #96	; 0x60
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8008468:	4a84      	ldr	r2, [pc, #528]	; (800867c <HAL_FDCAN_Init+0x21c>)
 800846a:	f107 030c 	add.w	r3, r7, #12
 800846e:	4611      	mov	r1, r2
 8008470:	224c      	movs	r2, #76	; 0x4c
 8008472:	4618      	mov	r0, r3
 8008474:	f013 fcd9 	bl	801be2a <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d101      	bne.n	8008482 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800847e:	2301      	movs	r3, #1
 8008480:	e1c6      	b.n	8008810 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	4a7e      	ldr	r2, [pc, #504]	; (8008680 <HAL_FDCAN_Init+0x220>)
 8008488:	4293      	cmp	r3, r2
 800848a:	d106      	bne.n	800849a <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8008494:	461a      	mov	r2, r3
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80084a0:	b2db      	uxtb	r3, r3
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d106      	bne.n	80084b4 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2200      	movs	r2, #0
 80084aa:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80084ae:	6878      	ldr	r0, [r7, #4]
 80084b0:	f7fa fdb0 	bl	8003014 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	699a      	ldr	r2, [r3, #24]
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f022 0210 	bic.w	r2, r2, #16
 80084c2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80084c4:	f7fb fde6 	bl	8004094 <HAL_GetTick>
 80084c8:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80084ca:	e014      	b.n	80084f6 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80084cc:	f7fb fde2 	bl	8004094 <HAL_GetTick>
 80084d0:	4602      	mov	r2, r0
 80084d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80084d4:	1ad3      	subs	r3, r2, r3
 80084d6:	2b0a      	cmp	r3, #10
 80084d8:	d90d      	bls.n	80084f6 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80084e0:	f043 0201 	orr.w	r2, r3, #1
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2203      	movs	r2, #3
 80084ee:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 80084f2:	2301      	movs	r3, #1
 80084f4:	e18c      	b.n	8008810 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	699b      	ldr	r3, [r3, #24]
 80084fc:	f003 0308 	and.w	r3, r3, #8
 8008500:	2b08      	cmp	r3, #8
 8008502:	d0e3      	beq.n	80084cc <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	699a      	ldr	r2, [r3, #24]
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f042 0201 	orr.w	r2, r2, #1
 8008512:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008514:	f7fb fdbe 	bl	8004094 <HAL_GetTick>
 8008518:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800851a:	e014      	b.n	8008546 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800851c:	f7fb fdba 	bl	8004094 <HAL_GetTick>
 8008520:	4602      	mov	r2, r0
 8008522:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008524:	1ad3      	subs	r3, r2, r3
 8008526:	2b0a      	cmp	r3, #10
 8008528:	d90d      	bls.n	8008546 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008530:	f043 0201 	orr.w	r2, r3, #1
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2203      	movs	r2, #3
 800853e:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8008542:	2301      	movs	r3, #1
 8008544:	e164      	b.n	8008810 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	699b      	ldr	r3, [r3, #24]
 800854c:	f003 0301 	and.w	r3, r3, #1
 8008550:	2b00      	cmp	r3, #0
 8008552:	d0e3      	beq.n	800851c <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	699a      	ldr	r2, [r3, #24]
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	f042 0202 	orr.w	r2, r2, #2
 8008562:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	7c1b      	ldrb	r3, [r3, #16]
 8008568:	2b01      	cmp	r3, #1
 800856a:	d108      	bne.n	800857e <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	699a      	ldr	r2, [r3, #24]
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800857a:	619a      	str	r2, [r3, #24]
 800857c:	e007      	b.n	800858e <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	699a      	ldr	r2, [r3, #24]
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800858c:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	7c5b      	ldrb	r3, [r3, #17]
 8008592:	2b01      	cmp	r3, #1
 8008594:	d108      	bne.n	80085a8 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	699a      	ldr	r2, [r3, #24]
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80085a4:	619a      	str	r2, [r3, #24]
 80085a6:	e007      	b.n	80085b8 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	699a      	ldr	r2, [r3, #24]
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80085b6:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	7c9b      	ldrb	r3, [r3, #18]
 80085bc:	2b01      	cmp	r3, #1
 80085be:	d108      	bne.n	80085d2 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	699a      	ldr	r2, [r3, #24]
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80085ce:	619a      	str	r2, [r3, #24]
 80085d0:	e007      	b.n	80085e2 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	699a      	ldr	r2, [r3, #24]
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80085e0:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	699b      	ldr	r3, [r3, #24]
 80085e8:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	689a      	ldr	r2, [r3, #8]
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	430a      	orrs	r2, r1
 80085f6:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	699a      	ldr	r2, [r3, #24]
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8008606:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	691a      	ldr	r2, [r3, #16]
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f022 0210 	bic.w	r2, r2, #16
 8008616:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	68db      	ldr	r3, [r3, #12]
 800861c:	2b01      	cmp	r3, #1
 800861e:	d108      	bne.n	8008632 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	699a      	ldr	r2, [r3, #24]
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f042 0204 	orr.w	r2, r2, #4
 800862e:	619a      	str	r2, [r3, #24]
 8008630:	e030      	b.n	8008694 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	68db      	ldr	r3, [r3, #12]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d02c      	beq.n	8008694 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	68db      	ldr	r3, [r3, #12]
 800863e:	2b02      	cmp	r3, #2
 8008640:	d020      	beq.n	8008684 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	699a      	ldr	r2, [r3, #24]
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008650:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	691a      	ldr	r2, [r3, #16]
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	f042 0210 	orr.w	r2, r2, #16
 8008660:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	68db      	ldr	r3, [r3, #12]
 8008666:	2b03      	cmp	r3, #3
 8008668:	d114      	bne.n	8008694 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	699a      	ldr	r2, [r3, #24]
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	f042 0220 	orr.w	r2, r2, #32
 8008678:	619a      	str	r2, [r3, #24]
 800867a:	e00b      	b.n	8008694 <HAL_FDCAN_Init+0x234>
 800867c:	0801fd98 	.word	0x0801fd98
 8008680:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	699a      	ldr	r2, [r3, #24]
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f042 0220 	orr.w	r2, r2, #32
 8008692:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	699b      	ldr	r3, [r3, #24]
 8008698:	3b01      	subs	r3, #1
 800869a:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	69db      	ldr	r3, [r3, #28]
 80086a0:	3b01      	subs	r3, #1
 80086a2:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80086a4:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	6a1b      	ldr	r3, [r3, #32]
 80086aa:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80086ac:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	695b      	ldr	r3, [r3, #20]
 80086b4:	3b01      	subs	r3, #1
 80086b6:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80086bc:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80086be:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	689b      	ldr	r3, [r3, #8]
 80086c4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80086c8:	d115      	bne.n	80086f6 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086ce:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086d4:	3b01      	subs	r3, #1
 80086d6:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80086d8:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086de:	3b01      	subs	r3, #1
 80086e0:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 80086e2:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086ea:	3b01      	subs	r3, #1
 80086ec:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 80086f2:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 80086f4:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d00a      	beq.n	8008714 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	430a      	orrs	r2, r1
 8008710:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800871c:	4413      	add	r3, r2
 800871e:	2b00      	cmp	r3, #0
 8008720:	d011      	beq.n	8008746 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 800872a:	f023 0107 	bic.w	r1, r3, #7
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008732:	009b      	lsls	r3, r3, #2
 8008734:	3360      	adds	r3, #96	; 0x60
 8008736:	443b      	add	r3, r7
 8008738:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	430a      	orrs	r2, r1
 8008742:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800874a:	2b00      	cmp	r3, #0
 800874c:	d011      	beq.n	8008772 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8008756:	f023 0107 	bic.w	r1, r3, #7
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800875e:	009b      	lsls	r3, r3, #2
 8008760:	3360      	adds	r3, #96	; 0x60
 8008762:	443b      	add	r3, r7
 8008764:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	430a      	orrs	r2, r1
 800876e:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008776:	2b00      	cmp	r3, #0
 8008778:	d012      	beq.n	80087a0 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8008782:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800878a:	009b      	lsls	r3, r3, #2
 800878c:	3360      	adds	r3, #96	; 0x60
 800878e:	443b      	add	r3, r7
 8008790:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8008794:	011a      	lsls	r2, r3, #4
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	430a      	orrs	r2, r1
 800879c:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d012      	beq.n	80087ce <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80087b0:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087b8:	009b      	lsls	r3, r3, #2
 80087ba:	3360      	adds	r3, #96	; 0x60
 80087bc:	443b      	add	r3, r7
 80087be:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80087c2:	021a      	lsls	r2, r3, #8
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	430a      	orrs	r2, r1
 80087ca:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	4a11      	ldr	r2, [pc, #68]	; (8008818 <HAL_FDCAN_Init+0x3b8>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d107      	bne.n	80087e8 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	685b      	ldr	r3, [r3, #4]
 80087dc:	689a      	ldr	r2, [r3, #8]
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	685b      	ldr	r3, [r3, #4]
 80087e2:	f022 0203 	bic.w	r2, r2, #3
 80087e6:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2200      	movs	r2, #0
 80087ec:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2200      	movs	r2, #0
 80087f4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2201      	movs	r2, #1
 80087fc:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8008800:	6878      	ldr	r0, [r7, #4]
 8008802:	f000 f80b 	bl	800881c <FDCAN_CalcultateRamBlockAddresses>
 8008806:	4603      	mov	r3, r0
 8008808:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 800880c:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 8008810:	4618      	mov	r0, r3
 8008812:	3760      	adds	r7, #96	; 0x60
 8008814:	46bd      	mov	sp, r7
 8008816:	bd80      	pop	{r7, pc}
 8008818:	4000a000 	.word	0x4000a000

0800881c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800881c:	b480      	push	{r7}
 800881e:	b085      	sub	sp, #20
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008828:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8008832:	4ba7      	ldr	r3, [pc, #668]	; (8008ad0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008834:	4013      	ands	r3, r2
 8008836:	68ba      	ldr	r2, [r7, #8]
 8008838:	0091      	lsls	r1, r2, #2
 800883a:	687a      	ldr	r2, [r7, #4]
 800883c:	6812      	ldr	r2, [r2, #0]
 800883e:	430b      	orrs	r3, r1
 8008840:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800884c:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008854:	041a      	lsls	r2, r3, #16
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	430a      	orrs	r2, r1
 800885c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008864:	68ba      	ldr	r2, [r7, #8]
 8008866:	4413      	add	r3, r2
 8008868:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8008872:	4b97      	ldr	r3, [pc, #604]	; (8008ad0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008874:	4013      	ands	r3, r2
 8008876:	68ba      	ldr	r2, [r7, #8]
 8008878:	0091      	lsls	r1, r2, #2
 800887a:	687a      	ldr	r2, [r7, #4]
 800887c:	6812      	ldr	r2, [r2, #0]
 800887e:	430b      	orrs	r3, r1
 8008880:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800888c:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008894:	041a      	lsls	r2, r3, #16
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	430a      	orrs	r2, r1
 800889c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088a4:	005b      	lsls	r3, r3, #1
 80088a6:	68ba      	ldr	r2, [r7, #8]
 80088a8:	4413      	add	r3, r2
 80088aa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80088b4:	4b86      	ldr	r3, [pc, #536]	; (8008ad0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80088b6:	4013      	ands	r3, r2
 80088b8:	68ba      	ldr	r2, [r7, #8]
 80088ba:	0091      	lsls	r1, r2, #2
 80088bc:	687a      	ldr	r2, [r7, #4]
 80088be:	6812      	ldr	r2, [r2, #0]
 80088c0:	430b      	orrs	r3, r1
 80088c2:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80088ce:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088d6:	041a      	lsls	r2, r3, #16
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	430a      	orrs	r2, r1
 80088de:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088e6:	687a      	ldr	r2, [r7, #4]
 80088e8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80088ea:	fb02 f303 	mul.w	r3, r2, r3
 80088ee:	68ba      	ldr	r2, [r7, #8]
 80088f0:	4413      	add	r3, r2
 80088f2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80088fc:	4b74      	ldr	r3, [pc, #464]	; (8008ad0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80088fe:	4013      	ands	r3, r2
 8008900:	68ba      	ldr	r2, [r7, #8]
 8008902:	0091      	lsls	r1, r2, #2
 8008904:	687a      	ldr	r2, [r7, #4]
 8008906:	6812      	ldr	r2, [r2, #0]
 8008908:	430b      	orrs	r3, r1
 800890a:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008916:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800891e:	041a      	lsls	r2, r3, #16
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	430a      	orrs	r2, r1
 8008926:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800892e:	687a      	ldr	r2, [r7, #4]
 8008930:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8008932:	fb02 f303 	mul.w	r3, r2, r3
 8008936:	68ba      	ldr	r2, [r7, #8]
 8008938:	4413      	add	r3, r2
 800893a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8008944:	4b62      	ldr	r3, [pc, #392]	; (8008ad0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008946:	4013      	ands	r3, r2
 8008948:	68ba      	ldr	r2, [r7, #8]
 800894a:	0091      	lsls	r1, r2, #2
 800894c:	687a      	ldr	r2, [r7, #4]
 800894e:	6812      	ldr	r2, [r2, #0]
 8008950:	430b      	orrs	r3, r1
 8008952:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800895a:	687a      	ldr	r2, [r7, #4]
 800895c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800895e:	fb02 f303 	mul.w	r3, r2, r3
 8008962:	68ba      	ldr	r2, [r7, #8]
 8008964:	4413      	add	r3, r2
 8008966:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8008970:	4b57      	ldr	r3, [pc, #348]	; (8008ad0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008972:	4013      	ands	r3, r2
 8008974:	68ba      	ldr	r2, [r7, #8]
 8008976:	0091      	lsls	r1, r2, #2
 8008978:	687a      	ldr	r2, [r7, #4]
 800897a:	6812      	ldr	r2, [r2, #0]
 800897c:	430b      	orrs	r3, r1
 800897e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800898a:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008992:	041a      	lsls	r2, r3, #16
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	430a      	orrs	r2, r1
 800899a:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80089a2:	005b      	lsls	r3, r3, #1
 80089a4:	68ba      	ldr	r2, [r7, #8]
 80089a6:	4413      	add	r3, r2
 80089a8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80089b2:	4b47      	ldr	r3, [pc, #284]	; (8008ad0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80089b4:	4013      	ands	r3, r2
 80089b6:	68ba      	ldr	r2, [r7, #8]
 80089b8:	0091      	lsls	r1, r2, #2
 80089ba:	687a      	ldr	r2, [r7, #4]
 80089bc:	6812      	ldr	r2, [r2, #0]
 80089be:	430b      	orrs	r3, r1
 80089c0:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80089cc:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80089d4:	041a      	lsls	r2, r3, #16
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	430a      	orrs	r2, r1
 80089dc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80089e8:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089f0:	061a      	lsls	r2, r3, #24
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	430a      	orrs	r2, r1
 80089f8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008a00:	4b34      	ldr	r3, [pc, #208]	; (8008ad4 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8008a02:	4413      	add	r3, r2
 8008a04:	009a      	lsls	r2, r3, #2
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a12:	009b      	lsls	r3, r3, #2
 8008a14:	441a      	add	r2, r3
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a22:	00db      	lsls	r3, r3, #3
 8008a24:	441a      	add	r2, r3
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a32:	6879      	ldr	r1, [r7, #4]
 8008a34:	6c49      	ldr	r1, [r1, #68]	; 0x44
 8008a36:	fb01 f303 	mul.w	r3, r1, r3
 8008a3a:	009b      	lsls	r3, r3, #2
 8008a3c:	441a      	add	r2, r3
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008a4a:	6879      	ldr	r1, [r7, #4]
 8008a4c:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8008a4e:	fb01 f303 	mul.w	r3, r1, r3
 8008a52:	009b      	lsls	r3, r3, #2
 8008a54:	441a      	add	r2, r3
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a62:	6879      	ldr	r1, [r7, #4]
 8008a64:	6d49      	ldr	r1, [r1, #84]	; 0x54
 8008a66:	fb01 f303 	mul.w	r3, r1, r3
 8008a6a:	009b      	lsls	r3, r3, #2
 8008a6c:	441a      	add	r2, r3
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a7e:	00db      	lsls	r3, r3, #3
 8008a80:	441a      	add	r2, r3
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008a92:	6879      	ldr	r1, [r7, #4]
 8008a94:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8008a96:	fb01 f303 	mul.w	r3, r1, r3
 8008a9a:	009b      	lsls	r3, r3, #2
 8008a9c:	441a      	add	r2, r3
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008aae:	6879      	ldr	r1, [r7, #4]
 8008ab0:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8008ab2:	fb01 f303 	mul.w	r3, r1, r3
 8008ab6:	009b      	lsls	r3, r3, #2
 8008ab8:	441a      	add	r2, r3
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ac6:	4a04      	ldr	r2, [pc, #16]	; (8008ad8 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8008ac8:	4293      	cmp	r3, r2
 8008aca:	d915      	bls.n	8008af8 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8008acc:	e006      	b.n	8008adc <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8008ace:	bf00      	nop
 8008ad0:	ffff0003 	.word	0xffff0003
 8008ad4:	10002b00 	.word	0x10002b00
 8008ad8:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008ae2:	f043 0220 	orr.w	r2, r3, #32
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	2203      	movs	r2, #3
 8008af0:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 8008af4:	2301      	movs	r3, #1
 8008af6:	e010      	b.n	8008b1a <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008afc:	60fb      	str	r3, [r7, #12]
 8008afe:	e005      	b.n	8008b0c <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	2200      	movs	r2, #0
 8008b04:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	3304      	adds	r3, #4
 8008b0a:	60fb      	str	r3, [r7, #12]
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b12:	68fa      	ldr	r2, [r7, #12]
 8008b14:	429a      	cmp	r2, r3
 8008b16:	d3f3      	bcc.n	8008b00 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8008b18:	2300      	movs	r3, #0
}
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	3714      	adds	r7, #20
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b24:	4770      	bx	lr
 8008b26:	bf00      	nop

08008b28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008b28:	b480      	push	{r7}
 8008b2a:	b089      	sub	sp, #36	; 0x24
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
 8008b30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008b32:	2300      	movs	r3, #0
 8008b34:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008b36:	4b86      	ldr	r3, [pc, #536]	; (8008d50 <HAL_GPIO_Init+0x228>)
 8008b38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008b3a:	e18c      	b.n	8008e56 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	681a      	ldr	r2, [r3, #0]
 8008b40:	2101      	movs	r1, #1
 8008b42:	69fb      	ldr	r3, [r7, #28]
 8008b44:	fa01 f303 	lsl.w	r3, r1, r3
 8008b48:	4013      	ands	r3, r2
 8008b4a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008b4c:	693b      	ldr	r3, [r7, #16]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	f000 817e 	beq.w	8008e50 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	685b      	ldr	r3, [r3, #4]
 8008b58:	f003 0303 	and.w	r3, r3, #3
 8008b5c:	2b01      	cmp	r3, #1
 8008b5e:	d005      	beq.n	8008b6c <HAL_GPIO_Init+0x44>
 8008b60:	683b      	ldr	r3, [r7, #0]
 8008b62:	685b      	ldr	r3, [r3, #4]
 8008b64:	f003 0303 	and.w	r3, r3, #3
 8008b68:	2b02      	cmp	r3, #2
 8008b6a:	d130      	bne.n	8008bce <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	689b      	ldr	r3, [r3, #8]
 8008b70:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008b72:	69fb      	ldr	r3, [r7, #28]
 8008b74:	005b      	lsls	r3, r3, #1
 8008b76:	2203      	movs	r2, #3
 8008b78:	fa02 f303 	lsl.w	r3, r2, r3
 8008b7c:	43db      	mvns	r3, r3
 8008b7e:	69ba      	ldr	r2, [r7, #24]
 8008b80:	4013      	ands	r3, r2
 8008b82:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	68da      	ldr	r2, [r3, #12]
 8008b88:	69fb      	ldr	r3, [r7, #28]
 8008b8a:	005b      	lsls	r3, r3, #1
 8008b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8008b90:	69ba      	ldr	r2, [r7, #24]
 8008b92:	4313      	orrs	r3, r2
 8008b94:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	69ba      	ldr	r2, [r7, #24]
 8008b9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	685b      	ldr	r3, [r3, #4]
 8008ba0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008ba2:	2201      	movs	r2, #1
 8008ba4:	69fb      	ldr	r3, [r7, #28]
 8008ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8008baa:	43db      	mvns	r3, r3
 8008bac:	69ba      	ldr	r2, [r7, #24]
 8008bae:	4013      	ands	r3, r2
 8008bb0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008bb2:	683b      	ldr	r3, [r7, #0]
 8008bb4:	685b      	ldr	r3, [r3, #4]
 8008bb6:	091b      	lsrs	r3, r3, #4
 8008bb8:	f003 0201 	and.w	r2, r3, #1
 8008bbc:	69fb      	ldr	r3, [r7, #28]
 8008bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8008bc2:	69ba      	ldr	r2, [r7, #24]
 8008bc4:	4313      	orrs	r3, r2
 8008bc6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	69ba      	ldr	r2, [r7, #24]
 8008bcc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008bce:	683b      	ldr	r3, [r7, #0]
 8008bd0:	685b      	ldr	r3, [r3, #4]
 8008bd2:	f003 0303 	and.w	r3, r3, #3
 8008bd6:	2b03      	cmp	r3, #3
 8008bd8:	d017      	beq.n	8008c0a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	68db      	ldr	r3, [r3, #12]
 8008bde:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008be0:	69fb      	ldr	r3, [r7, #28]
 8008be2:	005b      	lsls	r3, r3, #1
 8008be4:	2203      	movs	r2, #3
 8008be6:	fa02 f303 	lsl.w	r3, r2, r3
 8008bea:	43db      	mvns	r3, r3
 8008bec:	69ba      	ldr	r2, [r7, #24]
 8008bee:	4013      	ands	r3, r2
 8008bf0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	689a      	ldr	r2, [r3, #8]
 8008bf6:	69fb      	ldr	r3, [r7, #28]
 8008bf8:	005b      	lsls	r3, r3, #1
 8008bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8008bfe:	69ba      	ldr	r2, [r7, #24]
 8008c00:	4313      	orrs	r3, r2
 8008c02:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	69ba      	ldr	r2, [r7, #24]
 8008c08:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	685b      	ldr	r3, [r3, #4]
 8008c0e:	f003 0303 	and.w	r3, r3, #3
 8008c12:	2b02      	cmp	r3, #2
 8008c14:	d123      	bne.n	8008c5e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008c16:	69fb      	ldr	r3, [r7, #28]
 8008c18:	08da      	lsrs	r2, r3, #3
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	3208      	adds	r2, #8
 8008c1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008c24:	69fb      	ldr	r3, [r7, #28]
 8008c26:	f003 0307 	and.w	r3, r3, #7
 8008c2a:	009b      	lsls	r3, r3, #2
 8008c2c:	220f      	movs	r2, #15
 8008c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8008c32:	43db      	mvns	r3, r3
 8008c34:	69ba      	ldr	r2, [r7, #24]
 8008c36:	4013      	ands	r3, r2
 8008c38:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008c3a:	683b      	ldr	r3, [r7, #0]
 8008c3c:	691a      	ldr	r2, [r3, #16]
 8008c3e:	69fb      	ldr	r3, [r7, #28]
 8008c40:	f003 0307 	and.w	r3, r3, #7
 8008c44:	009b      	lsls	r3, r3, #2
 8008c46:	fa02 f303 	lsl.w	r3, r2, r3
 8008c4a:	69ba      	ldr	r2, [r7, #24]
 8008c4c:	4313      	orrs	r3, r2
 8008c4e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008c50:	69fb      	ldr	r3, [r7, #28]
 8008c52:	08da      	lsrs	r2, r3, #3
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	3208      	adds	r2, #8
 8008c58:	69b9      	ldr	r1, [r7, #24]
 8008c5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008c64:	69fb      	ldr	r3, [r7, #28]
 8008c66:	005b      	lsls	r3, r3, #1
 8008c68:	2203      	movs	r2, #3
 8008c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8008c6e:	43db      	mvns	r3, r3
 8008c70:	69ba      	ldr	r2, [r7, #24]
 8008c72:	4013      	ands	r3, r2
 8008c74:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	685b      	ldr	r3, [r3, #4]
 8008c7a:	f003 0203 	and.w	r2, r3, #3
 8008c7e:	69fb      	ldr	r3, [r7, #28]
 8008c80:	005b      	lsls	r3, r3, #1
 8008c82:	fa02 f303 	lsl.w	r3, r2, r3
 8008c86:	69ba      	ldr	r2, [r7, #24]
 8008c88:	4313      	orrs	r3, r2
 8008c8a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	69ba      	ldr	r2, [r7, #24]
 8008c90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	685b      	ldr	r3, [r3, #4]
 8008c96:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	f000 80d8 	beq.w	8008e50 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008ca0:	4b2c      	ldr	r3, [pc, #176]	; (8008d54 <HAL_GPIO_Init+0x22c>)
 8008ca2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008ca6:	4a2b      	ldr	r2, [pc, #172]	; (8008d54 <HAL_GPIO_Init+0x22c>)
 8008ca8:	f043 0302 	orr.w	r3, r3, #2
 8008cac:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8008cb0:	4b28      	ldr	r3, [pc, #160]	; (8008d54 <HAL_GPIO_Init+0x22c>)
 8008cb2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008cb6:	f003 0302 	and.w	r3, r3, #2
 8008cba:	60fb      	str	r3, [r7, #12]
 8008cbc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008cbe:	4a26      	ldr	r2, [pc, #152]	; (8008d58 <HAL_GPIO_Init+0x230>)
 8008cc0:	69fb      	ldr	r3, [r7, #28]
 8008cc2:	089b      	lsrs	r3, r3, #2
 8008cc4:	3302      	adds	r3, #2
 8008cc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008cca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008ccc:	69fb      	ldr	r3, [r7, #28]
 8008cce:	f003 0303 	and.w	r3, r3, #3
 8008cd2:	009b      	lsls	r3, r3, #2
 8008cd4:	220f      	movs	r2, #15
 8008cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8008cda:	43db      	mvns	r3, r3
 8008cdc:	69ba      	ldr	r2, [r7, #24]
 8008cde:	4013      	ands	r3, r2
 8008ce0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	4a1d      	ldr	r2, [pc, #116]	; (8008d5c <HAL_GPIO_Init+0x234>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d04a      	beq.n	8008d80 <HAL_GPIO_Init+0x258>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	4a1c      	ldr	r2, [pc, #112]	; (8008d60 <HAL_GPIO_Init+0x238>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d02b      	beq.n	8008d4a <HAL_GPIO_Init+0x222>
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	4a1b      	ldr	r2, [pc, #108]	; (8008d64 <HAL_GPIO_Init+0x23c>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d025      	beq.n	8008d46 <HAL_GPIO_Init+0x21e>
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	4a1a      	ldr	r2, [pc, #104]	; (8008d68 <HAL_GPIO_Init+0x240>)
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	d01f      	beq.n	8008d42 <HAL_GPIO_Init+0x21a>
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	4a19      	ldr	r2, [pc, #100]	; (8008d6c <HAL_GPIO_Init+0x244>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d019      	beq.n	8008d3e <HAL_GPIO_Init+0x216>
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	4a18      	ldr	r2, [pc, #96]	; (8008d70 <HAL_GPIO_Init+0x248>)
 8008d0e:	4293      	cmp	r3, r2
 8008d10:	d013      	beq.n	8008d3a <HAL_GPIO_Init+0x212>
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	4a17      	ldr	r2, [pc, #92]	; (8008d74 <HAL_GPIO_Init+0x24c>)
 8008d16:	4293      	cmp	r3, r2
 8008d18:	d00d      	beq.n	8008d36 <HAL_GPIO_Init+0x20e>
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	4a16      	ldr	r2, [pc, #88]	; (8008d78 <HAL_GPIO_Init+0x250>)
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	d007      	beq.n	8008d32 <HAL_GPIO_Init+0x20a>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	4a15      	ldr	r2, [pc, #84]	; (8008d7c <HAL_GPIO_Init+0x254>)
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d101      	bne.n	8008d2e <HAL_GPIO_Init+0x206>
 8008d2a:	2309      	movs	r3, #9
 8008d2c:	e029      	b.n	8008d82 <HAL_GPIO_Init+0x25a>
 8008d2e:	230a      	movs	r3, #10
 8008d30:	e027      	b.n	8008d82 <HAL_GPIO_Init+0x25a>
 8008d32:	2307      	movs	r3, #7
 8008d34:	e025      	b.n	8008d82 <HAL_GPIO_Init+0x25a>
 8008d36:	2306      	movs	r3, #6
 8008d38:	e023      	b.n	8008d82 <HAL_GPIO_Init+0x25a>
 8008d3a:	2305      	movs	r3, #5
 8008d3c:	e021      	b.n	8008d82 <HAL_GPIO_Init+0x25a>
 8008d3e:	2304      	movs	r3, #4
 8008d40:	e01f      	b.n	8008d82 <HAL_GPIO_Init+0x25a>
 8008d42:	2303      	movs	r3, #3
 8008d44:	e01d      	b.n	8008d82 <HAL_GPIO_Init+0x25a>
 8008d46:	2302      	movs	r3, #2
 8008d48:	e01b      	b.n	8008d82 <HAL_GPIO_Init+0x25a>
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	e019      	b.n	8008d82 <HAL_GPIO_Init+0x25a>
 8008d4e:	bf00      	nop
 8008d50:	58000080 	.word	0x58000080
 8008d54:	58024400 	.word	0x58024400
 8008d58:	58000400 	.word	0x58000400
 8008d5c:	58020000 	.word	0x58020000
 8008d60:	58020400 	.word	0x58020400
 8008d64:	58020800 	.word	0x58020800
 8008d68:	58020c00 	.word	0x58020c00
 8008d6c:	58021000 	.word	0x58021000
 8008d70:	58021400 	.word	0x58021400
 8008d74:	58021800 	.word	0x58021800
 8008d78:	58021c00 	.word	0x58021c00
 8008d7c:	58022400 	.word	0x58022400
 8008d80:	2300      	movs	r3, #0
 8008d82:	69fa      	ldr	r2, [r7, #28]
 8008d84:	f002 0203 	and.w	r2, r2, #3
 8008d88:	0092      	lsls	r2, r2, #2
 8008d8a:	4093      	lsls	r3, r2
 8008d8c:	69ba      	ldr	r2, [r7, #24]
 8008d8e:	4313      	orrs	r3, r2
 8008d90:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008d92:	4938      	ldr	r1, [pc, #224]	; (8008e74 <HAL_GPIO_Init+0x34c>)
 8008d94:	69fb      	ldr	r3, [r7, #28]
 8008d96:	089b      	lsrs	r3, r3, #2
 8008d98:	3302      	adds	r3, #2
 8008d9a:	69ba      	ldr	r2, [r7, #24]
 8008d9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008da0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008da8:	693b      	ldr	r3, [r7, #16]
 8008daa:	43db      	mvns	r3, r3
 8008dac:	69ba      	ldr	r2, [r7, #24]
 8008dae:	4013      	ands	r3, r2
 8008db0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008db2:	683b      	ldr	r3, [r7, #0]
 8008db4:	685b      	ldr	r3, [r3, #4]
 8008db6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d003      	beq.n	8008dc6 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8008dbe:	69ba      	ldr	r2, [r7, #24]
 8008dc0:	693b      	ldr	r3, [r7, #16]
 8008dc2:	4313      	orrs	r3, r2
 8008dc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008dc6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008dca:	69bb      	ldr	r3, [r7, #24]
 8008dcc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008dce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008dd2:	685b      	ldr	r3, [r3, #4]
 8008dd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008dd6:	693b      	ldr	r3, [r7, #16]
 8008dd8:	43db      	mvns	r3, r3
 8008dda:	69ba      	ldr	r2, [r7, #24]
 8008ddc:	4013      	ands	r3, r2
 8008dde:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	685b      	ldr	r3, [r3, #4]
 8008de4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d003      	beq.n	8008df4 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8008dec:	69ba      	ldr	r2, [r7, #24]
 8008dee:	693b      	ldr	r3, [r7, #16]
 8008df0:	4313      	orrs	r3, r2
 8008df2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008df4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008df8:	69bb      	ldr	r3, [r7, #24]
 8008dfa:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008dfc:	697b      	ldr	r3, [r7, #20]
 8008dfe:	685b      	ldr	r3, [r3, #4]
 8008e00:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008e02:	693b      	ldr	r3, [r7, #16]
 8008e04:	43db      	mvns	r3, r3
 8008e06:	69ba      	ldr	r2, [r7, #24]
 8008e08:	4013      	ands	r3, r2
 8008e0a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	685b      	ldr	r3, [r3, #4]
 8008e10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d003      	beq.n	8008e20 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8008e18:	69ba      	ldr	r2, [r7, #24]
 8008e1a:	693b      	ldr	r3, [r7, #16]
 8008e1c:	4313      	orrs	r3, r2
 8008e1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008e20:	697b      	ldr	r3, [r7, #20]
 8008e22:	69ba      	ldr	r2, [r7, #24]
 8008e24:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008e26:	697b      	ldr	r3, [r7, #20]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008e2c:	693b      	ldr	r3, [r7, #16]
 8008e2e:	43db      	mvns	r3, r3
 8008e30:	69ba      	ldr	r2, [r7, #24]
 8008e32:	4013      	ands	r3, r2
 8008e34:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	685b      	ldr	r3, [r3, #4]
 8008e3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d003      	beq.n	8008e4a <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8008e42:	69ba      	ldr	r2, [r7, #24]
 8008e44:	693b      	ldr	r3, [r7, #16]
 8008e46:	4313      	orrs	r3, r2
 8008e48:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008e4a:	697b      	ldr	r3, [r7, #20]
 8008e4c:	69ba      	ldr	r2, [r7, #24]
 8008e4e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8008e50:	69fb      	ldr	r3, [r7, #28]
 8008e52:	3301      	adds	r3, #1
 8008e54:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008e56:	683b      	ldr	r3, [r7, #0]
 8008e58:	681a      	ldr	r2, [r3, #0]
 8008e5a:	69fb      	ldr	r3, [r7, #28]
 8008e5c:	fa22 f303 	lsr.w	r3, r2, r3
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	f47f ae6b 	bne.w	8008b3c <HAL_GPIO_Init+0x14>
  }
}
 8008e66:	bf00      	nop
 8008e68:	bf00      	nop
 8008e6a:	3724      	adds	r7, #36	; 0x24
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e72:	4770      	bx	lr
 8008e74:	58000400 	.word	0x58000400

08008e78 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008e78:	b480      	push	{r7}
 8008e7a:	b085      	sub	sp, #20
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
 8008e80:	460b      	mov	r3, r1
 8008e82:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	691a      	ldr	r2, [r3, #16]
 8008e88:	887b      	ldrh	r3, [r7, #2]
 8008e8a:	4013      	ands	r3, r2
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d002      	beq.n	8008e96 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008e90:	2301      	movs	r3, #1
 8008e92:	73fb      	strb	r3, [r7, #15]
 8008e94:	e001      	b.n	8008e9a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008e96:	2300      	movs	r3, #0
 8008e98:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008e9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	3714      	adds	r7, #20
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea6:	4770      	bx	lr

08008ea8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008ea8:	b480      	push	{r7}
 8008eaa:	b083      	sub	sp, #12
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
 8008eb0:	460b      	mov	r3, r1
 8008eb2:	807b      	strh	r3, [r7, #2]
 8008eb4:	4613      	mov	r3, r2
 8008eb6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008eb8:	787b      	ldrb	r3, [r7, #1]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d003      	beq.n	8008ec6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008ebe:	887a      	ldrh	r2, [r7, #2]
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8008ec4:	e003      	b.n	8008ece <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8008ec6:	887b      	ldrh	r3, [r7, #2]
 8008ec8:	041a      	lsls	r2, r3, #16
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	619a      	str	r2, [r3, #24]
}
 8008ece:	bf00      	nop
 8008ed0:	370c      	adds	r7, #12
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed8:	4770      	bx	lr
	...

08008edc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b082      	sub	sp, #8
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d101      	bne.n	8008eee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008eea:	2301      	movs	r3, #1
 8008eec:	e07f      	b.n	8008fee <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ef4:	b2db      	uxtb	r3, r3
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d106      	bne.n	8008f08 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2200      	movs	r2, #0
 8008efe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008f02:	6878      	ldr	r0, [r7, #4]
 8008f04:	f7fa f8ee 	bl	80030e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2224      	movs	r2, #36	; 0x24
 8008f0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	681a      	ldr	r2, [r3, #0]
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	f022 0201 	bic.w	r2, r2, #1
 8008f1e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	685a      	ldr	r2, [r3, #4]
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008f2c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	689a      	ldr	r2, [r3, #8]
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008f3c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	68db      	ldr	r3, [r3, #12]
 8008f42:	2b01      	cmp	r3, #1
 8008f44:	d107      	bne.n	8008f56 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	689a      	ldr	r2, [r3, #8]
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008f52:	609a      	str	r2, [r3, #8]
 8008f54:	e006      	b.n	8008f64 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	689a      	ldr	r2, [r3, #8]
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8008f62:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	68db      	ldr	r3, [r3, #12]
 8008f68:	2b02      	cmp	r3, #2
 8008f6a:	d104      	bne.n	8008f76 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008f74:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	6859      	ldr	r1, [r3, #4]
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681a      	ldr	r2, [r3, #0]
 8008f80:	4b1d      	ldr	r3, [pc, #116]	; (8008ff8 <HAL_I2C_Init+0x11c>)
 8008f82:	430b      	orrs	r3, r1
 8008f84:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	68da      	ldr	r2, [r3, #12]
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008f94:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	691a      	ldr	r2, [r3, #16]
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	695b      	ldr	r3, [r3, #20]
 8008f9e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	699b      	ldr	r3, [r3, #24]
 8008fa6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	430a      	orrs	r2, r1
 8008fae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	69d9      	ldr	r1, [r3, #28]
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	6a1a      	ldr	r2, [r3, #32]
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	430a      	orrs	r2, r1
 8008fbe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	681a      	ldr	r2, [r3, #0]
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	f042 0201 	orr.w	r2, r2, #1
 8008fce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	2220      	movs	r2, #32
 8008fda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8008fec:	2300      	movs	r3, #0
}
 8008fee:	4618      	mov	r0, r3
 8008ff0:	3708      	adds	r7, #8
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	bd80      	pop	{r7, pc}
 8008ff6:	bf00      	nop
 8008ff8:	02008000 	.word	0x02008000

08008ffc <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b084      	sub	sp, #16
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	699b      	ldr	r3, [r3, #24]
 800900a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009018:	2b00      	cmp	r3, #0
 800901a:	d005      	beq.n	8009028 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009020:	68ba      	ldr	r2, [r7, #8]
 8009022:	68f9      	ldr	r1, [r7, #12]
 8009024:	6878      	ldr	r0, [r7, #4]
 8009026:	4798      	blx	r3
  }
}
 8009028:	bf00      	nop
 800902a:	3710      	adds	r7, #16
 800902c:	46bd      	mov	sp, r7
 800902e:	bd80      	pop	{r7, pc}

08009030 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009030:	b480      	push	{r7}
 8009032:	b083      	sub	sp, #12
 8009034:	af00      	add	r7, sp, #0
 8009036:	6078      	str	r0, [r7, #4]
 8009038:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009040:	b2db      	uxtb	r3, r3
 8009042:	2b20      	cmp	r3, #32
 8009044:	d138      	bne.n	80090b8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800904c:	2b01      	cmp	r3, #1
 800904e:	d101      	bne.n	8009054 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009050:	2302      	movs	r3, #2
 8009052:	e032      	b.n	80090ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2201      	movs	r2, #1
 8009058:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	2224      	movs	r2, #36	; 0x24
 8009060:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	681a      	ldr	r2, [r3, #0]
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	f022 0201 	bic.w	r2, r2, #1
 8009072:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	681a      	ldr	r2, [r3, #0]
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009082:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	6819      	ldr	r1, [r3, #0]
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	683a      	ldr	r2, [r7, #0]
 8009090:	430a      	orrs	r2, r1
 8009092:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	681a      	ldr	r2, [r3, #0]
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	f042 0201 	orr.w	r2, r2, #1
 80090a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2220      	movs	r2, #32
 80090a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	2200      	movs	r2, #0
 80090b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80090b4:	2300      	movs	r3, #0
 80090b6:	e000      	b.n	80090ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80090b8:	2302      	movs	r3, #2
  }
}
 80090ba:	4618      	mov	r0, r3
 80090bc:	370c      	adds	r7, #12
 80090be:	46bd      	mov	sp, r7
 80090c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c4:	4770      	bx	lr

080090c6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80090c6:	b480      	push	{r7}
 80090c8:	b085      	sub	sp, #20
 80090ca:	af00      	add	r7, sp, #0
 80090cc:	6078      	str	r0, [r7, #4]
 80090ce:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80090d6:	b2db      	uxtb	r3, r3
 80090d8:	2b20      	cmp	r3, #32
 80090da:	d139      	bne.n	8009150 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80090e2:	2b01      	cmp	r3, #1
 80090e4:	d101      	bne.n	80090ea <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80090e6:	2302      	movs	r3, #2
 80090e8:	e033      	b.n	8009152 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	2201      	movs	r2, #1
 80090ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	2224      	movs	r2, #36	; 0x24
 80090f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	681a      	ldr	r2, [r3, #0]
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	f022 0201 	bic.w	r2, r2, #1
 8009108:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8009118:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	021b      	lsls	r3, r3, #8
 800911e:	68fa      	ldr	r2, [r7, #12]
 8009120:	4313      	orrs	r3, r2
 8009122:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	68fa      	ldr	r2, [r7, #12]
 800912a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	681a      	ldr	r2, [r3, #0]
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	f042 0201 	orr.w	r2, r2, #1
 800913a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	2220      	movs	r2, #32
 8009140:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	2200      	movs	r2, #0
 8009148:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800914c:	2300      	movs	r3, #0
 800914e:	e000      	b.n	8009152 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009150:	2302      	movs	r3, #2
  }
}
 8009152:	4618      	mov	r0, r3
 8009154:	3714      	adds	r7, #20
 8009156:	46bd      	mov	sp, r7
 8009158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915c:	4770      	bx	lr

0800915e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800915e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009160:	b08f      	sub	sp, #60	; 0x3c
 8009162:	af0a      	add	r7, sp, #40	; 0x28
 8009164:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d101      	bne.n	8009170 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800916c:	2301      	movs	r3, #1
 800916e:	e116      	b.n	800939e <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800917c:	b2db      	uxtb	r3, r3
 800917e:	2b00      	cmp	r3, #0
 8009180:	d106      	bne.n	8009190 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	2200      	movs	r2, #0
 8009186:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800918a:	6878      	ldr	r0, [r7, #4]
 800918c:	f011 fb26 	bl	801a7dc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	2203      	movs	r2, #3
 8009194:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8009198:	68bb      	ldr	r3, [r7, #8]
 800919a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800919c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d102      	bne.n	80091aa <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2200      	movs	r2, #0
 80091a8:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	4618      	mov	r0, r3
 80091b0:	f00a fcf7 	bl	8013ba2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	603b      	str	r3, [r7, #0]
 80091ba:	687e      	ldr	r6, [r7, #4]
 80091bc:	466d      	mov	r5, sp
 80091be:	f106 0410 	add.w	r4, r6, #16
 80091c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80091c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80091c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80091c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80091ca:	e894 0003 	ldmia.w	r4, {r0, r1}
 80091ce:	e885 0003 	stmia.w	r5, {r0, r1}
 80091d2:	1d33      	adds	r3, r6, #4
 80091d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80091d6:	6838      	ldr	r0, [r7, #0]
 80091d8:	f00a fbc2 	bl	8013960 <USB_CoreInit>
 80091dc:	4603      	mov	r3, r0
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d005      	beq.n	80091ee <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	2202      	movs	r2, #2
 80091e6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80091ea:	2301      	movs	r3, #1
 80091ec:	e0d7      	b.n	800939e <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	2100      	movs	r1, #0
 80091f4:	4618      	mov	r0, r3
 80091f6:	f00a fce5 	bl	8013bc4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80091fa:	2300      	movs	r3, #0
 80091fc:	73fb      	strb	r3, [r7, #15]
 80091fe:	e04a      	b.n	8009296 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8009200:	7bfa      	ldrb	r2, [r7, #15]
 8009202:	6879      	ldr	r1, [r7, #4]
 8009204:	4613      	mov	r3, r2
 8009206:	00db      	lsls	r3, r3, #3
 8009208:	4413      	add	r3, r2
 800920a:	009b      	lsls	r3, r3, #2
 800920c:	440b      	add	r3, r1
 800920e:	333d      	adds	r3, #61	; 0x3d
 8009210:	2201      	movs	r2, #1
 8009212:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8009214:	7bfa      	ldrb	r2, [r7, #15]
 8009216:	6879      	ldr	r1, [r7, #4]
 8009218:	4613      	mov	r3, r2
 800921a:	00db      	lsls	r3, r3, #3
 800921c:	4413      	add	r3, r2
 800921e:	009b      	lsls	r3, r3, #2
 8009220:	440b      	add	r3, r1
 8009222:	333c      	adds	r3, #60	; 0x3c
 8009224:	7bfa      	ldrb	r2, [r7, #15]
 8009226:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8009228:	7bfa      	ldrb	r2, [r7, #15]
 800922a:	7bfb      	ldrb	r3, [r7, #15]
 800922c:	b298      	uxth	r0, r3
 800922e:	6879      	ldr	r1, [r7, #4]
 8009230:	4613      	mov	r3, r2
 8009232:	00db      	lsls	r3, r3, #3
 8009234:	4413      	add	r3, r2
 8009236:	009b      	lsls	r3, r3, #2
 8009238:	440b      	add	r3, r1
 800923a:	3356      	adds	r3, #86	; 0x56
 800923c:	4602      	mov	r2, r0
 800923e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8009240:	7bfa      	ldrb	r2, [r7, #15]
 8009242:	6879      	ldr	r1, [r7, #4]
 8009244:	4613      	mov	r3, r2
 8009246:	00db      	lsls	r3, r3, #3
 8009248:	4413      	add	r3, r2
 800924a:	009b      	lsls	r3, r3, #2
 800924c:	440b      	add	r3, r1
 800924e:	3340      	adds	r3, #64	; 0x40
 8009250:	2200      	movs	r2, #0
 8009252:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8009254:	7bfa      	ldrb	r2, [r7, #15]
 8009256:	6879      	ldr	r1, [r7, #4]
 8009258:	4613      	mov	r3, r2
 800925a:	00db      	lsls	r3, r3, #3
 800925c:	4413      	add	r3, r2
 800925e:	009b      	lsls	r3, r3, #2
 8009260:	440b      	add	r3, r1
 8009262:	3344      	adds	r3, #68	; 0x44
 8009264:	2200      	movs	r2, #0
 8009266:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8009268:	7bfa      	ldrb	r2, [r7, #15]
 800926a:	6879      	ldr	r1, [r7, #4]
 800926c:	4613      	mov	r3, r2
 800926e:	00db      	lsls	r3, r3, #3
 8009270:	4413      	add	r3, r2
 8009272:	009b      	lsls	r3, r3, #2
 8009274:	440b      	add	r3, r1
 8009276:	3348      	adds	r3, #72	; 0x48
 8009278:	2200      	movs	r2, #0
 800927a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800927c:	7bfa      	ldrb	r2, [r7, #15]
 800927e:	6879      	ldr	r1, [r7, #4]
 8009280:	4613      	mov	r3, r2
 8009282:	00db      	lsls	r3, r3, #3
 8009284:	4413      	add	r3, r2
 8009286:	009b      	lsls	r3, r3, #2
 8009288:	440b      	add	r3, r1
 800928a:	334c      	adds	r3, #76	; 0x4c
 800928c:	2200      	movs	r2, #0
 800928e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009290:	7bfb      	ldrb	r3, [r7, #15]
 8009292:	3301      	adds	r3, #1
 8009294:	73fb      	strb	r3, [r7, #15]
 8009296:	7bfa      	ldrb	r2, [r7, #15]
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	685b      	ldr	r3, [r3, #4]
 800929c:	429a      	cmp	r2, r3
 800929e:	d3af      	bcc.n	8009200 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80092a0:	2300      	movs	r3, #0
 80092a2:	73fb      	strb	r3, [r7, #15]
 80092a4:	e044      	b.n	8009330 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80092a6:	7bfa      	ldrb	r2, [r7, #15]
 80092a8:	6879      	ldr	r1, [r7, #4]
 80092aa:	4613      	mov	r3, r2
 80092ac:	00db      	lsls	r3, r3, #3
 80092ae:	4413      	add	r3, r2
 80092b0:	009b      	lsls	r3, r3, #2
 80092b2:	440b      	add	r3, r1
 80092b4:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80092b8:	2200      	movs	r2, #0
 80092ba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80092bc:	7bfa      	ldrb	r2, [r7, #15]
 80092be:	6879      	ldr	r1, [r7, #4]
 80092c0:	4613      	mov	r3, r2
 80092c2:	00db      	lsls	r3, r3, #3
 80092c4:	4413      	add	r3, r2
 80092c6:	009b      	lsls	r3, r3, #2
 80092c8:	440b      	add	r3, r1
 80092ca:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80092ce:	7bfa      	ldrb	r2, [r7, #15]
 80092d0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80092d2:	7bfa      	ldrb	r2, [r7, #15]
 80092d4:	6879      	ldr	r1, [r7, #4]
 80092d6:	4613      	mov	r3, r2
 80092d8:	00db      	lsls	r3, r3, #3
 80092da:	4413      	add	r3, r2
 80092dc:	009b      	lsls	r3, r3, #2
 80092de:	440b      	add	r3, r1
 80092e0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80092e4:	2200      	movs	r2, #0
 80092e6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80092e8:	7bfa      	ldrb	r2, [r7, #15]
 80092ea:	6879      	ldr	r1, [r7, #4]
 80092ec:	4613      	mov	r3, r2
 80092ee:	00db      	lsls	r3, r3, #3
 80092f0:	4413      	add	r3, r2
 80092f2:	009b      	lsls	r3, r3, #2
 80092f4:	440b      	add	r3, r1
 80092f6:	f503 7321 	add.w	r3, r3, #644	; 0x284
 80092fa:	2200      	movs	r2, #0
 80092fc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80092fe:	7bfa      	ldrb	r2, [r7, #15]
 8009300:	6879      	ldr	r1, [r7, #4]
 8009302:	4613      	mov	r3, r2
 8009304:	00db      	lsls	r3, r3, #3
 8009306:	4413      	add	r3, r2
 8009308:	009b      	lsls	r3, r3, #2
 800930a:	440b      	add	r3, r1
 800930c:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8009310:	2200      	movs	r2, #0
 8009312:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8009314:	7bfa      	ldrb	r2, [r7, #15]
 8009316:	6879      	ldr	r1, [r7, #4]
 8009318:	4613      	mov	r3, r2
 800931a:	00db      	lsls	r3, r3, #3
 800931c:	4413      	add	r3, r2
 800931e:	009b      	lsls	r3, r3, #2
 8009320:	440b      	add	r3, r1
 8009322:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8009326:	2200      	movs	r2, #0
 8009328:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800932a:	7bfb      	ldrb	r3, [r7, #15]
 800932c:	3301      	adds	r3, #1
 800932e:	73fb      	strb	r3, [r7, #15]
 8009330:	7bfa      	ldrb	r2, [r7, #15]
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	685b      	ldr	r3, [r3, #4]
 8009336:	429a      	cmp	r2, r3
 8009338:	d3b5      	bcc.n	80092a6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	603b      	str	r3, [r7, #0]
 8009340:	687e      	ldr	r6, [r7, #4]
 8009342:	466d      	mov	r5, sp
 8009344:	f106 0410 	add.w	r4, r6, #16
 8009348:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800934a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800934c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800934e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009350:	e894 0003 	ldmia.w	r4, {r0, r1}
 8009354:	e885 0003 	stmia.w	r5, {r0, r1}
 8009358:	1d33      	adds	r3, r6, #4
 800935a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800935c:	6838      	ldr	r0, [r7, #0]
 800935e:	f00a fc7d 	bl	8013c5c <USB_DevInit>
 8009362:	4603      	mov	r3, r0
 8009364:	2b00      	cmp	r3, #0
 8009366:	d005      	beq.n	8009374 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	2202      	movs	r2, #2
 800936c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8009370:	2301      	movs	r3, #1
 8009372:	e014      	b.n	800939e <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	2200      	movs	r2, #0
 8009378:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	2201      	movs	r2, #1
 8009380:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009388:	2b01      	cmp	r3, #1
 800938a:	d102      	bne.n	8009392 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800938c:	6878      	ldr	r0, [r7, #4]
 800938e:	f001 f96f 	bl	800a670 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	4618      	mov	r0, r3
 8009398:	f00b fcbf 	bl	8014d1a <USB_DevDisconnect>

  return HAL_OK;
 800939c:	2300      	movs	r3, #0
}
 800939e:	4618      	mov	r0, r3
 80093a0:	3714      	adds	r7, #20
 80093a2:	46bd      	mov	sp, r7
 80093a4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080093a6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80093a6:	b580      	push	{r7, lr}
 80093a8:	b084      	sub	sp, #16
 80093aa:	af00      	add	r7, sp, #0
 80093ac:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80093ba:	2b01      	cmp	r3, #1
 80093bc:	d101      	bne.n	80093c2 <HAL_PCD_Start+0x1c>
 80093be:	2302      	movs	r3, #2
 80093c0:	e022      	b.n	8009408 <HAL_PCD_Start+0x62>
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	2201      	movs	r2, #1
 80093c6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if (((USBx->CID & (0x1U << 8)) == 0U) &&
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80093ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d109      	bne.n	80093ea <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  if (((USBx->CID & (0x1U << 8)) == 0U) &&
 80093da:	2b01      	cmp	r3, #1
 80093dc:	d105      	bne.n	80093ea <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093e2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	4618      	mov	r0, r3
 80093f0:	f00a fbc6 	bl	8013b80 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	4618      	mov	r0, r3
 80093fa:	f00b fc6d 	bl	8014cd8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	2200      	movs	r2, #0
 8009402:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8009406:	2300      	movs	r3, #0
}
 8009408:	4618      	mov	r0, r3
 800940a:	3710      	adds	r7, #16
 800940c:	46bd      	mov	sp, r7
 800940e:	bd80      	pop	{r7, pc}

08009410 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8009410:	b590      	push	{r4, r7, lr}
 8009412:	b08d      	sub	sp, #52	; 0x34
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800941e:	6a3b      	ldr	r3, [r7, #32]
 8009420:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	4618      	mov	r0, r3
 8009428:	f00b fd2b 	bl	8014e82 <USB_GetMode>
 800942c:	4603      	mov	r3, r0
 800942e:	2b00      	cmp	r3, #0
 8009430:	f040 84b7 	bne.w	8009da2 <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	4618      	mov	r0, r3
 800943a:	f00b fc8f 	bl	8014d5c <USB_ReadInterrupts>
 800943e:	4603      	mov	r3, r0
 8009440:	2b00      	cmp	r3, #0
 8009442:	f000 84ad 	beq.w	8009da0 <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8009446:	69fb      	ldr	r3, [r7, #28]
 8009448:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800944c:	689b      	ldr	r3, [r3, #8]
 800944e:	0a1b      	lsrs	r3, r3, #8
 8009450:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	4618      	mov	r0, r3
 8009460:	f00b fc7c 	bl	8014d5c <USB_ReadInterrupts>
 8009464:	4603      	mov	r3, r0
 8009466:	f003 0302 	and.w	r3, r3, #2
 800946a:	2b02      	cmp	r3, #2
 800946c:	d107      	bne.n	800947e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	695a      	ldr	r2, [r3, #20]
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	f002 0202 	and.w	r2, r2, #2
 800947c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	4618      	mov	r0, r3
 8009484:	f00b fc6a 	bl	8014d5c <USB_ReadInterrupts>
 8009488:	4603      	mov	r3, r0
 800948a:	f003 0310 	and.w	r3, r3, #16
 800948e:	2b10      	cmp	r3, #16
 8009490:	d161      	bne.n	8009556 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	699a      	ldr	r2, [r3, #24]
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	f022 0210 	bic.w	r2, r2, #16
 80094a0:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80094a2:	6a3b      	ldr	r3, [r7, #32]
 80094a4:	6a1b      	ldr	r3, [r3, #32]
 80094a6:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80094a8:	69bb      	ldr	r3, [r7, #24]
 80094aa:	f003 020f 	and.w	r2, r3, #15
 80094ae:	4613      	mov	r3, r2
 80094b0:	00db      	lsls	r3, r3, #3
 80094b2:	4413      	add	r3, r2
 80094b4:	009b      	lsls	r3, r3, #2
 80094b6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80094ba:	687a      	ldr	r2, [r7, #4]
 80094bc:	4413      	add	r3, r2
 80094be:	3304      	adds	r3, #4
 80094c0:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80094c2:	69bb      	ldr	r3, [r7, #24]
 80094c4:	0c5b      	lsrs	r3, r3, #17
 80094c6:	f003 030f 	and.w	r3, r3, #15
 80094ca:	2b02      	cmp	r3, #2
 80094cc:	d124      	bne.n	8009518 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80094ce:	69ba      	ldr	r2, [r7, #24]
 80094d0:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80094d4:	4013      	ands	r3, r2
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d035      	beq.n	8009546 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80094da:	697b      	ldr	r3, [r7, #20]
 80094dc:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80094de:	69bb      	ldr	r3, [r7, #24]
 80094e0:	091b      	lsrs	r3, r3, #4
 80094e2:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80094e4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80094e8:	b29b      	uxth	r3, r3
 80094ea:	461a      	mov	r2, r3
 80094ec:	6a38      	ldr	r0, [r7, #32]
 80094ee:	f00b faa1 	bl	8014a34 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80094f2:	697b      	ldr	r3, [r7, #20]
 80094f4:	68da      	ldr	r2, [r3, #12]
 80094f6:	69bb      	ldr	r3, [r7, #24]
 80094f8:	091b      	lsrs	r3, r3, #4
 80094fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80094fe:	441a      	add	r2, r3
 8009500:	697b      	ldr	r3, [r7, #20]
 8009502:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009504:	697b      	ldr	r3, [r7, #20]
 8009506:	695a      	ldr	r2, [r3, #20]
 8009508:	69bb      	ldr	r3, [r7, #24]
 800950a:	091b      	lsrs	r3, r3, #4
 800950c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009510:	441a      	add	r2, r3
 8009512:	697b      	ldr	r3, [r7, #20]
 8009514:	615a      	str	r2, [r3, #20]
 8009516:	e016      	b.n	8009546 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8009518:	69bb      	ldr	r3, [r7, #24]
 800951a:	0c5b      	lsrs	r3, r3, #17
 800951c:	f003 030f 	and.w	r3, r3, #15
 8009520:	2b06      	cmp	r3, #6
 8009522:	d110      	bne.n	8009546 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800952a:	2208      	movs	r2, #8
 800952c:	4619      	mov	r1, r3
 800952e:	6a38      	ldr	r0, [r7, #32]
 8009530:	f00b fa80 	bl	8014a34 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009534:	697b      	ldr	r3, [r7, #20]
 8009536:	695a      	ldr	r2, [r3, #20]
 8009538:	69bb      	ldr	r3, [r7, #24]
 800953a:	091b      	lsrs	r3, r3, #4
 800953c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009540:	441a      	add	r2, r3
 8009542:	697b      	ldr	r3, [r7, #20]
 8009544:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	699a      	ldr	r2, [r3, #24]
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	f042 0210 	orr.w	r2, r2, #16
 8009554:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	4618      	mov	r0, r3
 800955c:	f00b fbfe 	bl	8014d5c <USB_ReadInterrupts>
 8009560:	4603      	mov	r3, r0
 8009562:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009566:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800956a:	f040 80a7 	bne.w	80096bc <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800956e:	2300      	movs	r3, #0
 8009570:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	4618      	mov	r0, r3
 8009578:	f00b fc03 	bl	8014d82 <USB_ReadDevAllOutEpInterrupt>
 800957c:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800957e:	e099      	b.n	80096b4 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8009580:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009582:	f003 0301 	and.w	r3, r3, #1
 8009586:	2b00      	cmp	r3, #0
 8009588:	f000 808e 	beq.w	80096a8 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009592:	b2d2      	uxtb	r2, r2
 8009594:	4611      	mov	r1, r2
 8009596:	4618      	mov	r0, r3
 8009598:	f00b fc27 	bl	8014dea <USB_ReadDevOutEPInterrupt>
 800959c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800959e:	693b      	ldr	r3, [r7, #16]
 80095a0:	f003 0301 	and.w	r3, r3, #1
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d00c      	beq.n	80095c2 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80095a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095aa:	015a      	lsls	r2, r3, #5
 80095ac:	69fb      	ldr	r3, [r7, #28]
 80095ae:	4413      	add	r3, r2
 80095b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095b4:	461a      	mov	r2, r3
 80095b6:	2301      	movs	r3, #1
 80095b8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80095ba:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80095bc:	6878      	ldr	r0, [r7, #4]
 80095be:	f000 fed1 	bl	800a364 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80095c2:	693b      	ldr	r3, [r7, #16]
 80095c4:	f003 0308 	and.w	r3, r3, #8
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d00c      	beq.n	80095e6 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80095cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095ce:	015a      	lsls	r2, r3, #5
 80095d0:	69fb      	ldr	r3, [r7, #28]
 80095d2:	4413      	add	r3, r2
 80095d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095d8:	461a      	mov	r2, r3
 80095da:	2308      	movs	r3, #8
 80095dc:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80095de:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80095e0:	6878      	ldr	r0, [r7, #4]
 80095e2:	f000 ffa7 	bl	800a534 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80095e6:	693b      	ldr	r3, [r7, #16]
 80095e8:	f003 0310 	and.w	r3, r3, #16
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d008      	beq.n	8009602 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80095f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095f2:	015a      	lsls	r2, r3, #5
 80095f4:	69fb      	ldr	r3, [r7, #28]
 80095f6:	4413      	add	r3, r2
 80095f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095fc:	461a      	mov	r2, r3
 80095fe:	2310      	movs	r3, #16
 8009600:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8009602:	693b      	ldr	r3, [r7, #16]
 8009604:	f003 0302 	and.w	r3, r3, #2
 8009608:	2b00      	cmp	r3, #0
 800960a:	d030      	beq.n	800966e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800960c:	6a3b      	ldr	r3, [r7, #32]
 800960e:	695b      	ldr	r3, [r3, #20]
 8009610:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009614:	2b80      	cmp	r3, #128	; 0x80
 8009616:	d109      	bne.n	800962c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8009618:	69fb      	ldr	r3, [r7, #28]
 800961a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800961e:	685b      	ldr	r3, [r3, #4]
 8009620:	69fa      	ldr	r2, [r7, #28]
 8009622:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009626:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800962a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800962c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800962e:	4613      	mov	r3, r2
 8009630:	00db      	lsls	r3, r3, #3
 8009632:	4413      	add	r3, r2
 8009634:	009b      	lsls	r3, r3, #2
 8009636:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800963a:	687a      	ldr	r2, [r7, #4]
 800963c:	4413      	add	r3, r2
 800963e:	3304      	adds	r3, #4
 8009640:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8009642:	697b      	ldr	r3, [r7, #20]
 8009644:	78db      	ldrb	r3, [r3, #3]
 8009646:	2b01      	cmp	r3, #1
 8009648:	d108      	bne.n	800965c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800964a:	697b      	ldr	r3, [r7, #20]
 800964c:	2200      	movs	r2, #0
 800964e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8009650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009652:	b2db      	uxtb	r3, r3
 8009654:	4619      	mov	r1, r3
 8009656:	6878      	ldr	r0, [r7, #4]
 8009658:	f011 f9b8 	bl	801a9cc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800965c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800965e:	015a      	lsls	r2, r3, #5
 8009660:	69fb      	ldr	r3, [r7, #28]
 8009662:	4413      	add	r3, r2
 8009664:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009668:	461a      	mov	r2, r3
 800966a:	2302      	movs	r3, #2
 800966c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800966e:	693b      	ldr	r3, [r7, #16]
 8009670:	f003 0320 	and.w	r3, r3, #32
 8009674:	2b00      	cmp	r3, #0
 8009676:	d008      	beq.n	800968a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800967a:	015a      	lsls	r2, r3, #5
 800967c:	69fb      	ldr	r3, [r7, #28]
 800967e:	4413      	add	r3, r2
 8009680:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009684:	461a      	mov	r2, r3
 8009686:	2320      	movs	r3, #32
 8009688:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800968a:	693b      	ldr	r3, [r7, #16]
 800968c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009690:	2b00      	cmp	r3, #0
 8009692:	d009      	beq.n	80096a8 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8009694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009696:	015a      	lsls	r2, r3, #5
 8009698:	69fb      	ldr	r3, [r7, #28]
 800969a:	4413      	add	r3, r2
 800969c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096a0:	461a      	mov	r2, r3
 80096a2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80096a6:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80096a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096aa:	3301      	adds	r3, #1
 80096ac:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80096ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096b0:	085b      	lsrs	r3, r3, #1
 80096b2:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80096b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	f47f af62 	bne.w	8009580 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	4618      	mov	r0, r3
 80096c2:	f00b fb4b 	bl	8014d5c <USB_ReadInterrupts>
 80096c6:	4603      	mov	r3, r0
 80096c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80096cc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80096d0:	f040 80db 	bne.w	800988a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	4618      	mov	r0, r3
 80096da:	f00b fb6c 	bl	8014db6 <USB_ReadDevAllInEpInterrupt>
 80096de:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80096e0:	2300      	movs	r3, #0
 80096e2:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80096e4:	e0cd      	b.n	8009882 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80096e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096e8:	f003 0301 	and.w	r3, r3, #1
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	f000 80c2 	beq.w	8009876 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096f8:	b2d2      	uxtb	r2, r2
 80096fa:	4611      	mov	r1, r2
 80096fc:	4618      	mov	r0, r3
 80096fe:	f00b fb92 	bl	8014e26 <USB_ReadDevInEPInterrupt>
 8009702:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8009704:	693b      	ldr	r3, [r7, #16]
 8009706:	f003 0301 	and.w	r3, r3, #1
 800970a:	2b00      	cmp	r3, #0
 800970c:	d057      	beq.n	80097be <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800970e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009710:	f003 030f 	and.w	r3, r3, #15
 8009714:	2201      	movs	r2, #1
 8009716:	fa02 f303 	lsl.w	r3, r2, r3
 800971a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800971c:	69fb      	ldr	r3, [r7, #28]
 800971e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009722:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	43db      	mvns	r3, r3
 8009728:	69f9      	ldr	r1, [r7, #28]
 800972a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800972e:	4013      	ands	r3, r2
 8009730:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8009732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009734:	015a      	lsls	r2, r3, #5
 8009736:	69fb      	ldr	r3, [r7, #28]
 8009738:	4413      	add	r3, r2
 800973a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800973e:	461a      	mov	r2, r3
 8009740:	2301      	movs	r3, #1
 8009742:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	68db      	ldr	r3, [r3, #12]
 8009748:	2b01      	cmp	r3, #1
 800974a:	d132      	bne.n	80097b2 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800974c:	6879      	ldr	r1, [r7, #4]
 800974e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009750:	4613      	mov	r3, r2
 8009752:	00db      	lsls	r3, r3, #3
 8009754:	4413      	add	r3, r2
 8009756:	009b      	lsls	r3, r3, #2
 8009758:	440b      	add	r3, r1
 800975a:	3348      	adds	r3, #72	; 0x48
 800975c:	6819      	ldr	r1, [r3, #0]
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009762:	4613      	mov	r3, r2
 8009764:	00db      	lsls	r3, r3, #3
 8009766:	4413      	add	r3, r2
 8009768:	009b      	lsls	r3, r3, #2
 800976a:	4403      	add	r3, r0
 800976c:	3344      	adds	r3, #68	; 0x44
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	4419      	add	r1, r3
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009776:	4613      	mov	r3, r2
 8009778:	00db      	lsls	r3, r3, #3
 800977a:	4413      	add	r3, r2
 800977c:	009b      	lsls	r3, r3, #2
 800977e:	4403      	add	r3, r0
 8009780:	3348      	adds	r3, #72	; 0x48
 8009782:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8009784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009786:	2b00      	cmp	r3, #0
 8009788:	d113      	bne.n	80097b2 <HAL_PCD_IRQHandler+0x3a2>
 800978a:	6879      	ldr	r1, [r7, #4]
 800978c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800978e:	4613      	mov	r3, r2
 8009790:	00db      	lsls	r3, r3, #3
 8009792:	4413      	add	r3, r2
 8009794:	009b      	lsls	r3, r3, #2
 8009796:	440b      	add	r3, r1
 8009798:	334c      	adds	r3, #76	; 0x4c
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d108      	bne.n	80097b2 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	6818      	ldr	r0, [r3, #0]
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80097aa:	461a      	mov	r2, r3
 80097ac:	2101      	movs	r1, #1
 80097ae:	f00b fb9b 	bl	8014ee8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80097b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097b4:	b2db      	uxtb	r3, r3
 80097b6:	4619      	mov	r1, r3
 80097b8:	6878      	ldr	r0, [r7, #4]
 80097ba:	f011 f882 	bl	801a8c2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80097be:	693b      	ldr	r3, [r7, #16]
 80097c0:	f003 0308 	and.w	r3, r3, #8
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d008      	beq.n	80097da <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80097c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097ca:	015a      	lsls	r2, r3, #5
 80097cc:	69fb      	ldr	r3, [r7, #28]
 80097ce:	4413      	add	r3, r2
 80097d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097d4:	461a      	mov	r2, r3
 80097d6:	2308      	movs	r3, #8
 80097d8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80097da:	693b      	ldr	r3, [r7, #16]
 80097dc:	f003 0310 	and.w	r3, r3, #16
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d008      	beq.n	80097f6 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80097e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097e6:	015a      	lsls	r2, r3, #5
 80097e8:	69fb      	ldr	r3, [r7, #28]
 80097ea:	4413      	add	r3, r2
 80097ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097f0:	461a      	mov	r2, r3
 80097f2:	2310      	movs	r3, #16
 80097f4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80097f6:	693b      	ldr	r3, [r7, #16]
 80097f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d008      	beq.n	8009812 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8009800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009802:	015a      	lsls	r2, r3, #5
 8009804:	69fb      	ldr	r3, [r7, #28]
 8009806:	4413      	add	r3, r2
 8009808:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800980c:	461a      	mov	r2, r3
 800980e:	2340      	movs	r3, #64	; 0x40
 8009810:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8009812:	693b      	ldr	r3, [r7, #16]
 8009814:	f003 0302 	and.w	r3, r3, #2
 8009818:	2b00      	cmp	r3, #0
 800981a:	d023      	beq.n	8009864 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800981c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800981e:	6a38      	ldr	r0, [r7, #32]
 8009820:	f00a fb7a 	bl	8013f18 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8009824:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009826:	4613      	mov	r3, r2
 8009828:	00db      	lsls	r3, r3, #3
 800982a:	4413      	add	r3, r2
 800982c:	009b      	lsls	r3, r3, #2
 800982e:	3338      	adds	r3, #56	; 0x38
 8009830:	687a      	ldr	r2, [r7, #4]
 8009832:	4413      	add	r3, r2
 8009834:	3304      	adds	r3, #4
 8009836:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8009838:	697b      	ldr	r3, [r7, #20]
 800983a:	78db      	ldrb	r3, [r3, #3]
 800983c:	2b01      	cmp	r3, #1
 800983e:	d108      	bne.n	8009852 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8009840:	697b      	ldr	r3, [r7, #20]
 8009842:	2200      	movs	r2, #0
 8009844:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8009846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009848:	b2db      	uxtb	r3, r3
 800984a:	4619      	mov	r1, r3
 800984c:	6878      	ldr	r0, [r7, #4]
 800984e:	f011 f8cf 	bl	801a9f0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8009852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009854:	015a      	lsls	r2, r3, #5
 8009856:	69fb      	ldr	r3, [r7, #28]
 8009858:	4413      	add	r3, r2
 800985a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800985e:	461a      	mov	r2, r3
 8009860:	2302      	movs	r3, #2
 8009862:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8009864:	693b      	ldr	r3, [r7, #16]
 8009866:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800986a:	2b00      	cmp	r3, #0
 800986c:	d003      	beq.n	8009876 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800986e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009870:	6878      	ldr	r0, [r7, #4]
 8009872:	f000 fcea 	bl	800a24a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8009876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009878:	3301      	adds	r3, #1
 800987a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800987c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800987e:	085b      	lsrs	r3, r3, #1
 8009880:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8009882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009884:	2b00      	cmp	r3, #0
 8009886:	f47f af2e 	bne.w	80096e6 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	4618      	mov	r0, r3
 8009890:	f00b fa64 	bl	8014d5c <USB_ReadInterrupts>
 8009894:	4603      	mov	r3, r0
 8009896:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800989a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800989e:	d122      	bne.n	80098e6 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80098a0:	69fb      	ldr	r3, [r7, #28]
 80098a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098a6:	685b      	ldr	r3, [r3, #4]
 80098a8:	69fa      	ldr	r2, [r7, #28]
 80098aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80098ae:	f023 0301 	bic.w	r3, r3, #1
 80098b2:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80098ba:	2b01      	cmp	r3, #1
 80098bc:	d108      	bne.n	80098d0 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	2200      	movs	r2, #0
 80098c2:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80098c6:	2100      	movs	r1, #0
 80098c8:	6878      	ldr	r0, [r7, #4]
 80098ca:	f000 fef5 	bl	800a6b8 <HAL_PCDEx_LPM_Callback>
 80098ce:	e002      	b.n	80098d6 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80098d0:	6878      	ldr	r0, [r7, #4]
 80098d2:	f011 f86d 	bl	801a9b0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	695a      	ldr	r2, [r3, #20]
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80098e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	4618      	mov	r0, r3
 80098ec:	f00b fa36 	bl	8014d5c <USB_ReadInterrupts>
 80098f0:	4603      	mov	r3, r0
 80098f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80098f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80098fa:	d112      	bne.n	8009922 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80098fc:	69fb      	ldr	r3, [r7, #28]
 80098fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009902:	689b      	ldr	r3, [r3, #8]
 8009904:	f003 0301 	and.w	r3, r3, #1
 8009908:	2b01      	cmp	r3, #1
 800990a:	d102      	bne.n	8009912 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800990c:	6878      	ldr	r0, [r7, #4]
 800990e:	f011 f829 	bl	801a964 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	695a      	ldr	r2, [r3, #20]
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8009920:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	4618      	mov	r0, r3
 8009928:	f00b fa18 	bl	8014d5c <USB_ReadInterrupts>
 800992c:	4603      	mov	r3, r0
 800992e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009932:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009936:	d121      	bne.n	800997c <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	695a      	ldr	r2, [r3, #20]
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8009946:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 800994e:	2b00      	cmp	r3, #0
 8009950:	d111      	bne.n	8009976 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	2201      	movs	r2, #1
 8009956:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009960:	089b      	lsrs	r3, r3, #2
 8009962:	f003 020f 	and.w	r2, r3, #15
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800996c:	2101      	movs	r1, #1
 800996e:	6878      	ldr	r0, [r7, #4]
 8009970:	f000 fea2 	bl	800a6b8 <HAL_PCDEx_LPM_Callback>
 8009974:	e002      	b.n	800997c <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8009976:	6878      	ldr	r0, [r7, #4]
 8009978:	f010 fff4 	bl	801a964 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	4618      	mov	r0, r3
 8009982:	f00b f9eb 	bl	8014d5c <USB_ReadInterrupts>
 8009986:	4603      	mov	r3, r0
 8009988:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800998c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009990:	f040 80b7 	bne.w	8009b02 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009994:	69fb      	ldr	r3, [r7, #28]
 8009996:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800999a:	685b      	ldr	r3, [r3, #4]
 800999c:	69fa      	ldr	r2, [r7, #28]
 800999e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80099a2:	f023 0301 	bic.w	r3, r3, #1
 80099a6:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	2110      	movs	r1, #16
 80099ae:	4618      	mov	r0, r3
 80099b0:	f00a fab2 	bl	8013f18 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80099b4:	2300      	movs	r3, #0
 80099b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80099b8:	e046      	b.n	8009a48 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80099ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099bc:	015a      	lsls	r2, r3, #5
 80099be:	69fb      	ldr	r3, [r7, #28]
 80099c0:	4413      	add	r3, r2
 80099c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099c6:	461a      	mov	r2, r3
 80099c8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80099cc:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80099ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099d0:	015a      	lsls	r2, r3, #5
 80099d2:	69fb      	ldr	r3, [r7, #28]
 80099d4:	4413      	add	r3, r2
 80099d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80099de:	0151      	lsls	r1, r2, #5
 80099e0:	69fa      	ldr	r2, [r7, #28]
 80099e2:	440a      	add	r2, r1
 80099e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80099e8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80099ec:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80099ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099f0:	015a      	lsls	r2, r3, #5
 80099f2:	69fb      	ldr	r3, [r7, #28]
 80099f4:	4413      	add	r3, r2
 80099f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099fa:	461a      	mov	r2, r3
 80099fc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009a00:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009a02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a04:	015a      	lsls	r2, r3, #5
 8009a06:	69fb      	ldr	r3, [r7, #28]
 8009a08:	4413      	add	r3, r2
 8009a0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009a12:	0151      	lsls	r1, r2, #5
 8009a14:	69fa      	ldr	r2, [r7, #28]
 8009a16:	440a      	add	r2, r1
 8009a18:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009a1c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009a20:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009a22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a24:	015a      	lsls	r2, r3, #5
 8009a26:	69fb      	ldr	r3, [r7, #28]
 8009a28:	4413      	add	r3, r2
 8009a2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009a32:	0151      	lsls	r1, r2, #5
 8009a34:	69fa      	ldr	r2, [r7, #28]
 8009a36:	440a      	add	r2, r1
 8009a38:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009a3c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009a40:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a44:	3301      	adds	r3, #1
 8009a46:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	685b      	ldr	r3, [r3, #4]
 8009a4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009a4e:	429a      	cmp	r2, r3
 8009a50:	d3b3      	bcc.n	80099ba <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8009a52:	69fb      	ldr	r3, [r7, #28]
 8009a54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a58:	69db      	ldr	r3, [r3, #28]
 8009a5a:	69fa      	ldr	r2, [r7, #28]
 8009a5c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009a60:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8009a64:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d016      	beq.n	8009a9c <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8009a6e:	69fb      	ldr	r3, [r7, #28]
 8009a70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009a78:	69fa      	ldr	r2, [r7, #28]
 8009a7a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009a7e:	f043 030b 	orr.w	r3, r3, #11
 8009a82:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8009a86:	69fb      	ldr	r3, [r7, #28]
 8009a88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009a8e:	69fa      	ldr	r2, [r7, #28]
 8009a90:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009a94:	f043 030b 	orr.w	r3, r3, #11
 8009a98:	6453      	str	r3, [r2, #68]	; 0x44
 8009a9a:	e015      	b.n	8009ac8 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8009a9c:	69fb      	ldr	r3, [r7, #28]
 8009a9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009aa2:	695a      	ldr	r2, [r3, #20]
 8009aa4:	69fb      	ldr	r3, [r7, #28]
 8009aa6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009aaa:	4619      	mov	r1, r3
 8009aac:	f242 032b 	movw	r3, #8235	; 0x202b
 8009ab0:	4313      	orrs	r3, r2
 8009ab2:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8009ab4:	69fb      	ldr	r3, [r7, #28]
 8009ab6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009aba:	691b      	ldr	r3, [r3, #16]
 8009abc:	69fa      	ldr	r2, [r7, #28]
 8009abe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009ac2:	f043 030b 	orr.w	r3, r3, #11
 8009ac6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8009ac8:	69fb      	ldr	r3, [r7, #28]
 8009aca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	69fa      	ldr	r2, [r7, #28]
 8009ad2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009ad6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009ada:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	6818      	ldr	r0, [r3, #0]
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	68db      	ldr	r3, [r3, #12]
 8009ae4:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8009aec:	461a      	mov	r2, r3
 8009aee:	f00b f9fb 	bl	8014ee8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	695a      	ldr	r2, [r3, #20]
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8009b00:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	4618      	mov	r0, r3
 8009b08:	f00b f928 	bl	8014d5c <USB_ReadInterrupts>
 8009b0c:	4603      	mov	r3, r0
 8009b0e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009b12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009b16:	d124      	bne.n	8009b62 <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	f00b f9bf 	bl	8014ea0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	4618      	mov	r0, r3
 8009b28:	f00a fa73 	bl	8014012 <USB_GetDevSpeed>
 8009b2c:	4603      	mov	r3, r0
 8009b2e:	461a      	mov	r2, r3
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681c      	ldr	r4, [r3, #0]
 8009b38:	f001 fd88 	bl	800b64c <HAL_RCC_GetHCLKFreq>
 8009b3c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009b42:	b2db      	uxtb	r3, r3
 8009b44:	461a      	mov	r2, r3
 8009b46:	4620      	mov	r0, r4
 8009b48:	f009 ff78 	bl	8013a3c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8009b4c:	6878      	ldr	r0, [r7, #4]
 8009b4e:	f010 fee0 	bl	801a912 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	695a      	ldr	r2, [r3, #20]
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8009b60:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	4618      	mov	r0, r3
 8009b68:	f00b f8f8 	bl	8014d5c <USB_ReadInterrupts>
 8009b6c:	4603      	mov	r3, r0
 8009b6e:	f003 0308 	and.w	r3, r3, #8
 8009b72:	2b08      	cmp	r3, #8
 8009b74:	d10a      	bne.n	8009b8c <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8009b76:	6878      	ldr	r0, [r7, #4]
 8009b78:	f010 febd 	bl	801a8f6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	695a      	ldr	r2, [r3, #20]
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	f002 0208 	and.w	r2, r2, #8
 8009b8a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	4618      	mov	r0, r3
 8009b92:	f00b f8e3 	bl	8014d5c <USB_ReadInterrupts>
 8009b96:	4603      	mov	r3, r0
 8009b98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b9c:	2b80      	cmp	r3, #128	; 0x80
 8009b9e:	d122      	bne.n	8009be6 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8009ba0:	6a3b      	ldr	r3, [r7, #32]
 8009ba2:	699b      	ldr	r3, [r3, #24]
 8009ba4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009ba8:	6a3b      	ldr	r3, [r7, #32]
 8009baa:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009bac:	2301      	movs	r3, #1
 8009bae:	627b      	str	r3, [r7, #36]	; 0x24
 8009bb0:	e014      	b.n	8009bdc <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8009bb2:	6879      	ldr	r1, [r7, #4]
 8009bb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009bb6:	4613      	mov	r3, r2
 8009bb8:	00db      	lsls	r3, r3, #3
 8009bba:	4413      	add	r3, r2
 8009bbc:	009b      	lsls	r3, r3, #2
 8009bbe:	440b      	add	r3, r1
 8009bc0:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8009bc4:	781b      	ldrb	r3, [r3, #0]
 8009bc6:	2b01      	cmp	r3, #1
 8009bc8:	d105      	bne.n	8009bd6 <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8009bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bcc:	b2db      	uxtb	r3, r3
 8009bce:	4619      	mov	r1, r3
 8009bd0:	6878      	ldr	r0, [r7, #4]
 8009bd2:	f000 fb09 	bl	800a1e8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bd8:	3301      	adds	r3, #1
 8009bda:	627b      	str	r3, [r7, #36]	; 0x24
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	685b      	ldr	r3, [r3, #4]
 8009be0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009be2:	429a      	cmp	r2, r3
 8009be4:	d3e5      	bcc.n	8009bb2 <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	4618      	mov	r0, r3
 8009bec:	f00b f8b6 	bl	8014d5c <USB_ReadInterrupts>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009bf6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009bfa:	d13b      	bne.n	8009c74 <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009bfc:	2301      	movs	r3, #1
 8009bfe:	627b      	str	r3, [r7, #36]	; 0x24
 8009c00:	e02b      	b.n	8009c5a <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8009c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c04:	015a      	lsls	r2, r3, #5
 8009c06:	69fb      	ldr	r3, [r7, #28]
 8009c08:	4413      	add	r3, r2
 8009c0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009c12:	6879      	ldr	r1, [r7, #4]
 8009c14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c16:	4613      	mov	r3, r2
 8009c18:	00db      	lsls	r3, r3, #3
 8009c1a:	4413      	add	r3, r2
 8009c1c:	009b      	lsls	r3, r3, #2
 8009c1e:	440b      	add	r3, r1
 8009c20:	3340      	adds	r3, #64	; 0x40
 8009c22:	781b      	ldrb	r3, [r3, #0]
 8009c24:	2b01      	cmp	r3, #1
 8009c26:	d115      	bne.n	8009c54 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8009c28:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	da12      	bge.n	8009c54 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8009c2e:	6879      	ldr	r1, [r7, #4]
 8009c30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c32:	4613      	mov	r3, r2
 8009c34:	00db      	lsls	r3, r3, #3
 8009c36:	4413      	add	r3, r2
 8009c38:	009b      	lsls	r3, r3, #2
 8009c3a:	440b      	add	r3, r1
 8009c3c:	333f      	adds	r3, #63	; 0x3f
 8009c3e:	2201      	movs	r2, #1
 8009c40:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8009c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c44:	b2db      	uxtb	r3, r3
 8009c46:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009c4a:	b2db      	uxtb	r3, r3
 8009c4c:	4619      	mov	r1, r3
 8009c4e:	6878      	ldr	r0, [r7, #4]
 8009c50:	f000 faca 	bl	800a1e8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c56:	3301      	adds	r3, #1
 8009c58:	627b      	str	r3, [r7, #36]	; 0x24
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	685b      	ldr	r3, [r3, #4]
 8009c5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c60:	429a      	cmp	r2, r3
 8009c62:	d3ce      	bcc.n	8009c02 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	695a      	ldr	r2, [r3, #20]
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8009c72:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	4618      	mov	r0, r3
 8009c7a:	f00b f86f 	bl	8014d5c <USB_ReadInterrupts>
 8009c7e:	4603      	mov	r3, r0
 8009c80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009c84:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009c88:	d155      	bne.n	8009d36 <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009c8a:	2301      	movs	r3, #1
 8009c8c:	627b      	str	r3, [r7, #36]	; 0x24
 8009c8e:	e045      	b.n	8009d1c <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8009c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c92:	015a      	lsls	r2, r3, #5
 8009c94:	69fb      	ldr	r3, [r7, #28]
 8009c96:	4413      	add	r3, r2
 8009c98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8009ca0:	6879      	ldr	r1, [r7, #4]
 8009ca2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ca4:	4613      	mov	r3, r2
 8009ca6:	00db      	lsls	r3, r3, #3
 8009ca8:	4413      	add	r3, r2
 8009caa:	009b      	lsls	r3, r3, #2
 8009cac:	440b      	add	r3, r1
 8009cae:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8009cb2:	781b      	ldrb	r3, [r3, #0]
 8009cb4:	2b01      	cmp	r3, #1
 8009cb6:	d12e      	bne.n	8009d16 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8009cb8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	da2b      	bge.n	8009d16 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8009cbe:	69bb      	ldr	r3, [r7, #24]
 8009cc0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8009cca:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8009cce:	429a      	cmp	r2, r3
 8009cd0:	d121      	bne.n	8009d16 <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8009cd2:	6879      	ldr	r1, [r7, #4]
 8009cd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009cd6:	4613      	mov	r3, r2
 8009cd8:	00db      	lsls	r3, r3, #3
 8009cda:	4413      	add	r3, r2
 8009cdc:	009b      	lsls	r3, r3, #2
 8009cde:	440b      	add	r3, r1
 8009ce0:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8009ce4:	2201      	movs	r2, #1
 8009ce6:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8009ce8:	6a3b      	ldr	r3, [r7, #32]
 8009cea:	699b      	ldr	r3, [r3, #24]
 8009cec:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8009cf0:	6a3b      	ldr	r3, [r7, #32]
 8009cf2:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8009cf4:	6a3b      	ldr	r3, [r7, #32]
 8009cf6:	695b      	ldr	r3, [r3, #20]
 8009cf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d10a      	bne.n	8009d16 <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8009d00:	69fb      	ldr	r3, [r7, #28]
 8009d02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d06:	685b      	ldr	r3, [r3, #4]
 8009d08:	69fa      	ldr	r2, [r7, #28]
 8009d0a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009d0e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009d12:	6053      	str	r3, [r2, #4]
            break;
 8009d14:	e007      	b.n	8009d26 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8009d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d18:	3301      	adds	r3, #1
 8009d1a:	627b      	str	r3, [r7, #36]	; 0x24
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	685b      	ldr	r3, [r3, #4]
 8009d20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d22:	429a      	cmp	r2, r3
 8009d24:	d3b4      	bcc.n	8009c90 <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	695a      	ldr	r2, [r3, #20]
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8009d34:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	f00b f80e 	bl	8014d5c <USB_ReadInterrupts>
 8009d40:	4603      	mov	r3, r0
 8009d42:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009d46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d4a:	d10a      	bne.n	8009d62 <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8009d4c:	6878      	ldr	r0, [r7, #4]
 8009d4e:	f010 fe61 	bl	801aa14 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	695a      	ldr	r2, [r3, #20]
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8009d60:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	4618      	mov	r0, r3
 8009d68:	f00a fff8 	bl	8014d5c <USB_ReadInterrupts>
 8009d6c:	4603      	mov	r3, r0
 8009d6e:	f003 0304 	and.w	r3, r3, #4
 8009d72:	2b04      	cmp	r3, #4
 8009d74:	d115      	bne.n	8009da2 <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	685b      	ldr	r3, [r3, #4]
 8009d7c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8009d7e:	69bb      	ldr	r3, [r7, #24]
 8009d80:	f003 0304 	and.w	r3, r3, #4
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d002      	beq.n	8009d8e <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8009d88:	6878      	ldr	r0, [r7, #4]
 8009d8a:	f010 fe51 	bl	801aa30 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	6859      	ldr	r1, [r3, #4]
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	69ba      	ldr	r2, [r7, #24]
 8009d9a:	430a      	orrs	r2, r1
 8009d9c:	605a      	str	r2, [r3, #4]
 8009d9e:	e000      	b.n	8009da2 <HAL_PCD_IRQHandler+0x992>
      return;
 8009da0:	bf00      	nop
    }
  }
}
 8009da2:	3734      	adds	r7, #52	; 0x34
 8009da4:	46bd      	mov	sp, r7
 8009da6:	bd90      	pop	{r4, r7, pc}

08009da8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b082      	sub	sp, #8
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]
 8009db0:	460b      	mov	r3, r1
 8009db2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009dba:	2b01      	cmp	r3, #1
 8009dbc:	d101      	bne.n	8009dc2 <HAL_PCD_SetAddress+0x1a>
 8009dbe:	2302      	movs	r3, #2
 8009dc0:	e013      	b.n	8009dea <HAL_PCD_SetAddress+0x42>
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	2201      	movs	r2, #1
 8009dc6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	78fa      	ldrb	r2, [r7, #3]
 8009dce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	78fa      	ldrb	r2, [r7, #3]
 8009dd8:	4611      	mov	r1, r2
 8009dda:	4618      	mov	r0, r3
 8009ddc:	f00a ff56 	bl	8014c8c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	2200      	movs	r2, #0
 8009de4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8009de8:	2300      	movs	r3, #0
}
 8009dea:	4618      	mov	r0, r3
 8009dec:	3708      	adds	r7, #8
 8009dee:	46bd      	mov	sp, r7
 8009df0:	bd80      	pop	{r7, pc}

08009df2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8009df2:	b580      	push	{r7, lr}
 8009df4:	b084      	sub	sp, #16
 8009df6:	af00      	add	r7, sp, #0
 8009df8:	6078      	str	r0, [r7, #4]
 8009dfa:	4608      	mov	r0, r1
 8009dfc:	4611      	mov	r1, r2
 8009dfe:	461a      	mov	r2, r3
 8009e00:	4603      	mov	r3, r0
 8009e02:	70fb      	strb	r3, [r7, #3]
 8009e04:	460b      	mov	r3, r1
 8009e06:	803b      	strh	r3, [r7, #0]
 8009e08:	4613      	mov	r3, r2
 8009e0a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009e10:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	da0f      	bge.n	8009e38 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009e18:	78fb      	ldrb	r3, [r7, #3]
 8009e1a:	f003 020f 	and.w	r2, r3, #15
 8009e1e:	4613      	mov	r3, r2
 8009e20:	00db      	lsls	r3, r3, #3
 8009e22:	4413      	add	r3, r2
 8009e24:	009b      	lsls	r3, r3, #2
 8009e26:	3338      	adds	r3, #56	; 0x38
 8009e28:	687a      	ldr	r2, [r7, #4]
 8009e2a:	4413      	add	r3, r2
 8009e2c:	3304      	adds	r3, #4
 8009e2e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	2201      	movs	r2, #1
 8009e34:	705a      	strb	r2, [r3, #1]
 8009e36:	e00f      	b.n	8009e58 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009e38:	78fb      	ldrb	r3, [r7, #3]
 8009e3a:	f003 020f 	and.w	r2, r3, #15
 8009e3e:	4613      	mov	r3, r2
 8009e40:	00db      	lsls	r3, r3, #3
 8009e42:	4413      	add	r3, r2
 8009e44:	009b      	lsls	r3, r3, #2
 8009e46:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009e4a:	687a      	ldr	r2, [r7, #4]
 8009e4c:	4413      	add	r3, r2
 8009e4e:	3304      	adds	r3, #4
 8009e50:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	2200      	movs	r2, #0
 8009e56:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8009e58:	78fb      	ldrb	r3, [r7, #3]
 8009e5a:	f003 030f 	and.w	r3, r3, #15
 8009e5e:	b2da      	uxtb	r2, r3
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8009e64:	883a      	ldrh	r2, [r7, #0]
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	78ba      	ldrb	r2, [r7, #2]
 8009e6e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	785b      	ldrb	r3, [r3, #1]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d004      	beq.n	8009e82 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	781b      	ldrb	r3, [r3, #0]
 8009e7c:	b29a      	uxth	r2, r3
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8009e82:	78bb      	ldrb	r3, [r7, #2]
 8009e84:	2b02      	cmp	r3, #2
 8009e86:	d102      	bne.n	8009e8e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009e94:	2b01      	cmp	r3, #1
 8009e96:	d101      	bne.n	8009e9c <HAL_PCD_EP_Open+0xaa>
 8009e98:	2302      	movs	r3, #2
 8009e9a:	e00e      	b.n	8009eba <HAL_PCD_EP_Open+0xc8>
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	2201      	movs	r2, #1
 8009ea0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	68f9      	ldr	r1, [r7, #12]
 8009eaa:	4618      	mov	r0, r3
 8009eac:	f00a f8d6 	bl	801405c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8009eb8:	7afb      	ldrb	r3, [r7, #11]
}
 8009eba:	4618      	mov	r0, r3
 8009ebc:	3710      	adds	r7, #16
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	bd80      	pop	{r7, pc}

08009ec2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009ec2:	b580      	push	{r7, lr}
 8009ec4:	b084      	sub	sp, #16
 8009ec6:	af00      	add	r7, sp, #0
 8009ec8:	6078      	str	r0, [r7, #4]
 8009eca:	460b      	mov	r3, r1
 8009ecc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009ece:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	da0f      	bge.n	8009ef6 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009ed6:	78fb      	ldrb	r3, [r7, #3]
 8009ed8:	f003 020f 	and.w	r2, r3, #15
 8009edc:	4613      	mov	r3, r2
 8009ede:	00db      	lsls	r3, r3, #3
 8009ee0:	4413      	add	r3, r2
 8009ee2:	009b      	lsls	r3, r3, #2
 8009ee4:	3338      	adds	r3, #56	; 0x38
 8009ee6:	687a      	ldr	r2, [r7, #4]
 8009ee8:	4413      	add	r3, r2
 8009eea:	3304      	adds	r3, #4
 8009eec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	2201      	movs	r2, #1
 8009ef2:	705a      	strb	r2, [r3, #1]
 8009ef4:	e00f      	b.n	8009f16 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009ef6:	78fb      	ldrb	r3, [r7, #3]
 8009ef8:	f003 020f 	and.w	r2, r3, #15
 8009efc:	4613      	mov	r3, r2
 8009efe:	00db      	lsls	r3, r3, #3
 8009f00:	4413      	add	r3, r2
 8009f02:	009b      	lsls	r3, r3, #2
 8009f04:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009f08:	687a      	ldr	r2, [r7, #4]
 8009f0a:	4413      	add	r3, r2
 8009f0c:	3304      	adds	r3, #4
 8009f0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	2200      	movs	r2, #0
 8009f14:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8009f16:	78fb      	ldrb	r3, [r7, #3]
 8009f18:	f003 030f 	and.w	r3, r3, #15
 8009f1c:	b2da      	uxtb	r2, r3
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009f28:	2b01      	cmp	r3, #1
 8009f2a:	d101      	bne.n	8009f30 <HAL_PCD_EP_Close+0x6e>
 8009f2c:	2302      	movs	r3, #2
 8009f2e:	e00e      	b.n	8009f4e <HAL_PCD_EP_Close+0x8c>
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	2201      	movs	r2, #1
 8009f34:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	68f9      	ldr	r1, [r7, #12]
 8009f3e:	4618      	mov	r0, r3
 8009f40:	f00a f914 	bl	801416c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	2200      	movs	r2, #0
 8009f48:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8009f4c:	2300      	movs	r3, #0
}
 8009f4e:	4618      	mov	r0, r3
 8009f50:	3710      	adds	r7, #16
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bd80      	pop	{r7, pc}

08009f56 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009f56:	b580      	push	{r7, lr}
 8009f58:	b086      	sub	sp, #24
 8009f5a:	af00      	add	r7, sp, #0
 8009f5c:	60f8      	str	r0, [r7, #12]
 8009f5e:	607a      	str	r2, [r7, #4]
 8009f60:	603b      	str	r3, [r7, #0]
 8009f62:	460b      	mov	r3, r1
 8009f64:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009f66:	7afb      	ldrb	r3, [r7, #11]
 8009f68:	f003 020f 	and.w	r2, r3, #15
 8009f6c:	4613      	mov	r3, r2
 8009f6e:	00db      	lsls	r3, r3, #3
 8009f70:	4413      	add	r3, r2
 8009f72:	009b      	lsls	r3, r3, #2
 8009f74:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009f78:	68fa      	ldr	r2, [r7, #12]
 8009f7a:	4413      	add	r3, r2
 8009f7c:	3304      	adds	r3, #4
 8009f7e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009f80:	697b      	ldr	r3, [r7, #20]
 8009f82:	687a      	ldr	r2, [r7, #4]
 8009f84:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8009f86:	697b      	ldr	r3, [r7, #20]
 8009f88:	683a      	ldr	r2, [r7, #0]
 8009f8a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8009f8c:	697b      	ldr	r3, [r7, #20]
 8009f8e:	2200      	movs	r2, #0
 8009f90:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8009f92:	697b      	ldr	r3, [r7, #20]
 8009f94:	2200      	movs	r2, #0
 8009f96:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009f98:	7afb      	ldrb	r3, [r7, #11]
 8009f9a:	f003 030f 	and.w	r3, r3, #15
 8009f9e:	b2da      	uxtb	r2, r3
 8009fa0:	697b      	ldr	r3, [r7, #20]
 8009fa2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	68db      	ldr	r3, [r3, #12]
 8009fa8:	2b01      	cmp	r3, #1
 8009faa:	d102      	bne.n	8009fb2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009fac:	687a      	ldr	r2, [r7, #4]
 8009fae:	697b      	ldr	r3, [r7, #20]
 8009fb0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	6818      	ldr	r0, [r3, #0]
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	68db      	ldr	r3, [r3, #12]
 8009fba:	b2db      	uxtb	r3, r3
 8009fbc:	461a      	mov	r2, r3
 8009fbe:	6979      	ldr	r1, [r7, #20]
 8009fc0:	f00a f9b0 	bl	8014324 <USB_EPStartXfer>

  return HAL_OK;
 8009fc4:	2300      	movs	r3, #0
}
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	3718      	adds	r7, #24
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	bd80      	pop	{r7, pc}

08009fce <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009fce:	b480      	push	{r7}
 8009fd0:	b083      	sub	sp, #12
 8009fd2:	af00      	add	r7, sp, #0
 8009fd4:	6078      	str	r0, [r7, #4]
 8009fd6:	460b      	mov	r3, r1
 8009fd8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8009fda:	78fb      	ldrb	r3, [r7, #3]
 8009fdc:	f003 020f 	and.w	r2, r3, #15
 8009fe0:	6879      	ldr	r1, [r7, #4]
 8009fe2:	4613      	mov	r3, r2
 8009fe4:	00db      	lsls	r3, r3, #3
 8009fe6:	4413      	add	r3, r2
 8009fe8:	009b      	lsls	r3, r3, #2
 8009fea:	440b      	add	r3, r1
 8009fec:	f503 7324 	add.w	r3, r3, #656	; 0x290
 8009ff0:	681b      	ldr	r3, [r3, #0]
}
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	370c      	adds	r7, #12
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffc:	4770      	bx	lr

08009ffe <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009ffe:	b580      	push	{r7, lr}
 800a000:	b086      	sub	sp, #24
 800a002:	af00      	add	r7, sp, #0
 800a004:	60f8      	str	r0, [r7, #12]
 800a006:	607a      	str	r2, [r7, #4]
 800a008:	603b      	str	r3, [r7, #0]
 800a00a:	460b      	mov	r3, r1
 800a00c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a00e:	7afb      	ldrb	r3, [r7, #11]
 800a010:	f003 020f 	and.w	r2, r3, #15
 800a014:	4613      	mov	r3, r2
 800a016:	00db      	lsls	r3, r3, #3
 800a018:	4413      	add	r3, r2
 800a01a:	009b      	lsls	r3, r3, #2
 800a01c:	3338      	adds	r3, #56	; 0x38
 800a01e:	68fa      	ldr	r2, [r7, #12]
 800a020:	4413      	add	r3, r2
 800a022:	3304      	adds	r3, #4
 800a024:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800a026:	697b      	ldr	r3, [r7, #20]
 800a028:	687a      	ldr	r2, [r7, #4]
 800a02a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800a02c:	697b      	ldr	r3, [r7, #20]
 800a02e:	683a      	ldr	r2, [r7, #0]
 800a030:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800a032:	697b      	ldr	r3, [r7, #20]
 800a034:	2200      	movs	r2, #0
 800a036:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800a038:	697b      	ldr	r3, [r7, #20]
 800a03a:	2201      	movs	r2, #1
 800a03c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a03e:	7afb      	ldrb	r3, [r7, #11]
 800a040:	f003 030f 	and.w	r3, r3, #15
 800a044:	b2da      	uxtb	r2, r3
 800a046:	697b      	ldr	r3, [r7, #20]
 800a048:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	68db      	ldr	r3, [r3, #12]
 800a04e:	2b01      	cmp	r3, #1
 800a050:	d102      	bne.n	800a058 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800a052:	687a      	ldr	r2, [r7, #4]
 800a054:	697b      	ldr	r3, [r7, #20]
 800a056:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	6818      	ldr	r0, [r3, #0]
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	68db      	ldr	r3, [r3, #12]
 800a060:	b2db      	uxtb	r3, r3
 800a062:	461a      	mov	r2, r3
 800a064:	6979      	ldr	r1, [r7, #20]
 800a066:	f00a f95d 	bl	8014324 <USB_EPStartXfer>

  return HAL_OK;
 800a06a:	2300      	movs	r3, #0
}
 800a06c:	4618      	mov	r0, r3
 800a06e:	3718      	adds	r7, #24
 800a070:	46bd      	mov	sp, r7
 800a072:	bd80      	pop	{r7, pc}

0800a074 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a074:	b580      	push	{r7, lr}
 800a076:	b084      	sub	sp, #16
 800a078:	af00      	add	r7, sp, #0
 800a07a:	6078      	str	r0, [r7, #4]
 800a07c:	460b      	mov	r3, r1
 800a07e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800a080:	78fb      	ldrb	r3, [r7, #3]
 800a082:	f003 020f 	and.w	r2, r3, #15
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	685b      	ldr	r3, [r3, #4]
 800a08a:	429a      	cmp	r2, r3
 800a08c:	d901      	bls.n	800a092 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800a08e:	2301      	movs	r3, #1
 800a090:	e050      	b.n	800a134 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a092:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a096:	2b00      	cmp	r3, #0
 800a098:	da0f      	bge.n	800a0ba <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a09a:	78fb      	ldrb	r3, [r7, #3]
 800a09c:	f003 020f 	and.w	r2, r3, #15
 800a0a0:	4613      	mov	r3, r2
 800a0a2:	00db      	lsls	r3, r3, #3
 800a0a4:	4413      	add	r3, r2
 800a0a6:	009b      	lsls	r3, r3, #2
 800a0a8:	3338      	adds	r3, #56	; 0x38
 800a0aa:	687a      	ldr	r2, [r7, #4]
 800a0ac:	4413      	add	r3, r2
 800a0ae:	3304      	adds	r3, #4
 800a0b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	2201      	movs	r2, #1
 800a0b6:	705a      	strb	r2, [r3, #1]
 800a0b8:	e00d      	b.n	800a0d6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800a0ba:	78fa      	ldrb	r2, [r7, #3]
 800a0bc:	4613      	mov	r3, r2
 800a0be:	00db      	lsls	r3, r3, #3
 800a0c0:	4413      	add	r3, r2
 800a0c2:	009b      	lsls	r3, r3, #2
 800a0c4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a0c8:	687a      	ldr	r2, [r7, #4]
 800a0ca:	4413      	add	r3, r2
 800a0cc:	3304      	adds	r3, #4
 800a0ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	2201      	movs	r2, #1
 800a0da:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a0dc:	78fb      	ldrb	r3, [r7, #3]
 800a0de:	f003 030f 	and.w	r3, r3, #15
 800a0e2:	b2da      	uxtb	r2, r3
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800a0ee:	2b01      	cmp	r3, #1
 800a0f0:	d101      	bne.n	800a0f6 <HAL_PCD_EP_SetStall+0x82>
 800a0f2:	2302      	movs	r3, #2
 800a0f4:	e01e      	b.n	800a134 <HAL_PCD_EP_SetStall+0xc0>
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	2201      	movs	r2, #1
 800a0fa:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	68f9      	ldr	r1, [r7, #12]
 800a104:	4618      	mov	r0, r3
 800a106:	f00a fced 	bl	8014ae4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800a10a:	78fb      	ldrb	r3, [r7, #3]
 800a10c:	f003 030f 	and.w	r3, r3, #15
 800a110:	2b00      	cmp	r3, #0
 800a112:	d10a      	bne.n	800a12a <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	6818      	ldr	r0, [r3, #0]
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	68db      	ldr	r3, [r3, #12]
 800a11c:	b2d9      	uxtb	r1, r3
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800a124:	461a      	mov	r2, r3
 800a126:	f00a fedf 	bl	8014ee8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	2200      	movs	r2, #0
 800a12e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800a132:	2300      	movs	r3, #0
}
 800a134:	4618      	mov	r0, r3
 800a136:	3710      	adds	r7, #16
 800a138:	46bd      	mov	sp, r7
 800a13a:	bd80      	pop	{r7, pc}

0800a13c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b084      	sub	sp, #16
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
 800a144:	460b      	mov	r3, r1
 800a146:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800a148:	78fb      	ldrb	r3, [r7, #3]
 800a14a:	f003 020f 	and.w	r2, r3, #15
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	685b      	ldr	r3, [r3, #4]
 800a152:	429a      	cmp	r2, r3
 800a154:	d901      	bls.n	800a15a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800a156:	2301      	movs	r3, #1
 800a158:	e042      	b.n	800a1e0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800a15a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	da0f      	bge.n	800a182 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a162:	78fb      	ldrb	r3, [r7, #3]
 800a164:	f003 020f 	and.w	r2, r3, #15
 800a168:	4613      	mov	r3, r2
 800a16a:	00db      	lsls	r3, r3, #3
 800a16c:	4413      	add	r3, r2
 800a16e:	009b      	lsls	r3, r3, #2
 800a170:	3338      	adds	r3, #56	; 0x38
 800a172:	687a      	ldr	r2, [r7, #4]
 800a174:	4413      	add	r3, r2
 800a176:	3304      	adds	r3, #4
 800a178:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	2201      	movs	r2, #1
 800a17e:	705a      	strb	r2, [r3, #1]
 800a180:	e00f      	b.n	800a1a2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a182:	78fb      	ldrb	r3, [r7, #3]
 800a184:	f003 020f 	and.w	r2, r3, #15
 800a188:	4613      	mov	r3, r2
 800a18a:	00db      	lsls	r3, r3, #3
 800a18c:	4413      	add	r3, r2
 800a18e:	009b      	lsls	r3, r3, #2
 800a190:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a194:	687a      	ldr	r2, [r7, #4]
 800a196:	4413      	add	r3, r2
 800a198:	3304      	adds	r3, #4
 800a19a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	2200      	movs	r2, #0
 800a1a0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800a1a8:	78fb      	ldrb	r3, [r7, #3]
 800a1aa:	f003 030f 	and.w	r3, r3, #15
 800a1ae:	b2da      	uxtb	r2, r3
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800a1ba:	2b01      	cmp	r3, #1
 800a1bc:	d101      	bne.n	800a1c2 <HAL_PCD_EP_ClrStall+0x86>
 800a1be:	2302      	movs	r3, #2
 800a1c0:	e00e      	b.n	800a1e0 <HAL_PCD_EP_ClrStall+0xa4>
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	2201      	movs	r2, #1
 800a1c6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	68f9      	ldr	r1, [r7, #12]
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	f00a fcf5 	bl	8014bc0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	2200      	movs	r2, #0
 800a1da:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800a1de:	2300      	movs	r3, #0
}
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	3710      	adds	r7, #16
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	bd80      	pop	{r7, pc}

0800a1e8 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	b084      	sub	sp, #16
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
 800a1f0:	460b      	mov	r3, r1
 800a1f2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800a1f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	da0c      	bge.n	800a216 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800a1fc:	78fb      	ldrb	r3, [r7, #3]
 800a1fe:	f003 020f 	and.w	r2, r3, #15
 800a202:	4613      	mov	r3, r2
 800a204:	00db      	lsls	r3, r3, #3
 800a206:	4413      	add	r3, r2
 800a208:	009b      	lsls	r3, r3, #2
 800a20a:	3338      	adds	r3, #56	; 0x38
 800a20c:	687a      	ldr	r2, [r7, #4]
 800a20e:	4413      	add	r3, r2
 800a210:	3304      	adds	r3, #4
 800a212:	60fb      	str	r3, [r7, #12]
 800a214:	e00c      	b.n	800a230 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800a216:	78fb      	ldrb	r3, [r7, #3]
 800a218:	f003 020f 	and.w	r2, r3, #15
 800a21c:	4613      	mov	r3, r2
 800a21e:	00db      	lsls	r3, r3, #3
 800a220:	4413      	add	r3, r2
 800a222:	009b      	lsls	r3, r3, #2
 800a224:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a228:	687a      	ldr	r2, [r7, #4]
 800a22a:	4413      	add	r3, r2
 800a22c:	3304      	adds	r3, #4
 800a22e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	68f9      	ldr	r1, [r7, #12]
 800a236:	4618      	mov	r0, r3
 800a238:	f00a fb14 	bl	8014864 <USB_EPStopXfer>
 800a23c:	4603      	mov	r3, r0
 800a23e:	72fb      	strb	r3, [r7, #11]

  return ret;
 800a240:	7afb      	ldrb	r3, [r7, #11]
}
 800a242:	4618      	mov	r0, r3
 800a244:	3710      	adds	r7, #16
 800a246:	46bd      	mov	sp, r7
 800a248:	bd80      	pop	{r7, pc}

0800a24a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a24a:	b580      	push	{r7, lr}
 800a24c:	b08a      	sub	sp, #40	; 0x28
 800a24e:	af02      	add	r7, sp, #8
 800a250:	6078      	str	r0, [r7, #4]
 800a252:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a25a:	697b      	ldr	r3, [r7, #20]
 800a25c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800a25e:	683a      	ldr	r2, [r7, #0]
 800a260:	4613      	mov	r3, r2
 800a262:	00db      	lsls	r3, r3, #3
 800a264:	4413      	add	r3, r2
 800a266:	009b      	lsls	r3, r3, #2
 800a268:	3338      	adds	r3, #56	; 0x38
 800a26a:	687a      	ldr	r2, [r7, #4]
 800a26c:	4413      	add	r3, r2
 800a26e:	3304      	adds	r3, #4
 800a270:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	695a      	ldr	r2, [r3, #20]
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	691b      	ldr	r3, [r3, #16]
 800a27a:	429a      	cmp	r2, r3
 800a27c:	d901      	bls.n	800a282 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800a27e:	2301      	movs	r3, #1
 800a280:	e06c      	b.n	800a35c <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	691a      	ldr	r2, [r3, #16]
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	695b      	ldr	r3, [r3, #20]
 800a28a:	1ad3      	subs	r3, r2, r3
 800a28c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	689b      	ldr	r3, [r3, #8]
 800a292:	69fa      	ldr	r2, [r7, #28]
 800a294:	429a      	cmp	r2, r3
 800a296:	d902      	bls.n	800a29e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	689b      	ldr	r3, [r3, #8]
 800a29c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800a29e:	69fb      	ldr	r3, [r7, #28]
 800a2a0:	3303      	adds	r3, #3
 800a2a2:	089b      	lsrs	r3, r3, #2
 800a2a4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a2a6:	e02b      	b.n	800a300 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	691a      	ldr	r2, [r3, #16]
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	695b      	ldr	r3, [r3, #20]
 800a2b0:	1ad3      	subs	r3, r2, r3
 800a2b2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	689b      	ldr	r3, [r3, #8]
 800a2b8:	69fa      	ldr	r2, [r7, #28]
 800a2ba:	429a      	cmp	r2, r3
 800a2bc:	d902      	bls.n	800a2c4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	689b      	ldr	r3, [r3, #8]
 800a2c2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800a2c4:	69fb      	ldr	r3, [r7, #28]
 800a2c6:	3303      	adds	r3, #3
 800a2c8:	089b      	lsrs	r3, r3, #2
 800a2ca:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	68d9      	ldr	r1, [r3, #12]
 800a2d0:	683b      	ldr	r3, [r7, #0]
 800a2d2:	b2da      	uxtb	r2, r3
 800a2d4:	69fb      	ldr	r3, [r7, #28]
 800a2d6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	68db      	ldr	r3, [r3, #12]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800a2dc:	b2db      	uxtb	r3, r3
 800a2de:	9300      	str	r3, [sp, #0]
 800a2e0:	4603      	mov	r3, r0
 800a2e2:	6978      	ldr	r0, [r7, #20]
 800a2e4:	f00a fb68 	bl	80149b8 <USB_WritePacket>

    ep->xfer_buff  += len;
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	68da      	ldr	r2, [r3, #12]
 800a2ec:	69fb      	ldr	r3, [r7, #28]
 800a2ee:	441a      	add	r2, r3
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	695a      	ldr	r2, [r3, #20]
 800a2f8:	69fb      	ldr	r3, [r7, #28]
 800a2fa:	441a      	add	r2, r3
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a300:	683b      	ldr	r3, [r7, #0]
 800a302:	015a      	lsls	r2, r3, #5
 800a304:	693b      	ldr	r3, [r7, #16]
 800a306:	4413      	add	r3, r2
 800a308:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a30c:	699b      	ldr	r3, [r3, #24]
 800a30e:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a310:	69ba      	ldr	r2, [r7, #24]
 800a312:	429a      	cmp	r2, r3
 800a314:	d809      	bhi.n	800a32a <PCD_WriteEmptyTxFifo+0xe0>
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	695a      	ldr	r2, [r3, #20]
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800a31e:	429a      	cmp	r2, r3
 800a320:	d203      	bcs.n	800a32a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	691b      	ldr	r3, [r3, #16]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d1be      	bne.n	800a2a8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	691a      	ldr	r2, [r3, #16]
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	695b      	ldr	r3, [r3, #20]
 800a332:	429a      	cmp	r2, r3
 800a334:	d811      	bhi.n	800a35a <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a336:	683b      	ldr	r3, [r7, #0]
 800a338:	f003 030f 	and.w	r3, r3, #15
 800a33c:	2201      	movs	r2, #1
 800a33e:	fa02 f303 	lsl.w	r3, r2, r3
 800a342:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a344:	693b      	ldr	r3, [r7, #16]
 800a346:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a34a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a34c:	68bb      	ldr	r3, [r7, #8]
 800a34e:	43db      	mvns	r3, r3
 800a350:	6939      	ldr	r1, [r7, #16]
 800a352:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a356:	4013      	ands	r3, r2
 800a358:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800a35a:	2300      	movs	r3, #0
}
 800a35c:	4618      	mov	r0, r3
 800a35e:	3720      	adds	r7, #32
 800a360:	46bd      	mov	sp, r7
 800a362:	bd80      	pop	{r7, pc}

0800a364 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a364:	b580      	push	{r7, lr}
 800a366:	b088      	sub	sp, #32
 800a368:	af00      	add	r7, sp, #0
 800a36a:	6078      	str	r0, [r7, #4]
 800a36c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a374:	69fb      	ldr	r3, [r7, #28]
 800a376:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a378:	69fb      	ldr	r3, [r7, #28]
 800a37a:	333c      	adds	r3, #60	; 0x3c
 800a37c:	3304      	adds	r3, #4
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a382:	683b      	ldr	r3, [r7, #0]
 800a384:	015a      	lsls	r2, r3, #5
 800a386:	69bb      	ldr	r3, [r7, #24]
 800a388:	4413      	add	r3, r2
 800a38a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a38e:	689b      	ldr	r3, [r3, #8]
 800a390:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	68db      	ldr	r3, [r3, #12]
 800a396:	2b01      	cmp	r3, #1
 800a398:	d17b      	bne.n	800a492 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800a39a:	693b      	ldr	r3, [r7, #16]
 800a39c:	f003 0308 	and.w	r3, r3, #8
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d015      	beq.n	800a3d0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a3a4:	697b      	ldr	r3, [r7, #20]
 800a3a6:	4a61      	ldr	r2, [pc, #388]	; (800a52c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800a3a8:	4293      	cmp	r3, r2
 800a3aa:	f240 80b9 	bls.w	800a520 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a3ae:	693b      	ldr	r3, [r7, #16]
 800a3b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	f000 80b3 	beq.w	800a520 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a3ba:	683b      	ldr	r3, [r7, #0]
 800a3bc:	015a      	lsls	r2, r3, #5
 800a3be:	69bb      	ldr	r3, [r7, #24]
 800a3c0:	4413      	add	r3, r2
 800a3c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a3c6:	461a      	mov	r2, r3
 800a3c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a3cc:	6093      	str	r3, [r2, #8]
 800a3ce:	e0a7      	b.n	800a520 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800a3d0:	693b      	ldr	r3, [r7, #16]
 800a3d2:	f003 0320 	and.w	r3, r3, #32
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d009      	beq.n	800a3ee <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a3da:	683b      	ldr	r3, [r7, #0]
 800a3dc:	015a      	lsls	r2, r3, #5
 800a3de:	69bb      	ldr	r3, [r7, #24]
 800a3e0:	4413      	add	r3, r2
 800a3e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a3e6:	461a      	mov	r2, r3
 800a3e8:	2320      	movs	r3, #32
 800a3ea:	6093      	str	r3, [r2, #8]
 800a3ec:	e098      	b.n	800a520 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800a3ee:	693b      	ldr	r3, [r7, #16]
 800a3f0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	f040 8093 	bne.w	800a520 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a3fa:	697b      	ldr	r3, [r7, #20]
 800a3fc:	4a4b      	ldr	r2, [pc, #300]	; (800a52c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800a3fe:	4293      	cmp	r3, r2
 800a400:	d90f      	bls.n	800a422 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a402:	693b      	ldr	r3, [r7, #16]
 800a404:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d00a      	beq.n	800a422 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a40c:	683b      	ldr	r3, [r7, #0]
 800a40e:	015a      	lsls	r2, r3, #5
 800a410:	69bb      	ldr	r3, [r7, #24]
 800a412:	4413      	add	r3, r2
 800a414:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a418:	461a      	mov	r2, r3
 800a41a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a41e:	6093      	str	r3, [r2, #8]
 800a420:	e07e      	b.n	800a520 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800a422:	683a      	ldr	r2, [r7, #0]
 800a424:	4613      	mov	r3, r2
 800a426:	00db      	lsls	r3, r3, #3
 800a428:	4413      	add	r3, r2
 800a42a:	009b      	lsls	r3, r3, #2
 800a42c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800a430:	687a      	ldr	r2, [r7, #4]
 800a432:	4413      	add	r3, r2
 800a434:	3304      	adds	r3, #4
 800a436:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	6a1a      	ldr	r2, [r3, #32]
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	0159      	lsls	r1, r3, #5
 800a440:	69bb      	ldr	r3, [r7, #24]
 800a442:	440b      	add	r3, r1
 800a444:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a448:	691b      	ldr	r3, [r3, #16]
 800a44a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a44e:	1ad2      	subs	r2, r2, r3
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d114      	bne.n	800a484 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	691b      	ldr	r3, [r3, #16]
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d109      	bne.n	800a476 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	6818      	ldr	r0, [r3, #0]
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800a46c:	461a      	mov	r2, r3
 800a46e:	2101      	movs	r1, #1
 800a470:	f00a fd3a 	bl	8014ee8 <USB_EP0_OutStart>
 800a474:	e006      	b.n	800a484 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	68da      	ldr	r2, [r3, #12]
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	695b      	ldr	r3, [r3, #20]
 800a47e:	441a      	add	r2, r3
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a484:	683b      	ldr	r3, [r7, #0]
 800a486:	b2db      	uxtb	r3, r3
 800a488:	4619      	mov	r1, r3
 800a48a:	6878      	ldr	r0, [r7, #4]
 800a48c:	f010 f9fe 	bl	801a88c <HAL_PCD_DataOutStageCallback>
 800a490:	e046      	b.n	800a520 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800a492:	697b      	ldr	r3, [r7, #20]
 800a494:	4a26      	ldr	r2, [pc, #152]	; (800a530 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800a496:	4293      	cmp	r3, r2
 800a498:	d124      	bne.n	800a4e4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800a49a:	693b      	ldr	r3, [r7, #16]
 800a49c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d00a      	beq.n	800a4ba <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	015a      	lsls	r2, r3, #5
 800a4a8:	69bb      	ldr	r3, [r7, #24]
 800a4aa:	4413      	add	r3, r2
 800a4ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4b0:	461a      	mov	r2, r3
 800a4b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a4b6:	6093      	str	r3, [r2, #8]
 800a4b8:	e032      	b.n	800a520 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a4ba:	693b      	ldr	r3, [r7, #16]
 800a4bc:	f003 0320 	and.w	r3, r3, #32
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d008      	beq.n	800a4d6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	015a      	lsls	r2, r3, #5
 800a4c8:	69bb      	ldr	r3, [r7, #24]
 800a4ca:	4413      	add	r3, r2
 800a4cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4d0:	461a      	mov	r2, r3
 800a4d2:	2320      	movs	r3, #32
 800a4d4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a4d6:	683b      	ldr	r3, [r7, #0]
 800a4d8:	b2db      	uxtb	r3, r3
 800a4da:	4619      	mov	r1, r3
 800a4dc:	6878      	ldr	r0, [r7, #4]
 800a4de:	f010 f9d5 	bl	801a88c <HAL_PCD_DataOutStageCallback>
 800a4e2:	e01d      	b.n	800a520 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800a4e4:	683b      	ldr	r3, [r7, #0]
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d114      	bne.n	800a514 <PCD_EP_OutXfrComplete_int+0x1b0>
 800a4ea:	6879      	ldr	r1, [r7, #4]
 800a4ec:	683a      	ldr	r2, [r7, #0]
 800a4ee:	4613      	mov	r3, r2
 800a4f0:	00db      	lsls	r3, r3, #3
 800a4f2:	4413      	add	r3, r2
 800a4f4:	009b      	lsls	r3, r3, #2
 800a4f6:	440b      	add	r3, r1
 800a4f8:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d108      	bne.n	800a514 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	6818      	ldr	r0, [r3, #0]
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800a50c:	461a      	mov	r2, r3
 800a50e:	2100      	movs	r1, #0
 800a510:	f00a fcea 	bl	8014ee8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800a514:	683b      	ldr	r3, [r7, #0]
 800a516:	b2db      	uxtb	r3, r3
 800a518:	4619      	mov	r1, r3
 800a51a:	6878      	ldr	r0, [r7, #4]
 800a51c:	f010 f9b6 	bl	801a88c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800a520:	2300      	movs	r3, #0
}
 800a522:	4618      	mov	r0, r3
 800a524:	3720      	adds	r7, #32
 800a526:	46bd      	mov	sp, r7
 800a528:	bd80      	pop	{r7, pc}
 800a52a:	bf00      	nop
 800a52c:	4f54300a 	.word	0x4f54300a
 800a530:	4f54310a 	.word	0x4f54310a

0800a534 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800a534:	b580      	push	{r7, lr}
 800a536:	b086      	sub	sp, #24
 800a538:	af00      	add	r7, sp, #0
 800a53a:	6078      	str	r0, [r7, #4]
 800a53c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a544:	697b      	ldr	r3, [r7, #20]
 800a546:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a548:	697b      	ldr	r3, [r7, #20]
 800a54a:	333c      	adds	r3, #60	; 0x3c
 800a54c:	3304      	adds	r3, #4
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	015a      	lsls	r2, r3, #5
 800a556:	693b      	ldr	r3, [r7, #16]
 800a558:	4413      	add	r3, r2
 800a55a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a55e:	689b      	ldr	r3, [r3, #8]
 800a560:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	4a15      	ldr	r2, [pc, #84]	; (800a5bc <PCD_EP_OutSetupPacket_int+0x88>)
 800a566:	4293      	cmp	r3, r2
 800a568:	d90e      	bls.n	800a588 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800a56a:	68bb      	ldr	r3, [r7, #8]
 800a56c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800a570:	2b00      	cmp	r3, #0
 800a572:	d009      	beq.n	800a588 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800a574:	683b      	ldr	r3, [r7, #0]
 800a576:	015a      	lsls	r2, r3, #5
 800a578:	693b      	ldr	r3, [r7, #16]
 800a57a:	4413      	add	r3, r2
 800a57c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a580:	461a      	mov	r2, r3
 800a582:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a586:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800a588:	6878      	ldr	r0, [r7, #4]
 800a58a:	f010 f96d 	bl	801a868 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	4a0a      	ldr	r2, [pc, #40]	; (800a5bc <PCD_EP_OutSetupPacket_int+0x88>)
 800a592:	4293      	cmp	r3, r2
 800a594:	d90c      	bls.n	800a5b0 <PCD_EP_OutSetupPacket_int+0x7c>
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	68db      	ldr	r3, [r3, #12]
 800a59a:	2b01      	cmp	r3, #1
 800a59c:	d108      	bne.n	800a5b0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	6818      	ldr	r0, [r3, #0]
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800a5a8:	461a      	mov	r2, r3
 800a5aa:	2101      	movs	r1, #1
 800a5ac:	f00a fc9c 	bl	8014ee8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800a5b0:	2300      	movs	r3, #0
}
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	3718      	adds	r7, #24
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	bd80      	pop	{r7, pc}
 800a5ba:	bf00      	nop
 800a5bc:	4f54300a 	.word	0x4f54300a

0800a5c0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800a5c0:	b480      	push	{r7}
 800a5c2:	b085      	sub	sp, #20
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
 800a5c8:	460b      	mov	r3, r1
 800a5ca:	70fb      	strb	r3, [r7, #3]
 800a5cc:	4613      	mov	r3, r2
 800a5ce:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5d6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800a5d8:	78fb      	ldrb	r3, [r7, #3]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d107      	bne.n	800a5ee <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800a5de:	883b      	ldrh	r3, [r7, #0]
 800a5e0:	0419      	lsls	r1, r3, #16
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	68ba      	ldr	r2, [r7, #8]
 800a5e8:	430a      	orrs	r2, r1
 800a5ea:	629a      	str	r2, [r3, #40]	; 0x28
 800a5ec:	e028      	b.n	800a640 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5f4:	0c1b      	lsrs	r3, r3, #16
 800a5f6:	68ba      	ldr	r2, [r7, #8]
 800a5f8:	4413      	add	r3, r2
 800a5fa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a5fc:	2300      	movs	r3, #0
 800a5fe:	73fb      	strb	r3, [r7, #15]
 800a600:	e00d      	b.n	800a61e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681a      	ldr	r2, [r3, #0]
 800a606:	7bfb      	ldrb	r3, [r7, #15]
 800a608:	3340      	adds	r3, #64	; 0x40
 800a60a:	009b      	lsls	r3, r3, #2
 800a60c:	4413      	add	r3, r2
 800a60e:	685b      	ldr	r3, [r3, #4]
 800a610:	0c1b      	lsrs	r3, r3, #16
 800a612:	68ba      	ldr	r2, [r7, #8]
 800a614:	4413      	add	r3, r2
 800a616:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800a618:	7bfb      	ldrb	r3, [r7, #15]
 800a61a:	3301      	adds	r3, #1
 800a61c:	73fb      	strb	r3, [r7, #15]
 800a61e:	7bfa      	ldrb	r2, [r7, #15]
 800a620:	78fb      	ldrb	r3, [r7, #3]
 800a622:	3b01      	subs	r3, #1
 800a624:	429a      	cmp	r2, r3
 800a626:	d3ec      	bcc.n	800a602 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800a628:	883b      	ldrh	r3, [r7, #0]
 800a62a:	0418      	lsls	r0, r3, #16
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	6819      	ldr	r1, [r3, #0]
 800a630:	78fb      	ldrb	r3, [r7, #3]
 800a632:	3b01      	subs	r3, #1
 800a634:	68ba      	ldr	r2, [r7, #8]
 800a636:	4302      	orrs	r2, r0
 800a638:	3340      	adds	r3, #64	; 0x40
 800a63a:	009b      	lsls	r3, r3, #2
 800a63c:	440b      	add	r3, r1
 800a63e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800a640:	2300      	movs	r3, #0
}
 800a642:	4618      	mov	r0, r3
 800a644:	3714      	adds	r7, #20
 800a646:	46bd      	mov	sp, r7
 800a648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64c:	4770      	bx	lr

0800a64e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800a64e:	b480      	push	{r7}
 800a650:	b083      	sub	sp, #12
 800a652:	af00      	add	r7, sp, #0
 800a654:	6078      	str	r0, [r7, #4]
 800a656:	460b      	mov	r3, r1
 800a658:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	887a      	ldrh	r2, [r7, #2]
 800a660:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800a662:	2300      	movs	r3, #0
}
 800a664:	4618      	mov	r0, r3
 800a666:	370c      	adds	r7, #12
 800a668:	46bd      	mov	sp, r7
 800a66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66e:	4770      	bx	lr

0800a670 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800a670:	b480      	push	{r7}
 800a672:	b085      	sub	sp, #20
 800a674:	af00      	add	r7, sp, #0
 800a676:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	2201      	movs	r2, #1
 800a682:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	2200      	movs	r2, #0
 800a68a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	699b      	ldr	r3, [r3, #24]
 800a692:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a69e:	4b05      	ldr	r3, [pc, #20]	; (800a6b4 <HAL_PCDEx_ActivateLPM+0x44>)
 800a6a0:	4313      	orrs	r3, r2
 800a6a2:	68fa      	ldr	r2, [r7, #12]
 800a6a4:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800a6a6:	2300      	movs	r3, #0
}
 800a6a8:	4618      	mov	r0, r3
 800a6aa:	3714      	adds	r7, #20
 800a6ac:	46bd      	mov	sp, r7
 800a6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b2:	4770      	bx	lr
 800a6b4:	10000003 	.word	0x10000003

0800a6b8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800a6b8:	b480      	push	{r7}
 800a6ba:	b083      	sub	sp, #12
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
 800a6c0:	460b      	mov	r3, r1
 800a6c2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800a6c4:	bf00      	nop
 800a6c6:	370c      	adds	r7, #12
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ce:	4770      	bx	lr

0800a6d0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b084      	sub	sp, #16
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800a6d8:	4b19      	ldr	r3, [pc, #100]	; (800a740 <HAL_PWREx_ConfigSupply+0x70>)
 800a6da:	68db      	ldr	r3, [r3, #12]
 800a6dc:	f003 0304 	and.w	r3, r3, #4
 800a6e0:	2b04      	cmp	r3, #4
 800a6e2:	d00a      	beq.n	800a6fa <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800a6e4:	4b16      	ldr	r3, [pc, #88]	; (800a740 <HAL_PWREx_ConfigSupply+0x70>)
 800a6e6:	68db      	ldr	r3, [r3, #12]
 800a6e8:	f003 0307 	and.w	r3, r3, #7
 800a6ec:	687a      	ldr	r2, [r7, #4]
 800a6ee:	429a      	cmp	r2, r3
 800a6f0:	d001      	beq.n	800a6f6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800a6f2:	2301      	movs	r3, #1
 800a6f4:	e01f      	b.n	800a736 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	e01d      	b.n	800a736 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800a6fa:	4b11      	ldr	r3, [pc, #68]	; (800a740 <HAL_PWREx_ConfigSupply+0x70>)
 800a6fc:	68db      	ldr	r3, [r3, #12]
 800a6fe:	f023 0207 	bic.w	r2, r3, #7
 800a702:	490f      	ldr	r1, [pc, #60]	; (800a740 <HAL_PWREx_ConfigSupply+0x70>)
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	4313      	orrs	r3, r2
 800a708:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800a70a:	f7f9 fcc3 	bl	8004094 <HAL_GetTick>
 800a70e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a710:	e009      	b.n	800a726 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800a712:	f7f9 fcbf 	bl	8004094 <HAL_GetTick>
 800a716:	4602      	mov	r2, r0
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	1ad3      	subs	r3, r2, r3
 800a71c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a720:	d901      	bls.n	800a726 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800a722:	2301      	movs	r3, #1
 800a724:	e007      	b.n	800a736 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a726:	4b06      	ldr	r3, [pc, #24]	; (800a740 <HAL_PWREx_ConfigSupply+0x70>)
 800a728:	685b      	ldr	r3, [r3, #4]
 800a72a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a72e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a732:	d1ee      	bne.n	800a712 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800a734:	2300      	movs	r3, #0
}
 800a736:	4618      	mov	r0, r3
 800a738:	3710      	adds	r7, #16
 800a73a:	46bd      	mov	sp, r7
 800a73c:	bd80      	pop	{r7, pc}
 800a73e:	bf00      	nop
 800a740:	58024800 	.word	0x58024800

0800a744 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800a744:	b480      	push	{r7}
 800a746:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800a748:	4b05      	ldr	r3, [pc, #20]	; (800a760 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800a74a:	68db      	ldr	r3, [r3, #12]
 800a74c:	4a04      	ldr	r2, [pc, #16]	; (800a760 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800a74e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a752:	60d3      	str	r3, [r2, #12]
}
 800a754:	bf00      	nop
 800a756:	46bd      	mov	sp, r7
 800a758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a75c:	4770      	bx	lr
 800a75e:	bf00      	nop
 800a760:	58024800 	.word	0x58024800

0800a764 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a764:	b580      	push	{r7, lr}
 800a766:	b08c      	sub	sp, #48	; 0x30
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d101      	bne.n	800a776 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a772:	2301      	movs	r3, #1
 800a774:	e3c8      	b.n	800af08 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	f003 0301 	and.w	r3, r3, #1
 800a77e:	2b00      	cmp	r3, #0
 800a780:	f000 8087 	beq.w	800a892 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a784:	4b88      	ldr	r3, [pc, #544]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a786:	691b      	ldr	r3, [r3, #16]
 800a788:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a78c:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a78e:	4b86      	ldr	r3, [pc, #536]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a792:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800a794:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a796:	2b10      	cmp	r3, #16
 800a798:	d007      	beq.n	800a7aa <HAL_RCC_OscConfig+0x46>
 800a79a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a79c:	2b18      	cmp	r3, #24
 800a79e:	d110      	bne.n	800a7c2 <HAL_RCC_OscConfig+0x5e>
 800a7a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7a2:	f003 0303 	and.w	r3, r3, #3
 800a7a6:	2b02      	cmp	r3, #2
 800a7a8:	d10b      	bne.n	800a7c2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a7aa:	4b7f      	ldr	r3, [pc, #508]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d06c      	beq.n	800a890 <HAL_RCC_OscConfig+0x12c>
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	685b      	ldr	r3, [r3, #4]
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d168      	bne.n	800a890 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800a7be:	2301      	movs	r3, #1
 800a7c0:	e3a2      	b.n	800af08 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	685b      	ldr	r3, [r3, #4]
 800a7c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a7ca:	d106      	bne.n	800a7da <HAL_RCC_OscConfig+0x76>
 800a7cc:	4b76      	ldr	r3, [pc, #472]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	4a75      	ldr	r2, [pc, #468]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a7d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a7d6:	6013      	str	r3, [r2, #0]
 800a7d8:	e02e      	b.n	800a838 <HAL_RCC_OscConfig+0xd4>
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	685b      	ldr	r3, [r3, #4]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d10c      	bne.n	800a7fc <HAL_RCC_OscConfig+0x98>
 800a7e2:	4b71      	ldr	r3, [pc, #452]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	4a70      	ldr	r2, [pc, #448]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a7e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a7ec:	6013      	str	r3, [r2, #0]
 800a7ee:	4b6e      	ldr	r3, [pc, #440]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	4a6d      	ldr	r2, [pc, #436]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a7f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a7f8:	6013      	str	r3, [r2, #0]
 800a7fa:	e01d      	b.n	800a838 <HAL_RCC_OscConfig+0xd4>
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	685b      	ldr	r3, [r3, #4]
 800a800:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a804:	d10c      	bne.n	800a820 <HAL_RCC_OscConfig+0xbc>
 800a806:	4b68      	ldr	r3, [pc, #416]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	4a67      	ldr	r2, [pc, #412]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a80c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a810:	6013      	str	r3, [r2, #0]
 800a812:	4b65      	ldr	r3, [pc, #404]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	4a64      	ldr	r2, [pc, #400]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a818:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a81c:	6013      	str	r3, [r2, #0]
 800a81e:	e00b      	b.n	800a838 <HAL_RCC_OscConfig+0xd4>
 800a820:	4b61      	ldr	r3, [pc, #388]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	4a60      	ldr	r2, [pc, #384]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a826:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a82a:	6013      	str	r3, [r2, #0]
 800a82c:	4b5e      	ldr	r3, [pc, #376]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	4a5d      	ldr	r2, [pc, #372]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a832:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a836:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	685b      	ldr	r3, [r3, #4]
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d013      	beq.n	800a868 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a840:	f7f9 fc28 	bl	8004094 <HAL_GetTick>
 800a844:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a846:	e008      	b.n	800a85a <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a848:	f7f9 fc24 	bl	8004094 <HAL_GetTick>
 800a84c:	4602      	mov	r2, r0
 800a84e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a850:	1ad3      	subs	r3, r2, r3
 800a852:	2b64      	cmp	r3, #100	; 0x64
 800a854:	d901      	bls.n	800a85a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800a856:	2303      	movs	r3, #3
 800a858:	e356      	b.n	800af08 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a85a:	4b53      	ldr	r3, [pc, #332]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a862:	2b00      	cmp	r3, #0
 800a864:	d0f0      	beq.n	800a848 <HAL_RCC_OscConfig+0xe4>
 800a866:	e014      	b.n	800a892 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a868:	f7f9 fc14 	bl	8004094 <HAL_GetTick>
 800a86c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a86e:	e008      	b.n	800a882 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a870:	f7f9 fc10 	bl	8004094 <HAL_GetTick>
 800a874:	4602      	mov	r2, r0
 800a876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a878:	1ad3      	subs	r3, r2, r3
 800a87a:	2b64      	cmp	r3, #100	; 0x64
 800a87c:	d901      	bls.n	800a882 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800a87e:	2303      	movs	r3, #3
 800a880:	e342      	b.n	800af08 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a882:	4b49      	ldr	r3, [pc, #292]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d1f0      	bne.n	800a870 <HAL_RCC_OscConfig+0x10c>
 800a88e:	e000      	b.n	800a892 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a890:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	f003 0302 	and.w	r3, r3, #2
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	f000 808c 	beq.w	800a9b8 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a8a0:	4b41      	ldr	r3, [pc, #260]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a8a2:	691b      	ldr	r3, [r3, #16]
 800a8a4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a8a8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a8aa:	4b3f      	ldr	r3, [pc, #252]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a8ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a8ae:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a8b0:	6a3b      	ldr	r3, [r7, #32]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d007      	beq.n	800a8c6 <HAL_RCC_OscConfig+0x162>
 800a8b6:	6a3b      	ldr	r3, [r7, #32]
 800a8b8:	2b18      	cmp	r3, #24
 800a8ba:	d137      	bne.n	800a92c <HAL_RCC_OscConfig+0x1c8>
 800a8bc:	69fb      	ldr	r3, [r7, #28]
 800a8be:	f003 0303 	and.w	r3, r3, #3
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d132      	bne.n	800a92c <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a8c6:	4b38      	ldr	r3, [pc, #224]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	f003 0304 	and.w	r3, r3, #4
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d005      	beq.n	800a8de <HAL_RCC_OscConfig+0x17a>
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	68db      	ldr	r3, [r3, #12]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d101      	bne.n	800a8de <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800a8da:	2301      	movs	r3, #1
 800a8dc:	e314      	b.n	800af08 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a8de:	4b32      	ldr	r3, [pc, #200]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	f023 0219 	bic.w	r2, r3, #25
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	68db      	ldr	r3, [r3, #12]
 800a8ea:	492f      	ldr	r1, [pc, #188]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a8ec:	4313      	orrs	r3, r2
 800a8ee:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8f0:	f7f9 fbd0 	bl	8004094 <HAL_GetTick>
 800a8f4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a8f6:	e008      	b.n	800a90a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a8f8:	f7f9 fbcc 	bl	8004094 <HAL_GetTick>
 800a8fc:	4602      	mov	r2, r0
 800a8fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a900:	1ad3      	subs	r3, r2, r3
 800a902:	2b02      	cmp	r3, #2
 800a904:	d901      	bls.n	800a90a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800a906:	2303      	movs	r3, #3
 800a908:	e2fe      	b.n	800af08 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a90a:	4b27      	ldr	r3, [pc, #156]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	f003 0304 	and.w	r3, r3, #4
 800a912:	2b00      	cmp	r3, #0
 800a914:	d0f0      	beq.n	800a8f8 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a916:	4b24      	ldr	r3, [pc, #144]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a918:	685b      	ldr	r3, [r3, #4]
 800a91a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	691b      	ldr	r3, [r3, #16]
 800a922:	061b      	lsls	r3, r3, #24
 800a924:	4920      	ldr	r1, [pc, #128]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a926:	4313      	orrs	r3, r2
 800a928:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a92a:	e045      	b.n	800a9b8 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	68db      	ldr	r3, [r3, #12]
 800a930:	2b00      	cmp	r3, #0
 800a932:	d026      	beq.n	800a982 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a934:	4b1c      	ldr	r3, [pc, #112]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	f023 0219 	bic.w	r2, r3, #25
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	68db      	ldr	r3, [r3, #12]
 800a940:	4919      	ldr	r1, [pc, #100]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a942:	4313      	orrs	r3, r2
 800a944:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a946:	f7f9 fba5 	bl	8004094 <HAL_GetTick>
 800a94a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a94c:	e008      	b.n	800a960 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a94e:	f7f9 fba1 	bl	8004094 <HAL_GetTick>
 800a952:	4602      	mov	r2, r0
 800a954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a956:	1ad3      	subs	r3, r2, r3
 800a958:	2b02      	cmp	r3, #2
 800a95a:	d901      	bls.n	800a960 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800a95c:	2303      	movs	r3, #3
 800a95e:	e2d3      	b.n	800af08 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a960:	4b11      	ldr	r3, [pc, #68]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	f003 0304 	and.w	r3, r3, #4
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d0f0      	beq.n	800a94e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a96c:	4b0e      	ldr	r3, [pc, #56]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a96e:	685b      	ldr	r3, [r3, #4]
 800a970:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	691b      	ldr	r3, [r3, #16]
 800a978:	061b      	lsls	r3, r3, #24
 800a97a:	490b      	ldr	r1, [pc, #44]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a97c:	4313      	orrs	r3, r2
 800a97e:	604b      	str	r3, [r1, #4]
 800a980:	e01a      	b.n	800a9b8 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a982:	4b09      	ldr	r3, [pc, #36]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	4a08      	ldr	r2, [pc, #32]	; (800a9a8 <HAL_RCC_OscConfig+0x244>)
 800a988:	f023 0301 	bic.w	r3, r3, #1
 800a98c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a98e:	f7f9 fb81 	bl	8004094 <HAL_GetTick>
 800a992:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a994:	e00a      	b.n	800a9ac <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a996:	f7f9 fb7d 	bl	8004094 <HAL_GetTick>
 800a99a:	4602      	mov	r2, r0
 800a99c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a99e:	1ad3      	subs	r3, r2, r3
 800a9a0:	2b02      	cmp	r3, #2
 800a9a2:	d903      	bls.n	800a9ac <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800a9a4:	2303      	movs	r3, #3
 800a9a6:	e2af      	b.n	800af08 <HAL_RCC_OscConfig+0x7a4>
 800a9a8:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a9ac:	4b96      	ldr	r3, [pc, #600]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	f003 0304 	and.w	r3, r3, #4
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d1ee      	bne.n	800a996 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	f003 0310 	and.w	r3, r3, #16
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d06a      	beq.n	800aa9a <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a9c4:	4b90      	ldr	r3, [pc, #576]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800a9c6:	691b      	ldr	r3, [r3, #16]
 800a9c8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a9cc:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a9ce:	4b8e      	ldr	r3, [pc, #568]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800a9d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9d2:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800a9d4:	69bb      	ldr	r3, [r7, #24]
 800a9d6:	2b08      	cmp	r3, #8
 800a9d8:	d007      	beq.n	800a9ea <HAL_RCC_OscConfig+0x286>
 800a9da:	69bb      	ldr	r3, [r7, #24]
 800a9dc:	2b18      	cmp	r3, #24
 800a9de:	d11b      	bne.n	800aa18 <HAL_RCC_OscConfig+0x2b4>
 800a9e0:	697b      	ldr	r3, [r7, #20]
 800a9e2:	f003 0303 	and.w	r3, r3, #3
 800a9e6:	2b01      	cmp	r3, #1
 800a9e8:	d116      	bne.n	800aa18 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a9ea:	4b87      	ldr	r3, [pc, #540]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d005      	beq.n	800aa02 <HAL_RCC_OscConfig+0x29e>
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	69db      	ldr	r3, [r3, #28]
 800a9fa:	2b80      	cmp	r3, #128	; 0x80
 800a9fc:	d001      	beq.n	800aa02 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800a9fe:	2301      	movs	r3, #1
 800aa00:	e282      	b.n	800af08 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800aa02:	4b81      	ldr	r3, [pc, #516]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800aa04:	68db      	ldr	r3, [r3, #12]
 800aa06:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	6a1b      	ldr	r3, [r3, #32]
 800aa0e:	061b      	lsls	r3, r3, #24
 800aa10:	497d      	ldr	r1, [pc, #500]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800aa12:	4313      	orrs	r3, r2
 800aa14:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800aa16:	e040      	b.n	800aa9a <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	69db      	ldr	r3, [r3, #28]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d023      	beq.n	800aa68 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800aa20:	4b79      	ldr	r3, [pc, #484]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	4a78      	ldr	r2, [pc, #480]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800aa26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aa2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa2c:	f7f9 fb32 	bl	8004094 <HAL_GetTick>
 800aa30:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800aa32:	e008      	b.n	800aa46 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800aa34:	f7f9 fb2e 	bl	8004094 <HAL_GetTick>
 800aa38:	4602      	mov	r2, r0
 800aa3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa3c:	1ad3      	subs	r3, r2, r3
 800aa3e:	2b02      	cmp	r3, #2
 800aa40:	d901      	bls.n	800aa46 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800aa42:	2303      	movs	r3, #3
 800aa44:	e260      	b.n	800af08 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800aa46:	4b70      	ldr	r3, [pc, #448]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d0f0      	beq.n	800aa34 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800aa52:	4b6d      	ldr	r3, [pc, #436]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800aa54:	68db      	ldr	r3, [r3, #12]
 800aa56:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	6a1b      	ldr	r3, [r3, #32]
 800aa5e:	061b      	lsls	r3, r3, #24
 800aa60:	4969      	ldr	r1, [pc, #420]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800aa62:	4313      	orrs	r3, r2
 800aa64:	60cb      	str	r3, [r1, #12]
 800aa66:	e018      	b.n	800aa9a <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800aa68:	4b67      	ldr	r3, [pc, #412]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	4a66      	ldr	r2, [pc, #408]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800aa6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aa72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa74:	f7f9 fb0e 	bl	8004094 <HAL_GetTick>
 800aa78:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800aa7a:	e008      	b.n	800aa8e <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800aa7c:	f7f9 fb0a 	bl	8004094 <HAL_GetTick>
 800aa80:	4602      	mov	r2, r0
 800aa82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa84:	1ad3      	subs	r3, r2, r3
 800aa86:	2b02      	cmp	r3, #2
 800aa88:	d901      	bls.n	800aa8e <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800aa8a:	2303      	movs	r3, #3
 800aa8c:	e23c      	b.n	800af08 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800aa8e:	4b5e      	ldr	r3, [pc, #376]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d1f0      	bne.n	800aa7c <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	f003 0308 	and.w	r3, r3, #8
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d036      	beq.n	800ab14 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	695b      	ldr	r3, [r3, #20]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d019      	beq.n	800aae2 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800aaae:	4b56      	ldr	r3, [pc, #344]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800aab0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aab2:	4a55      	ldr	r2, [pc, #340]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800aab4:	f043 0301 	orr.w	r3, r3, #1
 800aab8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aaba:	f7f9 faeb 	bl	8004094 <HAL_GetTick>
 800aabe:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800aac0:	e008      	b.n	800aad4 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800aac2:	f7f9 fae7 	bl	8004094 <HAL_GetTick>
 800aac6:	4602      	mov	r2, r0
 800aac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaca:	1ad3      	subs	r3, r2, r3
 800aacc:	2b02      	cmp	r3, #2
 800aace:	d901      	bls.n	800aad4 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800aad0:	2303      	movs	r3, #3
 800aad2:	e219      	b.n	800af08 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800aad4:	4b4c      	ldr	r3, [pc, #304]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800aad6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aad8:	f003 0302 	and.w	r3, r3, #2
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d0f0      	beq.n	800aac2 <HAL_RCC_OscConfig+0x35e>
 800aae0:	e018      	b.n	800ab14 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800aae2:	4b49      	ldr	r3, [pc, #292]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800aae4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aae6:	4a48      	ldr	r2, [pc, #288]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800aae8:	f023 0301 	bic.w	r3, r3, #1
 800aaec:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aaee:	f7f9 fad1 	bl	8004094 <HAL_GetTick>
 800aaf2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800aaf4:	e008      	b.n	800ab08 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800aaf6:	f7f9 facd 	bl	8004094 <HAL_GetTick>
 800aafa:	4602      	mov	r2, r0
 800aafc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aafe:	1ad3      	subs	r3, r2, r3
 800ab00:	2b02      	cmp	r3, #2
 800ab02:	d901      	bls.n	800ab08 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800ab04:	2303      	movs	r3, #3
 800ab06:	e1ff      	b.n	800af08 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800ab08:	4b3f      	ldr	r3, [pc, #252]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800ab0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ab0c:	f003 0302 	and.w	r3, r3, #2
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d1f0      	bne.n	800aaf6 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	f003 0320 	and.w	r3, r3, #32
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d036      	beq.n	800ab8e <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	699b      	ldr	r3, [r3, #24]
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d019      	beq.n	800ab5c <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800ab28:	4b37      	ldr	r3, [pc, #220]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	4a36      	ldr	r2, [pc, #216]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800ab2e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800ab32:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800ab34:	f7f9 faae 	bl	8004094 <HAL_GetTick>
 800ab38:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800ab3a:	e008      	b.n	800ab4e <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ab3c:	f7f9 faaa 	bl	8004094 <HAL_GetTick>
 800ab40:	4602      	mov	r2, r0
 800ab42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab44:	1ad3      	subs	r3, r2, r3
 800ab46:	2b02      	cmp	r3, #2
 800ab48:	d901      	bls.n	800ab4e <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800ab4a:	2303      	movs	r3, #3
 800ab4c:	e1dc      	b.n	800af08 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800ab4e:	4b2e      	ldr	r3, [pc, #184]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d0f0      	beq.n	800ab3c <HAL_RCC_OscConfig+0x3d8>
 800ab5a:	e018      	b.n	800ab8e <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800ab5c:	4b2a      	ldr	r3, [pc, #168]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	4a29      	ldr	r2, [pc, #164]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800ab62:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ab66:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800ab68:	f7f9 fa94 	bl	8004094 <HAL_GetTick>
 800ab6c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800ab6e:	e008      	b.n	800ab82 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ab70:	f7f9 fa90 	bl	8004094 <HAL_GetTick>
 800ab74:	4602      	mov	r2, r0
 800ab76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab78:	1ad3      	subs	r3, r2, r3
 800ab7a:	2b02      	cmp	r3, #2
 800ab7c:	d901      	bls.n	800ab82 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800ab7e:	2303      	movs	r3, #3
 800ab80:	e1c2      	b.n	800af08 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800ab82:	4b21      	ldr	r3, [pc, #132]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d1f0      	bne.n	800ab70 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	f003 0304 	and.w	r3, r3, #4
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	f000 8086 	beq.w	800aca8 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800ab9c:	4b1b      	ldr	r3, [pc, #108]	; (800ac0c <HAL_RCC_OscConfig+0x4a8>)
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	4a1a      	ldr	r2, [pc, #104]	; (800ac0c <HAL_RCC_OscConfig+0x4a8>)
 800aba2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aba6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800aba8:	f7f9 fa74 	bl	8004094 <HAL_GetTick>
 800abac:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800abae:	e008      	b.n	800abc2 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800abb0:	f7f9 fa70 	bl	8004094 <HAL_GetTick>
 800abb4:	4602      	mov	r2, r0
 800abb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abb8:	1ad3      	subs	r3, r2, r3
 800abba:	2b64      	cmp	r3, #100	; 0x64
 800abbc:	d901      	bls.n	800abc2 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800abbe:	2303      	movs	r3, #3
 800abc0:	e1a2      	b.n	800af08 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800abc2:	4b12      	ldr	r3, [pc, #72]	; (800ac0c <HAL_RCC_OscConfig+0x4a8>)
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d0f0      	beq.n	800abb0 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	689b      	ldr	r3, [r3, #8]
 800abd2:	2b01      	cmp	r3, #1
 800abd4:	d106      	bne.n	800abe4 <HAL_RCC_OscConfig+0x480>
 800abd6:	4b0c      	ldr	r3, [pc, #48]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800abd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abda:	4a0b      	ldr	r2, [pc, #44]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800abdc:	f043 0301 	orr.w	r3, r3, #1
 800abe0:	6713      	str	r3, [r2, #112]	; 0x70
 800abe2:	e032      	b.n	800ac4a <HAL_RCC_OscConfig+0x4e6>
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	689b      	ldr	r3, [r3, #8]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d111      	bne.n	800ac10 <HAL_RCC_OscConfig+0x4ac>
 800abec:	4b06      	ldr	r3, [pc, #24]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800abee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abf0:	4a05      	ldr	r2, [pc, #20]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800abf2:	f023 0301 	bic.w	r3, r3, #1
 800abf6:	6713      	str	r3, [r2, #112]	; 0x70
 800abf8:	4b03      	ldr	r3, [pc, #12]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800abfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abfc:	4a02      	ldr	r2, [pc, #8]	; (800ac08 <HAL_RCC_OscConfig+0x4a4>)
 800abfe:	f023 0304 	bic.w	r3, r3, #4
 800ac02:	6713      	str	r3, [r2, #112]	; 0x70
 800ac04:	e021      	b.n	800ac4a <HAL_RCC_OscConfig+0x4e6>
 800ac06:	bf00      	nop
 800ac08:	58024400 	.word	0x58024400
 800ac0c:	58024800 	.word	0x58024800
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	689b      	ldr	r3, [r3, #8]
 800ac14:	2b05      	cmp	r3, #5
 800ac16:	d10c      	bne.n	800ac32 <HAL_RCC_OscConfig+0x4ce>
 800ac18:	4b83      	ldr	r3, [pc, #524]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800ac1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ac1c:	4a82      	ldr	r2, [pc, #520]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800ac1e:	f043 0304 	orr.w	r3, r3, #4
 800ac22:	6713      	str	r3, [r2, #112]	; 0x70
 800ac24:	4b80      	ldr	r3, [pc, #512]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800ac26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ac28:	4a7f      	ldr	r2, [pc, #508]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800ac2a:	f043 0301 	orr.w	r3, r3, #1
 800ac2e:	6713      	str	r3, [r2, #112]	; 0x70
 800ac30:	e00b      	b.n	800ac4a <HAL_RCC_OscConfig+0x4e6>
 800ac32:	4b7d      	ldr	r3, [pc, #500]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800ac34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ac36:	4a7c      	ldr	r2, [pc, #496]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800ac38:	f023 0301 	bic.w	r3, r3, #1
 800ac3c:	6713      	str	r3, [r2, #112]	; 0x70
 800ac3e:	4b7a      	ldr	r3, [pc, #488]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800ac40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ac42:	4a79      	ldr	r2, [pc, #484]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800ac44:	f023 0304 	bic.w	r3, r3, #4
 800ac48:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	689b      	ldr	r3, [r3, #8]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d015      	beq.n	800ac7e <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ac52:	f7f9 fa1f 	bl	8004094 <HAL_GetTick>
 800ac56:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ac58:	e00a      	b.n	800ac70 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ac5a:	f7f9 fa1b 	bl	8004094 <HAL_GetTick>
 800ac5e:	4602      	mov	r2, r0
 800ac60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac62:	1ad3      	subs	r3, r2, r3
 800ac64:	f241 3288 	movw	r2, #5000	; 0x1388
 800ac68:	4293      	cmp	r3, r2
 800ac6a:	d901      	bls.n	800ac70 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800ac6c:	2303      	movs	r3, #3
 800ac6e:	e14b      	b.n	800af08 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ac70:	4b6d      	ldr	r3, [pc, #436]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800ac72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ac74:	f003 0302 	and.w	r3, r3, #2
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d0ee      	beq.n	800ac5a <HAL_RCC_OscConfig+0x4f6>
 800ac7c:	e014      	b.n	800aca8 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ac7e:	f7f9 fa09 	bl	8004094 <HAL_GetTick>
 800ac82:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ac84:	e00a      	b.n	800ac9c <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ac86:	f7f9 fa05 	bl	8004094 <HAL_GetTick>
 800ac8a:	4602      	mov	r2, r0
 800ac8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac8e:	1ad3      	subs	r3, r2, r3
 800ac90:	f241 3288 	movw	r2, #5000	; 0x1388
 800ac94:	4293      	cmp	r3, r2
 800ac96:	d901      	bls.n	800ac9c <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800ac98:	2303      	movs	r3, #3
 800ac9a:	e135      	b.n	800af08 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ac9c:	4b62      	ldr	r3, [pc, #392]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800ac9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aca0:	f003 0302 	and.w	r3, r3, #2
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d1ee      	bne.n	800ac86 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acac:	2b00      	cmp	r3, #0
 800acae:	f000 812a 	beq.w	800af06 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800acb2:	4b5d      	ldr	r3, [pc, #372]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800acb4:	691b      	ldr	r3, [r3, #16]
 800acb6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800acba:	2b18      	cmp	r3, #24
 800acbc:	f000 80ba 	beq.w	800ae34 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acc4:	2b02      	cmp	r3, #2
 800acc6:	f040 8095 	bne.w	800adf4 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800acca:	4b57      	ldr	r3, [pc, #348]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	4a56      	ldr	r2, [pc, #344]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800acd0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800acd4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800acd6:	f7f9 f9dd 	bl	8004094 <HAL_GetTick>
 800acda:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800acdc:	e008      	b.n	800acf0 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800acde:	f7f9 f9d9 	bl	8004094 <HAL_GetTick>
 800ace2:	4602      	mov	r2, r0
 800ace4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ace6:	1ad3      	subs	r3, r2, r3
 800ace8:	2b02      	cmp	r3, #2
 800acea:	d901      	bls.n	800acf0 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800acec:	2303      	movs	r3, #3
 800acee:	e10b      	b.n	800af08 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800acf0:	4b4d      	ldr	r3, [pc, #308]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d1f0      	bne.n	800acde <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800acfc:	4b4a      	ldr	r3, [pc, #296]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800acfe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ad00:	4b4a      	ldr	r3, [pc, #296]	; (800ae2c <HAL_RCC_OscConfig+0x6c8>)
 800ad02:	4013      	ands	r3, r2
 800ad04:	687a      	ldr	r2, [r7, #4]
 800ad06:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800ad08:	687a      	ldr	r2, [r7, #4]
 800ad0a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800ad0c:	0112      	lsls	r2, r2, #4
 800ad0e:	430a      	orrs	r2, r1
 800ad10:	4945      	ldr	r1, [pc, #276]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800ad12:	4313      	orrs	r3, r2
 800ad14:	628b      	str	r3, [r1, #40]	; 0x28
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad1a:	3b01      	subs	r3, #1
 800ad1c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad24:	3b01      	subs	r3, #1
 800ad26:	025b      	lsls	r3, r3, #9
 800ad28:	b29b      	uxth	r3, r3
 800ad2a:	431a      	orrs	r2, r3
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad30:	3b01      	subs	r3, #1
 800ad32:	041b      	lsls	r3, r3, #16
 800ad34:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800ad38:	431a      	orrs	r2, r3
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad3e:	3b01      	subs	r3, #1
 800ad40:	061b      	lsls	r3, r3, #24
 800ad42:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800ad46:	4938      	ldr	r1, [pc, #224]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800ad48:	4313      	orrs	r3, r2
 800ad4a:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800ad4c:	4b36      	ldr	r3, [pc, #216]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800ad4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad50:	4a35      	ldr	r2, [pc, #212]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800ad52:	f023 0301 	bic.w	r3, r3, #1
 800ad56:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800ad58:	4b33      	ldr	r3, [pc, #204]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800ad5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ad5c:	4b34      	ldr	r3, [pc, #208]	; (800ae30 <HAL_RCC_OscConfig+0x6cc>)
 800ad5e:	4013      	ands	r3, r2
 800ad60:	687a      	ldr	r2, [r7, #4]
 800ad62:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800ad64:	00d2      	lsls	r2, r2, #3
 800ad66:	4930      	ldr	r1, [pc, #192]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800ad68:	4313      	orrs	r3, r2
 800ad6a:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800ad6c:	4b2e      	ldr	r3, [pc, #184]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800ad6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad70:	f023 020c 	bic.w	r2, r3, #12
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad78:	492b      	ldr	r1, [pc, #172]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800ad7a:	4313      	orrs	r3, r2
 800ad7c:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800ad7e:	4b2a      	ldr	r3, [pc, #168]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800ad80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad82:	f023 0202 	bic.w	r2, r3, #2
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad8a:	4927      	ldr	r1, [pc, #156]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800ad8c:	4313      	orrs	r3, r2
 800ad8e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800ad90:	4b25      	ldr	r3, [pc, #148]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800ad92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad94:	4a24      	ldr	r2, [pc, #144]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800ad96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ad9a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ad9c:	4b22      	ldr	r3, [pc, #136]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800ad9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ada0:	4a21      	ldr	r2, [pc, #132]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800ada2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ada6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800ada8:	4b1f      	ldr	r3, [pc, #124]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800adaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adac:	4a1e      	ldr	r2, [pc, #120]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800adae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800adb2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800adb4:	4b1c      	ldr	r3, [pc, #112]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800adb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adb8:	4a1b      	ldr	r2, [pc, #108]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800adba:	f043 0301 	orr.w	r3, r3, #1
 800adbe:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800adc0:	4b19      	ldr	r3, [pc, #100]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	4a18      	ldr	r2, [pc, #96]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800adc6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800adca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800adcc:	f7f9 f962 	bl	8004094 <HAL_GetTick>
 800add0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800add2:	e008      	b.n	800ade6 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800add4:	f7f9 f95e 	bl	8004094 <HAL_GetTick>
 800add8:	4602      	mov	r2, r0
 800adda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800addc:	1ad3      	subs	r3, r2, r3
 800adde:	2b02      	cmp	r3, #2
 800ade0:	d901      	bls.n	800ade6 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800ade2:	2303      	movs	r3, #3
 800ade4:	e090      	b.n	800af08 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ade6:	4b10      	ldr	r3, [pc, #64]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d0f0      	beq.n	800add4 <HAL_RCC_OscConfig+0x670>
 800adf2:	e088      	b.n	800af06 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800adf4:	4b0c      	ldr	r3, [pc, #48]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	4a0b      	ldr	r2, [pc, #44]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800adfa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800adfe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae00:	f7f9 f948 	bl	8004094 <HAL_GetTick>
 800ae04:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ae06:	e008      	b.n	800ae1a <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ae08:	f7f9 f944 	bl	8004094 <HAL_GetTick>
 800ae0c:	4602      	mov	r2, r0
 800ae0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae10:	1ad3      	subs	r3, r2, r3
 800ae12:	2b02      	cmp	r3, #2
 800ae14:	d901      	bls.n	800ae1a <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800ae16:	2303      	movs	r3, #3
 800ae18:	e076      	b.n	800af08 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ae1a:	4b03      	ldr	r3, [pc, #12]	; (800ae28 <HAL_RCC_OscConfig+0x6c4>)
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d1f0      	bne.n	800ae08 <HAL_RCC_OscConfig+0x6a4>
 800ae26:	e06e      	b.n	800af06 <HAL_RCC_OscConfig+0x7a2>
 800ae28:	58024400 	.word	0x58024400
 800ae2c:	fffffc0c 	.word	0xfffffc0c
 800ae30:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800ae34:	4b36      	ldr	r3, [pc, #216]	; (800af10 <HAL_RCC_OscConfig+0x7ac>)
 800ae36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae38:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800ae3a:	4b35      	ldr	r3, [pc, #212]	; (800af10 <HAL_RCC_OscConfig+0x7ac>)
 800ae3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae3e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae44:	2b01      	cmp	r3, #1
 800ae46:	d031      	beq.n	800aeac <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ae48:	693b      	ldr	r3, [r7, #16]
 800ae4a:	f003 0203 	and.w	r2, r3, #3
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ae52:	429a      	cmp	r2, r3
 800ae54:	d12a      	bne.n	800aeac <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ae56:	693b      	ldr	r3, [r7, #16]
 800ae58:	091b      	lsrs	r3, r3, #4
 800ae5a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ae62:	429a      	cmp	r2, r3
 800ae64:	d122      	bne.n	800aeac <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae70:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ae72:	429a      	cmp	r2, r3
 800ae74:	d11a      	bne.n	800aeac <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	0a5b      	lsrs	r3, r3, #9
 800ae7a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae82:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ae84:	429a      	cmp	r2, r3
 800ae86:	d111      	bne.n	800aeac <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	0c1b      	lsrs	r3, r3, #16
 800ae8c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae94:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ae96:	429a      	cmp	r2, r3
 800ae98:	d108      	bne.n	800aeac <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	0e1b      	lsrs	r3, r3, #24
 800ae9e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aea6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800aea8:	429a      	cmp	r2, r3
 800aeaa:	d001      	beq.n	800aeb0 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800aeac:	2301      	movs	r3, #1
 800aeae:	e02b      	b.n	800af08 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800aeb0:	4b17      	ldr	r3, [pc, #92]	; (800af10 <HAL_RCC_OscConfig+0x7ac>)
 800aeb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aeb4:	08db      	lsrs	r3, r3, #3
 800aeb6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800aeba:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aec0:	693a      	ldr	r2, [r7, #16]
 800aec2:	429a      	cmp	r2, r3
 800aec4:	d01f      	beq.n	800af06 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800aec6:	4b12      	ldr	r3, [pc, #72]	; (800af10 <HAL_RCC_OscConfig+0x7ac>)
 800aec8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aeca:	4a11      	ldr	r2, [pc, #68]	; (800af10 <HAL_RCC_OscConfig+0x7ac>)
 800aecc:	f023 0301 	bic.w	r3, r3, #1
 800aed0:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800aed2:	f7f9 f8df 	bl	8004094 <HAL_GetTick>
 800aed6:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800aed8:	bf00      	nop
 800aeda:	f7f9 f8db 	bl	8004094 <HAL_GetTick>
 800aede:	4602      	mov	r2, r0
 800aee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aee2:	4293      	cmp	r3, r2
 800aee4:	d0f9      	beq.n	800aeda <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800aee6:	4b0a      	ldr	r3, [pc, #40]	; (800af10 <HAL_RCC_OscConfig+0x7ac>)
 800aee8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800aeea:	4b0a      	ldr	r3, [pc, #40]	; (800af14 <HAL_RCC_OscConfig+0x7b0>)
 800aeec:	4013      	ands	r3, r2
 800aeee:	687a      	ldr	r2, [r7, #4]
 800aef0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800aef2:	00d2      	lsls	r2, r2, #3
 800aef4:	4906      	ldr	r1, [pc, #24]	; (800af10 <HAL_RCC_OscConfig+0x7ac>)
 800aef6:	4313      	orrs	r3, r2
 800aef8:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800aefa:	4b05      	ldr	r3, [pc, #20]	; (800af10 <HAL_RCC_OscConfig+0x7ac>)
 800aefc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aefe:	4a04      	ldr	r2, [pc, #16]	; (800af10 <HAL_RCC_OscConfig+0x7ac>)
 800af00:	f043 0301 	orr.w	r3, r3, #1
 800af04:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800af06:	2300      	movs	r3, #0
}
 800af08:	4618      	mov	r0, r3
 800af0a:	3730      	adds	r7, #48	; 0x30
 800af0c:	46bd      	mov	sp, r7
 800af0e:	bd80      	pop	{r7, pc}
 800af10:	58024400 	.word	0x58024400
 800af14:	ffff0007 	.word	0xffff0007

0800af18 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800af18:	b580      	push	{r7, lr}
 800af1a:	b086      	sub	sp, #24
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	6078      	str	r0, [r7, #4]
 800af20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	2b00      	cmp	r3, #0
 800af26:	d101      	bne.n	800af2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800af28:	2301      	movs	r3, #1
 800af2a:	e19c      	b.n	800b266 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800af2c:	4b8a      	ldr	r3, [pc, #552]	; (800b158 <HAL_RCC_ClockConfig+0x240>)
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	f003 030f 	and.w	r3, r3, #15
 800af34:	683a      	ldr	r2, [r7, #0]
 800af36:	429a      	cmp	r2, r3
 800af38:	d910      	bls.n	800af5c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800af3a:	4b87      	ldr	r3, [pc, #540]	; (800b158 <HAL_RCC_ClockConfig+0x240>)
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	f023 020f 	bic.w	r2, r3, #15
 800af42:	4985      	ldr	r1, [pc, #532]	; (800b158 <HAL_RCC_ClockConfig+0x240>)
 800af44:	683b      	ldr	r3, [r7, #0]
 800af46:	4313      	orrs	r3, r2
 800af48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800af4a:	4b83      	ldr	r3, [pc, #524]	; (800b158 <HAL_RCC_ClockConfig+0x240>)
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	f003 030f 	and.w	r3, r3, #15
 800af52:	683a      	ldr	r2, [r7, #0]
 800af54:	429a      	cmp	r2, r3
 800af56:	d001      	beq.n	800af5c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800af58:	2301      	movs	r3, #1
 800af5a:	e184      	b.n	800b266 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	f003 0304 	and.w	r3, r3, #4
 800af64:	2b00      	cmp	r3, #0
 800af66:	d010      	beq.n	800af8a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	691a      	ldr	r2, [r3, #16]
 800af6c:	4b7b      	ldr	r3, [pc, #492]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800af6e:	699b      	ldr	r3, [r3, #24]
 800af70:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800af74:	429a      	cmp	r2, r3
 800af76:	d908      	bls.n	800af8a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800af78:	4b78      	ldr	r3, [pc, #480]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800af7a:	699b      	ldr	r3, [r3, #24]
 800af7c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	691b      	ldr	r3, [r3, #16]
 800af84:	4975      	ldr	r1, [pc, #468]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800af86:	4313      	orrs	r3, r2
 800af88:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	f003 0308 	and.w	r3, r3, #8
 800af92:	2b00      	cmp	r3, #0
 800af94:	d010      	beq.n	800afb8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	695a      	ldr	r2, [r3, #20]
 800af9a:	4b70      	ldr	r3, [pc, #448]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800af9c:	69db      	ldr	r3, [r3, #28]
 800af9e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800afa2:	429a      	cmp	r2, r3
 800afa4:	d908      	bls.n	800afb8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800afa6:	4b6d      	ldr	r3, [pc, #436]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800afa8:	69db      	ldr	r3, [r3, #28]
 800afaa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	695b      	ldr	r3, [r3, #20]
 800afb2:	496a      	ldr	r1, [pc, #424]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800afb4:	4313      	orrs	r3, r2
 800afb6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	f003 0310 	and.w	r3, r3, #16
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d010      	beq.n	800afe6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	699a      	ldr	r2, [r3, #24]
 800afc8:	4b64      	ldr	r3, [pc, #400]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800afca:	69db      	ldr	r3, [r3, #28]
 800afcc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800afd0:	429a      	cmp	r2, r3
 800afd2:	d908      	bls.n	800afe6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800afd4:	4b61      	ldr	r3, [pc, #388]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800afd6:	69db      	ldr	r3, [r3, #28]
 800afd8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	699b      	ldr	r3, [r3, #24]
 800afe0:	495e      	ldr	r1, [pc, #376]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800afe2:	4313      	orrs	r3, r2
 800afe4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	f003 0320 	and.w	r3, r3, #32
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d010      	beq.n	800b014 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	69da      	ldr	r2, [r3, #28]
 800aff6:	4b59      	ldr	r3, [pc, #356]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800aff8:	6a1b      	ldr	r3, [r3, #32]
 800affa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800affe:	429a      	cmp	r2, r3
 800b000:	d908      	bls.n	800b014 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800b002:	4b56      	ldr	r3, [pc, #344]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800b004:	6a1b      	ldr	r3, [r3, #32]
 800b006:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	69db      	ldr	r3, [r3, #28]
 800b00e:	4953      	ldr	r1, [pc, #332]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800b010:	4313      	orrs	r3, r2
 800b012:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	f003 0302 	and.w	r3, r3, #2
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d010      	beq.n	800b042 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	68da      	ldr	r2, [r3, #12]
 800b024:	4b4d      	ldr	r3, [pc, #308]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800b026:	699b      	ldr	r3, [r3, #24]
 800b028:	f003 030f 	and.w	r3, r3, #15
 800b02c:	429a      	cmp	r2, r3
 800b02e:	d908      	bls.n	800b042 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b030:	4b4a      	ldr	r3, [pc, #296]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800b032:	699b      	ldr	r3, [r3, #24]
 800b034:	f023 020f 	bic.w	r2, r3, #15
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	68db      	ldr	r3, [r3, #12]
 800b03c:	4947      	ldr	r1, [pc, #284]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800b03e:	4313      	orrs	r3, r2
 800b040:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	f003 0301 	and.w	r3, r3, #1
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d055      	beq.n	800b0fa <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800b04e:	4b43      	ldr	r3, [pc, #268]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800b050:	699b      	ldr	r3, [r3, #24]
 800b052:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	689b      	ldr	r3, [r3, #8]
 800b05a:	4940      	ldr	r1, [pc, #256]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800b05c:	4313      	orrs	r3, r2
 800b05e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	685b      	ldr	r3, [r3, #4]
 800b064:	2b02      	cmp	r3, #2
 800b066:	d107      	bne.n	800b078 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b068:	4b3c      	ldr	r3, [pc, #240]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b070:	2b00      	cmp	r3, #0
 800b072:	d121      	bne.n	800b0b8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b074:	2301      	movs	r3, #1
 800b076:	e0f6      	b.n	800b266 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	685b      	ldr	r3, [r3, #4]
 800b07c:	2b03      	cmp	r3, #3
 800b07e:	d107      	bne.n	800b090 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b080:	4b36      	ldr	r3, [pc, #216]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d115      	bne.n	800b0b8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b08c:	2301      	movs	r3, #1
 800b08e:	e0ea      	b.n	800b266 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	685b      	ldr	r3, [r3, #4]
 800b094:	2b01      	cmp	r3, #1
 800b096:	d107      	bne.n	800b0a8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b098:	4b30      	ldr	r3, [pc, #192]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d109      	bne.n	800b0b8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b0a4:	2301      	movs	r3, #1
 800b0a6:	e0de      	b.n	800b266 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b0a8:	4b2c      	ldr	r3, [pc, #176]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	f003 0304 	and.w	r3, r3, #4
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d101      	bne.n	800b0b8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b0b4:	2301      	movs	r3, #1
 800b0b6:	e0d6      	b.n	800b266 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b0b8:	4b28      	ldr	r3, [pc, #160]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800b0ba:	691b      	ldr	r3, [r3, #16]
 800b0bc:	f023 0207 	bic.w	r2, r3, #7
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	685b      	ldr	r3, [r3, #4]
 800b0c4:	4925      	ldr	r1, [pc, #148]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800b0c6:	4313      	orrs	r3, r2
 800b0c8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b0ca:	f7f8 ffe3 	bl	8004094 <HAL_GetTick>
 800b0ce:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b0d0:	e00a      	b.n	800b0e8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b0d2:	f7f8 ffdf 	bl	8004094 <HAL_GetTick>
 800b0d6:	4602      	mov	r2, r0
 800b0d8:	697b      	ldr	r3, [r7, #20]
 800b0da:	1ad3      	subs	r3, r2, r3
 800b0dc:	f241 3288 	movw	r2, #5000	; 0x1388
 800b0e0:	4293      	cmp	r3, r2
 800b0e2:	d901      	bls.n	800b0e8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800b0e4:	2303      	movs	r3, #3
 800b0e6:	e0be      	b.n	800b266 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b0e8:	4b1c      	ldr	r3, [pc, #112]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800b0ea:	691b      	ldr	r3, [r3, #16]
 800b0ec:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	685b      	ldr	r3, [r3, #4]
 800b0f4:	00db      	lsls	r3, r3, #3
 800b0f6:	429a      	cmp	r2, r3
 800b0f8:	d1eb      	bne.n	800b0d2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	f003 0302 	and.w	r3, r3, #2
 800b102:	2b00      	cmp	r3, #0
 800b104:	d010      	beq.n	800b128 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	68da      	ldr	r2, [r3, #12]
 800b10a:	4b14      	ldr	r3, [pc, #80]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800b10c:	699b      	ldr	r3, [r3, #24]
 800b10e:	f003 030f 	and.w	r3, r3, #15
 800b112:	429a      	cmp	r2, r3
 800b114:	d208      	bcs.n	800b128 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b116:	4b11      	ldr	r3, [pc, #68]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800b118:	699b      	ldr	r3, [r3, #24]
 800b11a:	f023 020f 	bic.w	r2, r3, #15
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	68db      	ldr	r3, [r3, #12]
 800b122:	490e      	ldr	r1, [pc, #56]	; (800b15c <HAL_RCC_ClockConfig+0x244>)
 800b124:	4313      	orrs	r3, r2
 800b126:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b128:	4b0b      	ldr	r3, [pc, #44]	; (800b158 <HAL_RCC_ClockConfig+0x240>)
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	f003 030f 	and.w	r3, r3, #15
 800b130:	683a      	ldr	r2, [r7, #0]
 800b132:	429a      	cmp	r2, r3
 800b134:	d214      	bcs.n	800b160 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b136:	4b08      	ldr	r3, [pc, #32]	; (800b158 <HAL_RCC_ClockConfig+0x240>)
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	f023 020f 	bic.w	r2, r3, #15
 800b13e:	4906      	ldr	r1, [pc, #24]	; (800b158 <HAL_RCC_ClockConfig+0x240>)
 800b140:	683b      	ldr	r3, [r7, #0]
 800b142:	4313      	orrs	r3, r2
 800b144:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b146:	4b04      	ldr	r3, [pc, #16]	; (800b158 <HAL_RCC_ClockConfig+0x240>)
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	f003 030f 	and.w	r3, r3, #15
 800b14e:	683a      	ldr	r2, [r7, #0]
 800b150:	429a      	cmp	r2, r3
 800b152:	d005      	beq.n	800b160 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800b154:	2301      	movs	r3, #1
 800b156:	e086      	b.n	800b266 <HAL_RCC_ClockConfig+0x34e>
 800b158:	52002000 	.word	0x52002000
 800b15c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	f003 0304 	and.w	r3, r3, #4
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d010      	beq.n	800b18e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	691a      	ldr	r2, [r3, #16]
 800b170:	4b3f      	ldr	r3, [pc, #252]	; (800b270 <HAL_RCC_ClockConfig+0x358>)
 800b172:	699b      	ldr	r3, [r3, #24]
 800b174:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b178:	429a      	cmp	r2, r3
 800b17a:	d208      	bcs.n	800b18e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800b17c:	4b3c      	ldr	r3, [pc, #240]	; (800b270 <HAL_RCC_ClockConfig+0x358>)
 800b17e:	699b      	ldr	r3, [r3, #24]
 800b180:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	691b      	ldr	r3, [r3, #16]
 800b188:	4939      	ldr	r1, [pc, #228]	; (800b270 <HAL_RCC_ClockConfig+0x358>)
 800b18a:	4313      	orrs	r3, r2
 800b18c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	f003 0308 	and.w	r3, r3, #8
 800b196:	2b00      	cmp	r3, #0
 800b198:	d010      	beq.n	800b1bc <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	695a      	ldr	r2, [r3, #20]
 800b19e:	4b34      	ldr	r3, [pc, #208]	; (800b270 <HAL_RCC_ClockConfig+0x358>)
 800b1a0:	69db      	ldr	r3, [r3, #28]
 800b1a2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b1a6:	429a      	cmp	r2, r3
 800b1a8:	d208      	bcs.n	800b1bc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800b1aa:	4b31      	ldr	r3, [pc, #196]	; (800b270 <HAL_RCC_ClockConfig+0x358>)
 800b1ac:	69db      	ldr	r3, [r3, #28]
 800b1ae:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	695b      	ldr	r3, [r3, #20]
 800b1b6:	492e      	ldr	r1, [pc, #184]	; (800b270 <HAL_RCC_ClockConfig+0x358>)
 800b1b8:	4313      	orrs	r3, r2
 800b1ba:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	f003 0310 	and.w	r3, r3, #16
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d010      	beq.n	800b1ea <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	699a      	ldr	r2, [r3, #24]
 800b1cc:	4b28      	ldr	r3, [pc, #160]	; (800b270 <HAL_RCC_ClockConfig+0x358>)
 800b1ce:	69db      	ldr	r3, [r3, #28]
 800b1d0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b1d4:	429a      	cmp	r2, r3
 800b1d6:	d208      	bcs.n	800b1ea <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800b1d8:	4b25      	ldr	r3, [pc, #148]	; (800b270 <HAL_RCC_ClockConfig+0x358>)
 800b1da:	69db      	ldr	r3, [r3, #28]
 800b1dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	699b      	ldr	r3, [r3, #24]
 800b1e4:	4922      	ldr	r1, [pc, #136]	; (800b270 <HAL_RCC_ClockConfig+0x358>)
 800b1e6:	4313      	orrs	r3, r2
 800b1e8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	f003 0320 	and.w	r3, r3, #32
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d010      	beq.n	800b218 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	69da      	ldr	r2, [r3, #28]
 800b1fa:	4b1d      	ldr	r3, [pc, #116]	; (800b270 <HAL_RCC_ClockConfig+0x358>)
 800b1fc:	6a1b      	ldr	r3, [r3, #32]
 800b1fe:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b202:	429a      	cmp	r2, r3
 800b204:	d208      	bcs.n	800b218 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800b206:	4b1a      	ldr	r3, [pc, #104]	; (800b270 <HAL_RCC_ClockConfig+0x358>)
 800b208:	6a1b      	ldr	r3, [r3, #32]
 800b20a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	69db      	ldr	r3, [r3, #28]
 800b212:	4917      	ldr	r1, [pc, #92]	; (800b270 <HAL_RCC_ClockConfig+0x358>)
 800b214:	4313      	orrs	r3, r2
 800b216:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800b218:	f000 f89e 	bl	800b358 <HAL_RCC_GetSysClockFreq>
 800b21c:	4602      	mov	r2, r0
 800b21e:	4b14      	ldr	r3, [pc, #80]	; (800b270 <HAL_RCC_ClockConfig+0x358>)
 800b220:	699b      	ldr	r3, [r3, #24]
 800b222:	0a1b      	lsrs	r3, r3, #8
 800b224:	f003 030f 	and.w	r3, r3, #15
 800b228:	4912      	ldr	r1, [pc, #72]	; (800b274 <HAL_RCC_ClockConfig+0x35c>)
 800b22a:	5ccb      	ldrb	r3, [r1, r3]
 800b22c:	f003 031f 	and.w	r3, r3, #31
 800b230:	fa22 f303 	lsr.w	r3, r2, r3
 800b234:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b236:	4b0e      	ldr	r3, [pc, #56]	; (800b270 <HAL_RCC_ClockConfig+0x358>)
 800b238:	699b      	ldr	r3, [r3, #24]
 800b23a:	f003 030f 	and.w	r3, r3, #15
 800b23e:	4a0d      	ldr	r2, [pc, #52]	; (800b274 <HAL_RCC_ClockConfig+0x35c>)
 800b240:	5cd3      	ldrb	r3, [r2, r3]
 800b242:	f003 031f 	and.w	r3, r3, #31
 800b246:	693a      	ldr	r2, [r7, #16]
 800b248:	fa22 f303 	lsr.w	r3, r2, r3
 800b24c:	4a0a      	ldr	r2, [pc, #40]	; (800b278 <HAL_RCC_ClockConfig+0x360>)
 800b24e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b250:	4a0a      	ldr	r2, [pc, #40]	; (800b27c <HAL_RCC_ClockConfig+0x364>)
 800b252:	693b      	ldr	r3, [r7, #16]
 800b254:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800b256:	4b0a      	ldr	r3, [pc, #40]	; (800b280 <HAL_RCC_ClockConfig+0x368>)
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	4618      	mov	r0, r3
 800b25c:	f7f8 fed0 	bl	8004000 <HAL_InitTick>
 800b260:	4603      	mov	r3, r0
 800b262:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800b264:	7bfb      	ldrb	r3, [r7, #15]
}
 800b266:	4618      	mov	r0, r3
 800b268:	3718      	adds	r7, #24
 800b26a:	46bd      	mov	sp, r7
 800b26c:	bd80      	pop	{r7, pc}
 800b26e:	bf00      	nop
 800b270:	58024400 	.word	0x58024400
 800b274:	0801fee4 	.word	0x0801fee4
 800b278:	24000004 	.word	0x24000004
 800b27c:	24000000 	.word	0x24000000
 800b280:	24000008 	.word	0x24000008

0800b284 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800b284:	b580      	push	{r7, lr}
 800b286:	b08c      	sub	sp, #48	; 0x30
 800b288:	af00      	add	r7, sp, #0
 800b28a:	60f8      	str	r0, [r7, #12]
 800b28c:	60b9      	str	r1, [r7, #8]
 800b28e:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	2b00      	cmp	r3, #0
 800b294:	d12a      	bne.n	800b2ec <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 800b296:	4b2d      	ldr	r3, [pc, #180]	; (800b34c <HAL_RCC_MCOConfig+0xc8>)
 800b298:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b29c:	4a2b      	ldr	r2, [pc, #172]	; (800b34c <HAL_RCC_MCOConfig+0xc8>)
 800b29e:	f043 0301 	orr.w	r3, r3, #1
 800b2a2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b2a6:	4b29      	ldr	r3, [pc, #164]	; (800b34c <HAL_RCC_MCOConfig+0xc8>)
 800b2a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b2ac:	f003 0301 	and.w	r3, r3, #1
 800b2b0:	61bb      	str	r3, [r7, #24]
 800b2b2:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 800b2b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b2b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b2ba:	2302      	movs	r3, #2
 800b2bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b2be:	2303      	movs	r3, #3
 800b2c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b2c2:	2300      	movs	r3, #0
 800b2c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800b2c6:	2300      	movs	r3, #0
 800b2c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800b2ca:	f107 031c 	add.w	r3, r7, #28
 800b2ce:	4619      	mov	r1, r3
 800b2d0:	481f      	ldr	r0, [pc, #124]	; (800b350 <HAL_RCC_MCOConfig+0xcc>)
 800b2d2:	f7fd fc29 	bl	8008b28 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800b2d6:	4b1d      	ldr	r3, [pc, #116]	; (800b34c <HAL_RCC_MCOConfig+0xc8>)
 800b2d8:	691b      	ldr	r3, [r3, #16]
 800b2da:	f023 72fe 	bic.w	r2, r3, #33292288	; 0x1fc0000
 800b2de:	68b9      	ldr	r1, [r7, #8]
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	430b      	orrs	r3, r1
 800b2e4:	4919      	ldr	r1, [pc, #100]	; (800b34c <HAL_RCC_MCOConfig+0xc8>)
 800b2e6:	4313      	orrs	r3, r2
 800b2e8:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 800b2ea:	e02a      	b.n	800b342 <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 800b2ec:	4b17      	ldr	r3, [pc, #92]	; (800b34c <HAL_RCC_MCOConfig+0xc8>)
 800b2ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b2f2:	4a16      	ldr	r2, [pc, #88]	; (800b34c <HAL_RCC_MCOConfig+0xc8>)
 800b2f4:	f043 0304 	orr.w	r3, r3, #4
 800b2f8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b2fc:	4b13      	ldr	r3, [pc, #76]	; (800b34c <HAL_RCC_MCOConfig+0xc8>)
 800b2fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b302:	f003 0304 	and.w	r3, r3, #4
 800b306:	617b      	str	r3, [r7, #20]
 800b308:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800b30a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b30e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b310:	2302      	movs	r3, #2
 800b312:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b314:	2303      	movs	r3, #3
 800b316:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b318:	2300      	movs	r3, #0
 800b31a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800b31c:	2300      	movs	r3, #0
 800b31e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800b320:	f107 031c 	add.w	r3, r7, #28
 800b324:	4619      	mov	r1, r3
 800b326:	480b      	ldr	r0, [pc, #44]	; (800b354 <HAL_RCC_MCOConfig+0xd0>)
 800b328:	f7fd fbfe 	bl	8008b28 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 800b32c:	4b07      	ldr	r3, [pc, #28]	; (800b34c <HAL_RCC_MCOConfig+0xc8>)
 800b32e:	691b      	ldr	r3, [r3, #16]
 800b330:	f023 427e 	bic.w	r2, r3, #4261412864	; 0xfe000000
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	01d9      	lsls	r1, r3, #7
 800b338:	68bb      	ldr	r3, [r7, #8]
 800b33a:	430b      	orrs	r3, r1
 800b33c:	4903      	ldr	r1, [pc, #12]	; (800b34c <HAL_RCC_MCOConfig+0xc8>)
 800b33e:	4313      	orrs	r3, r2
 800b340:	610b      	str	r3, [r1, #16]
}
 800b342:	bf00      	nop
 800b344:	3730      	adds	r7, #48	; 0x30
 800b346:	46bd      	mov	sp, r7
 800b348:	bd80      	pop	{r7, pc}
 800b34a:	bf00      	nop
 800b34c:	58024400 	.word	0x58024400
 800b350:	58020000 	.word	0x58020000
 800b354:	58020800 	.word	0x58020800

0800b358 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b358:	b480      	push	{r7}
 800b35a:	b089      	sub	sp, #36	; 0x24
 800b35c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b35e:	4bb3      	ldr	r3, [pc, #716]	; (800b62c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b360:	691b      	ldr	r3, [r3, #16]
 800b362:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b366:	2b18      	cmp	r3, #24
 800b368:	f200 8155 	bhi.w	800b616 <HAL_RCC_GetSysClockFreq+0x2be>
 800b36c:	a201      	add	r2, pc, #4	; (adr r2, 800b374 <HAL_RCC_GetSysClockFreq+0x1c>)
 800b36e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b372:	bf00      	nop
 800b374:	0800b3d9 	.word	0x0800b3d9
 800b378:	0800b617 	.word	0x0800b617
 800b37c:	0800b617 	.word	0x0800b617
 800b380:	0800b617 	.word	0x0800b617
 800b384:	0800b617 	.word	0x0800b617
 800b388:	0800b617 	.word	0x0800b617
 800b38c:	0800b617 	.word	0x0800b617
 800b390:	0800b617 	.word	0x0800b617
 800b394:	0800b3ff 	.word	0x0800b3ff
 800b398:	0800b617 	.word	0x0800b617
 800b39c:	0800b617 	.word	0x0800b617
 800b3a0:	0800b617 	.word	0x0800b617
 800b3a4:	0800b617 	.word	0x0800b617
 800b3a8:	0800b617 	.word	0x0800b617
 800b3ac:	0800b617 	.word	0x0800b617
 800b3b0:	0800b617 	.word	0x0800b617
 800b3b4:	0800b405 	.word	0x0800b405
 800b3b8:	0800b617 	.word	0x0800b617
 800b3bc:	0800b617 	.word	0x0800b617
 800b3c0:	0800b617 	.word	0x0800b617
 800b3c4:	0800b617 	.word	0x0800b617
 800b3c8:	0800b617 	.word	0x0800b617
 800b3cc:	0800b617 	.word	0x0800b617
 800b3d0:	0800b617 	.word	0x0800b617
 800b3d4:	0800b40b 	.word	0x0800b40b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b3d8:	4b94      	ldr	r3, [pc, #592]	; (800b62c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	f003 0320 	and.w	r3, r3, #32
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d009      	beq.n	800b3f8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b3e4:	4b91      	ldr	r3, [pc, #580]	; (800b62c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	08db      	lsrs	r3, r3, #3
 800b3ea:	f003 0303 	and.w	r3, r3, #3
 800b3ee:	4a90      	ldr	r2, [pc, #576]	; (800b630 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b3f0:	fa22 f303 	lsr.w	r3, r2, r3
 800b3f4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800b3f6:	e111      	b.n	800b61c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800b3f8:	4b8d      	ldr	r3, [pc, #564]	; (800b630 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b3fa:	61bb      	str	r3, [r7, #24]
      break;
 800b3fc:	e10e      	b.n	800b61c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800b3fe:	4b8d      	ldr	r3, [pc, #564]	; (800b634 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b400:	61bb      	str	r3, [r7, #24]
      break;
 800b402:	e10b      	b.n	800b61c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800b404:	4b8c      	ldr	r3, [pc, #560]	; (800b638 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800b406:	61bb      	str	r3, [r7, #24]
      break;
 800b408:	e108      	b.n	800b61c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b40a:	4b88      	ldr	r3, [pc, #544]	; (800b62c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b40c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b40e:	f003 0303 	and.w	r3, r3, #3
 800b412:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800b414:	4b85      	ldr	r3, [pc, #532]	; (800b62c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b418:	091b      	lsrs	r3, r3, #4
 800b41a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b41e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800b420:	4b82      	ldr	r3, [pc, #520]	; (800b62c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b424:	f003 0301 	and.w	r3, r3, #1
 800b428:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b42a:	4b80      	ldr	r3, [pc, #512]	; (800b62c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b42c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b42e:	08db      	lsrs	r3, r3, #3
 800b430:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b434:	68fa      	ldr	r2, [r7, #12]
 800b436:	fb02 f303 	mul.w	r3, r2, r3
 800b43a:	ee07 3a90 	vmov	s15, r3
 800b43e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b442:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800b446:	693b      	ldr	r3, [r7, #16]
 800b448:	2b00      	cmp	r3, #0
 800b44a:	f000 80e1 	beq.w	800b610 <HAL_RCC_GetSysClockFreq+0x2b8>
 800b44e:	697b      	ldr	r3, [r7, #20]
 800b450:	2b02      	cmp	r3, #2
 800b452:	f000 8083 	beq.w	800b55c <HAL_RCC_GetSysClockFreq+0x204>
 800b456:	697b      	ldr	r3, [r7, #20]
 800b458:	2b02      	cmp	r3, #2
 800b45a:	f200 80a1 	bhi.w	800b5a0 <HAL_RCC_GetSysClockFreq+0x248>
 800b45e:	697b      	ldr	r3, [r7, #20]
 800b460:	2b00      	cmp	r3, #0
 800b462:	d003      	beq.n	800b46c <HAL_RCC_GetSysClockFreq+0x114>
 800b464:	697b      	ldr	r3, [r7, #20]
 800b466:	2b01      	cmp	r3, #1
 800b468:	d056      	beq.n	800b518 <HAL_RCC_GetSysClockFreq+0x1c0>
 800b46a:	e099      	b.n	800b5a0 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b46c:	4b6f      	ldr	r3, [pc, #444]	; (800b62c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	f003 0320 	and.w	r3, r3, #32
 800b474:	2b00      	cmp	r3, #0
 800b476:	d02d      	beq.n	800b4d4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b478:	4b6c      	ldr	r3, [pc, #432]	; (800b62c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	08db      	lsrs	r3, r3, #3
 800b47e:	f003 0303 	and.w	r3, r3, #3
 800b482:	4a6b      	ldr	r2, [pc, #428]	; (800b630 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b484:	fa22 f303 	lsr.w	r3, r2, r3
 800b488:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	ee07 3a90 	vmov	s15, r3
 800b490:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b494:	693b      	ldr	r3, [r7, #16]
 800b496:	ee07 3a90 	vmov	s15, r3
 800b49a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b49e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b4a2:	4b62      	ldr	r3, [pc, #392]	; (800b62c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b4a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b4aa:	ee07 3a90 	vmov	s15, r3
 800b4ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b4b2:	ed97 6a02 	vldr	s12, [r7, #8]
 800b4b6:	eddf 5a61 	vldr	s11, [pc, #388]	; 800b63c <HAL_RCC_GetSysClockFreq+0x2e4>
 800b4ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b4be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b4c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b4c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b4ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b4ce:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800b4d2:	e087      	b.n	800b5e4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b4d4:	693b      	ldr	r3, [r7, #16]
 800b4d6:	ee07 3a90 	vmov	s15, r3
 800b4da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4de:	eddf 6a58 	vldr	s13, [pc, #352]	; 800b640 <HAL_RCC_GetSysClockFreq+0x2e8>
 800b4e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b4e6:	4b51      	ldr	r3, [pc, #324]	; (800b62c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b4e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b4ee:	ee07 3a90 	vmov	s15, r3
 800b4f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b4f6:	ed97 6a02 	vldr	s12, [r7, #8]
 800b4fa:	eddf 5a50 	vldr	s11, [pc, #320]	; 800b63c <HAL_RCC_GetSysClockFreq+0x2e4>
 800b4fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b502:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b506:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b50a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b50e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b512:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b516:	e065      	b.n	800b5e4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b518:	693b      	ldr	r3, [r7, #16]
 800b51a:	ee07 3a90 	vmov	s15, r3
 800b51e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b522:	eddf 6a48 	vldr	s13, [pc, #288]	; 800b644 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b526:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b52a:	4b40      	ldr	r3, [pc, #256]	; (800b62c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b52c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b52e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b532:	ee07 3a90 	vmov	s15, r3
 800b536:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b53a:	ed97 6a02 	vldr	s12, [r7, #8]
 800b53e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800b63c <HAL_RCC_GetSysClockFreq+0x2e4>
 800b542:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b546:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b54a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b54e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b552:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b556:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b55a:	e043      	b.n	800b5e4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b55c:	693b      	ldr	r3, [r7, #16]
 800b55e:	ee07 3a90 	vmov	s15, r3
 800b562:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b566:	eddf 6a38 	vldr	s13, [pc, #224]	; 800b648 <HAL_RCC_GetSysClockFreq+0x2f0>
 800b56a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b56e:	4b2f      	ldr	r3, [pc, #188]	; (800b62c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b572:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b576:	ee07 3a90 	vmov	s15, r3
 800b57a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b57e:	ed97 6a02 	vldr	s12, [r7, #8]
 800b582:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800b63c <HAL_RCC_GetSysClockFreq+0x2e4>
 800b586:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b58a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b58e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b592:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b596:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b59a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b59e:	e021      	b.n	800b5e4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b5a0:	693b      	ldr	r3, [r7, #16]
 800b5a2:	ee07 3a90 	vmov	s15, r3
 800b5a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5aa:	eddf 6a26 	vldr	s13, [pc, #152]	; 800b644 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b5ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b5b2:	4b1e      	ldr	r3, [pc, #120]	; (800b62c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b5b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5ba:	ee07 3a90 	vmov	s15, r3
 800b5be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b5c2:	ed97 6a02 	vldr	s12, [r7, #8]
 800b5c6:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800b63c <HAL_RCC_GetSysClockFreq+0x2e4>
 800b5ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b5ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b5d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b5d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b5da:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b5de:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b5e2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800b5e4:	4b11      	ldr	r3, [pc, #68]	; (800b62c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b5e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5e8:	0a5b      	lsrs	r3, r3, #9
 800b5ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b5ee:	3301      	adds	r3, #1
 800b5f0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800b5f2:	683b      	ldr	r3, [r7, #0]
 800b5f4:	ee07 3a90 	vmov	s15, r3
 800b5f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b5fc:	edd7 6a07 	vldr	s13, [r7, #28]
 800b600:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b604:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b608:	ee17 3a90 	vmov	r3, s15
 800b60c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800b60e:	e005      	b.n	800b61c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800b610:	2300      	movs	r3, #0
 800b612:	61bb      	str	r3, [r7, #24]
      break;
 800b614:	e002      	b.n	800b61c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800b616:	4b07      	ldr	r3, [pc, #28]	; (800b634 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b618:	61bb      	str	r3, [r7, #24]
      break;
 800b61a:	bf00      	nop
  }

  return sysclockfreq;
 800b61c:	69bb      	ldr	r3, [r7, #24]
}
 800b61e:	4618      	mov	r0, r3
 800b620:	3724      	adds	r7, #36	; 0x24
 800b622:	46bd      	mov	sp, r7
 800b624:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b628:	4770      	bx	lr
 800b62a:	bf00      	nop
 800b62c:	58024400 	.word	0x58024400
 800b630:	03d09000 	.word	0x03d09000
 800b634:	003d0900 	.word	0x003d0900
 800b638:	02faf080 	.word	0x02faf080
 800b63c:	46000000 	.word	0x46000000
 800b640:	4c742400 	.word	0x4c742400
 800b644:	4a742400 	.word	0x4a742400
 800b648:	4c3ebc20 	.word	0x4c3ebc20

0800b64c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b64c:	b580      	push	{r7, lr}
 800b64e:	b082      	sub	sp, #8
 800b650:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b652:	f7ff fe81 	bl	800b358 <HAL_RCC_GetSysClockFreq>
 800b656:	4602      	mov	r2, r0
 800b658:	4b10      	ldr	r3, [pc, #64]	; (800b69c <HAL_RCC_GetHCLKFreq+0x50>)
 800b65a:	699b      	ldr	r3, [r3, #24]
 800b65c:	0a1b      	lsrs	r3, r3, #8
 800b65e:	f003 030f 	and.w	r3, r3, #15
 800b662:	490f      	ldr	r1, [pc, #60]	; (800b6a0 <HAL_RCC_GetHCLKFreq+0x54>)
 800b664:	5ccb      	ldrb	r3, [r1, r3]
 800b666:	f003 031f 	and.w	r3, r3, #31
 800b66a:	fa22 f303 	lsr.w	r3, r2, r3
 800b66e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b670:	4b0a      	ldr	r3, [pc, #40]	; (800b69c <HAL_RCC_GetHCLKFreq+0x50>)
 800b672:	699b      	ldr	r3, [r3, #24]
 800b674:	f003 030f 	and.w	r3, r3, #15
 800b678:	4a09      	ldr	r2, [pc, #36]	; (800b6a0 <HAL_RCC_GetHCLKFreq+0x54>)
 800b67a:	5cd3      	ldrb	r3, [r2, r3]
 800b67c:	f003 031f 	and.w	r3, r3, #31
 800b680:	687a      	ldr	r2, [r7, #4]
 800b682:	fa22 f303 	lsr.w	r3, r2, r3
 800b686:	4a07      	ldr	r2, [pc, #28]	; (800b6a4 <HAL_RCC_GetHCLKFreq+0x58>)
 800b688:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b68a:	4a07      	ldr	r2, [pc, #28]	; (800b6a8 <HAL_RCC_GetHCLKFreq+0x5c>)
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800b690:	4b04      	ldr	r3, [pc, #16]	; (800b6a4 <HAL_RCC_GetHCLKFreq+0x58>)
 800b692:	681b      	ldr	r3, [r3, #0]
}
 800b694:	4618      	mov	r0, r3
 800b696:	3708      	adds	r7, #8
 800b698:	46bd      	mov	sp, r7
 800b69a:	bd80      	pop	{r7, pc}
 800b69c:	58024400 	.word	0x58024400
 800b6a0:	0801fee4 	.word	0x0801fee4
 800b6a4:	24000004 	.word	0x24000004
 800b6a8:	24000000 	.word	0x24000000

0800b6ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800b6b0:	f7ff ffcc 	bl	800b64c <HAL_RCC_GetHCLKFreq>
 800b6b4:	4602      	mov	r2, r0
 800b6b6:	4b06      	ldr	r3, [pc, #24]	; (800b6d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b6b8:	69db      	ldr	r3, [r3, #28]
 800b6ba:	091b      	lsrs	r3, r3, #4
 800b6bc:	f003 0307 	and.w	r3, r3, #7
 800b6c0:	4904      	ldr	r1, [pc, #16]	; (800b6d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b6c2:	5ccb      	ldrb	r3, [r1, r3]
 800b6c4:	f003 031f 	and.w	r3, r3, #31
 800b6c8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800b6cc:	4618      	mov	r0, r3
 800b6ce:	bd80      	pop	{r7, pc}
 800b6d0:	58024400 	.word	0x58024400
 800b6d4:	0801fee4 	.word	0x0801fee4

0800b6d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b6d8:	b580      	push	{r7, lr}
 800b6da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800b6dc:	f7ff ffb6 	bl	800b64c <HAL_RCC_GetHCLKFreq>
 800b6e0:	4602      	mov	r2, r0
 800b6e2:	4b06      	ldr	r3, [pc, #24]	; (800b6fc <HAL_RCC_GetPCLK2Freq+0x24>)
 800b6e4:	69db      	ldr	r3, [r3, #28]
 800b6e6:	0a1b      	lsrs	r3, r3, #8
 800b6e8:	f003 0307 	and.w	r3, r3, #7
 800b6ec:	4904      	ldr	r1, [pc, #16]	; (800b700 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b6ee:	5ccb      	ldrb	r3, [r1, r3]
 800b6f0:	f003 031f 	and.w	r3, r3, #31
 800b6f4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	bd80      	pop	{r7, pc}
 800b6fc:	58024400 	.word	0x58024400
 800b700:	0801fee4 	.word	0x0801fee4

0800b704 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b704:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b708:	b0c6      	sub	sp, #280	; 0x118
 800b70a:	af00      	add	r7, sp, #0
 800b70c:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b710:	2300      	movs	r3, #0
 800b712:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b716:	2300      	movs	r3, #0
 800b718:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b71c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b720:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b724:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 800b728:	2500      	movs	r5, #0
 800b72a:	ea54 0305 	orrs.w	r3, r4, r5
 800b72e:	d049      	beq.n	800b7c4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800b730:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b734:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b736:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b73a:	d02f      	beq.n	800b79c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800b73c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b740:	d828      	bhi.n	800b794 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b742:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b746:	d01a      	beq.n	800b77e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800b748:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b74c:	d822      	bhi.n	800b794 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d003      	beq.n	800b75a <HAL_RCCEx_PeriphCLKConfig+0x56>
 800b752:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b756:	d007      	beq.n	800b768 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b758:	e01c      	b.n	800b794 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b75a:	4bab      	ldr	r3, [pc, #684]	; (800ba08 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b75c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b75e:	4aaa      	ldr	r2, [pc, #680]	; (800ba08 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b760:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b764:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b766:	e01a      	b.n	800b79e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b768:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b76c:	3308      	adds	r3, #8
 800b76e:	2102      	movs	r1, #2
 800b770:	4618      	mov	r0, r3
 800b772:	f002 fa49 	bl	800dc08 <RCCEx_PLL2_Config>
 800b776:	4603      	mov	r3, r0
 800b778:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b77c:	e00f      	b.n	800b79e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b77e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b782:	3328      	adds	r3, #40	; 0x28
 800b784:	2102      	movs	r1, #2
 800b786:	4618      	mov	r0, r3
 800b788:	f002 faf0 	bl	800dd6c <RCCEx_PLL3_Config>
 800b78c:	4603      	mov	r3, r0
 800b78e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b792:	e004      	b.n	800b79e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b794:	2301      	movs	r3, #1
 800b796:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b79a:	e000      	b.n	800b79e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800b79c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b79e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d10a      	bne.n	800b7bc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800b7a6:	4b98      	ldr	r3, [pc, #608]	; (800ba08 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b7a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b7aa:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800b7ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b7b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b7b4:	4a94      	ldr	r2, [pc, #592]	; (800ba08 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b7b6:	430b      	orrs	r3, r1
 800b7b8:	6513      	str	r3, [r2, #80]	; 0x50
 800b7ba:	e003      	b.n	800b7c4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7bc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b7c0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b7c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b7c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7cc:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800b7d0:	f04f 0900 	mov.w	r9, #0
 800b7d4:	ea58 0309 	orrs.w	r3, r8, r9
 800b7d8:	d047      	beq.n	800b86a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800b7da:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b7de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b7e0:	2b04      	cmp	r3, #4
 800b7e2:	d82a      	bhi.n	800b83a <HAL_RCCEx_PeriphCLKConfig+0x136>
 800b7e4:	a201      	add	r2, pc, #4	; (adr r2, 800b7ec <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800b7e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7ea:	bf00      	nop
 800b7ec:	0800b801 	.word	0x0800b801
 800b7f0:	0800b80f 	.word	0x0800b80f
 800b7f4:	0800b825 	.word	0x0800b825
 800b7f8:	0800b843 	.word	0x0800b843
 800b7fc:	0800b843 	.word	0x0800b843
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b800:	4b81      	ldr	r3, [pc, #516]	; (800ba08 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b804:	4a80      	ldr	r2, [pc, #512]	; (800ba08 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b806:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b80a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b80c:	e01a      	b.n	800b844 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b80e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b812:	3308      	adds	r3, #8
 800b814:	2100      	movs	r1, #0
 800b816:	4618      	mov	r0, r3
 800b818:	f002 f9f6 	bl	800dc08 <RCCEx_PLL2_Config>
 800b81c:	4603      	mov	r3, r0
 800b81e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b822:	e00f      	b.n	800b844 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b824:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b828:	3328      	adds	r3, #40	; 0x28
 800b82a:	2100      	movs	r1, #0
 800b82c:	4618      	mov	r0, r3
 800b82e:	f002 fa9d 	bl	800dd6c <RCCEx_PLL3_Config>
 800b832:	4603      	mov	r3, r0
 800b834:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b838:	e004      	b.n	800b844 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b83a:	2301      	movs	r3, #1
 800b83c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b840:	e000      	b.n	800b844 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800b842:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b844:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d10a      	bne.n	800b862 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b84c:	4b6e      	ldr	r3, [pc, #440]	; (800ba08 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b84e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b850:	f023 0107 	bic.w	r1, r3, #7
 800b854:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b858:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b85a:	4a6b      	ldr	r2, [pc, #428]	; (800ba08 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b85c:	430b      	orrs	r3, r1
 800b85e:	6513      	str	r3, [r2, #80]	; 0x50
 800b860:	e003      	b.n	800b86a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b862:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b866:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b86a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b86e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b872:	f402 6a80 	and.w	sl, r2, #1024	; 0x400
 800b876:	f04f 0b00 	mov.w	fp, #0
 800b87a:	ea5a 030b 	orrs.w	r3, sl, fp
 800b87e:	d05b      	beq.n	800b938 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800b880:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b884:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800b888:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800b88c:	d03b      	beq.n	800b906 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800b88e:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800b892:	d834      	bhi.n	800b8fe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800b894:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b898:	d037      	beq.n	800b90a <HAL_RCCEx_PeriphCLKConfig+0x206>
 800b89a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b89e:	d82e      	bhi.n	800b8fe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800b8a0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800b8a4:	d033      	beq.n	800b90e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800b8a6:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800b8aa:	d828      	bhi.n	800b8fe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800b8ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b8b0:	d01a      	beq.n	800b8e8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800b8b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b8b6:	d822      	bhi.n	800b8fe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d003      	beq.n	800b8c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800b8bc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b8c0:	d007      	beq.n	800b8d2 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800b8c2:	e01c      	b.n	800b8fe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b8c4:	4b50      	ldr	r3, [pc, #320]	; (800ba08 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b8c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8c8:	4a4f      	ldr	r2, [pc, #316]	; (800ba08 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b8ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b8ce:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b8d0:	e01e      	b.n	800b910 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b8d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b8d6:	3308      	adds	r3, #8
 800b8d8:	2100      	movs	r1, #0
 800b8da:	4618      	mov	r0, r3
 800b8dc:	f002 f994 	bl	800dc08 <RCCEx_PLL2_Config>
 800b8e0:	4603      	mov	r3, r0
 800b8e2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b8e6:	e013      	b.n	800b910 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b8e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b8ec:	3328      	adds	r3, #40	; 0x28
 800b8ee:	2100      	movs	r1, #0
 800b8f0:	4618      	mov	r0, r3
 800b8f2:	f002 fa3b 	bl	800dd6c <RCCEx_PLL3_Config>
 800b8f6:	4603      	mov	r3, r0
 800b8f8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b8fc:	e008      	b.n	800b910 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b8fe:	2301      	movs	r3, #1
 800b900:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b904:	e004      	b.n	800b910 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800b906:	bf00      	nop
 800b908:	e002      	b.n	800b910 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800b90a:	bf00      	nop
 800b90c:	e000      	b.n	800b910 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800b90e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b910:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b914:	2b00      	cmp	r3, #0
 800b916:	d10b      	bne.n	800b930 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800b918:	4b3b      	ldr	r3, [pc, #236]	; (800ba08 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b91a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b91c:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 800b920:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b924:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800b928:	4a37      	ldr	r2, [pc, #220]	; (800ba08 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b92a:	430b      	orrs	r3, r1
 800b92c:	6593      	str	r3, [r2, #88]	; 0x58
 800b92e:	e003      	b.n	800b938 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b930:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b934:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800b938:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b93c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b940:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800b944:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800b948:	2300      	movs	r3, #0
 800b94a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800b94e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800b952:	460b      	mov	r3, r1
 800b954:	4313      	orrs	r3, r2
 800b956:	d05d      	beq.n	800ba14 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800b958:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b95c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800b960:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800b964:	d03b      	beq.n	800b9de <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800b966:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800b96a:	d834      	bhi.n	800b9d6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800b96c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b970:	d037      	beq.n	800b9e2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800b972:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b976:	d82e      	bhi.n	800b9d6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800b978:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800b97c:	d033      	beq.n	800b9e6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800b97e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800b982:	d828      	bhi.n	800b9d6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800b984:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b988:	d01a      	beq.n	800b9c0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800b98a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b98e:	d822      	bhi.n	800b9d6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800b990:	2b00      	cmp	r3, #0
 800b992:	d003      	beq.n	800b99c <HAL_RCCEx_PeriphCLKConfig+0x298>
 800b994:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b998:	d007      	beq.n	800b9aa <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800b99a:	e01c      	b.n	800b9d6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b99c:	4b1a      	ldr	r3, [pc, #104]	; (800ba08 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b99e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9a0:	4a19      	ldr	r2, [pc, #100]	; (800ba08 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b9a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b9a6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b9a8:	e01e      	b.n	800b9e8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b9aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9ae:	3308      	adds	r3, #8
 800b9b0:	2100      	movs	r1, #0
 800b9b2:	4618      	mov	r0, r3
 800b9b4:	f002 f928 	bl	800dc08 <RCCEx_PLL2_Config>
 800b9b8:	4603      	mov	r3, r0
 800b9ba:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b9be:	e013      	b.n	800b9e8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b9c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9c4:	3328      	adds	r3, #40	; 0x28
 800b9c6:	2100      	movs	r1, #0
 800b9c8:	4618      	mov	r0, r3
 800b9ca:	f002 f9cf 	bl	800dd6c <RCCEx_PLL3_Config>
 800b9ce:	4603      	mov	r3, r0
 800b9d0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b9d4:	e008      	b.n	800b9e8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b9d6:	2301      	movs	r3, #1
 800b9d8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b9dc:	e004      	b.n	800b9e8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800b9de:	bf00      	nop
 800b9e0:	e002      	b.n	800b9e8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800b9e2:	bf00      	nop
 800b9e4:	e000      	b.n	800b9e8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800b9e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b9e8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d10d      	bne.n	800ba0c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800b9f0:	4b05      	ldr	r3, [pc, #20]	; (800ba08 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800b9f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b9f4:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 800b9f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9fc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800ba00:	4a01      	ldr	r2, [pc, #4]	; (800ba08 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800ba02:	430b      	orrs	r3, r1
 800ba04:	6593      	str	r3, [r2, #88]	; 0x58
 800ba06:	e005      	b.n	800ba14 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800ba08:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba0c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ba10:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800ba14:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba1c:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800ba20:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800ba24:	2300      	movs	r3, #0
 800ba26:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ba2a:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800ba2e:	460b      	mov	r3, r1
 800ba30:	4313      	orrs	r3, r2
 800ba32:	d03a      	beq.n	800baaa <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800ba34:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba3a:	2b30      	cmp	r3, #48	; 0x30
 800ba3c:	d01f      	beq.n	800ba7e <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800ba3e:	2b30      	cmp	r3, #48	; 0x30
 800ba40:	d819      	bhi.n	800ba76 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800ba42:	2b20      	cmp	r3, #32
 800ba44:	d00c      	beq.n	800ba60 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800ba46:	2b20      	cmp	r3, #32
 800ba48:	d815      	bhi.n	800ba76 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d019      	beq.n	800ba82 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800ba4e:	2b10      	cmp	r3, #16
 800ba50:	d111      	bne.n	800ba76 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ba52:	4baa      	ldr	r3, [pc, #680]	; (800bcfc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ba54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba56:	4aa9      	ldr	r2, [pc, #676]	; (800bcfc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ba58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ba5c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800ba5e:	e011      	b.n	800ba84 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ba60:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba64:	3308      	adds	r3, #8
 800ba66:	2102      	movs	r1, #2
 800ba68:	4618      	mov	r0, r3
 800ba6a:	f002 f8cd 	bl	800dc08 <RCCEx_PLL2_Config>
 800ba6e:	4603      	mov	r3, r0
 800ba70:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800ba74:	e006      	b.n	800ba84 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800ba76:	2301      	movs	r3, #1
 800ba78:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800ba7c:	e002      	b.n	800ba84 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800ba7e:	bf00      	nop
 800ba80:	e000      	b.n	800ba84 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800ba82:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ba84:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d10a      	bne.n	800baa2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800ba8c:	4b9b      	ldr	r3, [pc, #620]	; (800bcfc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ba8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba90:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800ba94:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba9a:	4a98      	ldr	r2, [pc, #608]	; (800bcfc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ba9c:	430b      	orrs	r3, r1
 800ba9e:	64d3      	str	r3, [r2, #76]	; 0x4c
 800baa0:	e003      	b.n	800baaa <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800baa2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800baa6:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800baaa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800baae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bab2:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800bab6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800baba:	2300      	movs	r3, #0
 800babc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800bac0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800bac4:	460b      	mov	r3, r1
 800bac6:	4313      	orrs	r3, r2
 800bac8:	d051      	beq.n	800bb6e <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800baca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bace:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bad0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bad4:	d035      	beq.n	800bb42 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800bad6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bada:	d82e      	bhi.n	800bb3a <HAL_RCCEx_PeriphCLKConfig+0x436>
 800badc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800bae0:	d031      	beq.n	800bb46 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800bae2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800bae6:	d828      	bhi.n	800bb3a <HAL_RCCEx_PeriphCLKConfig+0x436>
 800bae8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800baec:	d01a      	beq.n	800bb24 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800baee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800baf2:	d822      	bhi.n	800bb3a <HAL_RCCEx_PeriphCLKConfig+0x436>
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d003      	beq.n	800bb00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800baf8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bafc:	d007      	beq.n	800bb0e <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800bafe:	e01c      	b.n	800bb3a <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bb00:	4b7e      	ldr	r3, [pc, #504]	; (800bcfc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bb02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb04:	4a7d      	ldr	r2, [pc, #500]	; (800bcfc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bb06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bb0a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800bb0c:	e01c      	b.n	800bb48 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bb0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb12:	3308      	adds	r3, #8
 800bb14:	2100      	movs	r1, #0
 800bb16:	4618      	mov	r0, r3
 800bb18:	f002 f876 	bl	800dc08 <RCCEx_PLL2_Config>
 800bb1c:	4603      	mov	r3, r0
 800bb1e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800bb22:	e011      	b.n	800bb48 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bb24:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb28:	3328      	adds	r3, #40	; 0x28
 800bb2a:	2100      	movs	r1, #0
 800bb2c:	4618      	mov	r0, r3
 800bb2e:	f002 f91d 	bl	800dd6c <RCCEx_PLL3_Config>
 800bb32:	4603      	mov	r3, r0
 800bb34:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800bb38:	e006      	b.n	800bb48 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bb3a:	2301      	movs	r3, #1
 800bb3c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800bb40:	e002      	b.n	800bb48 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800bb42:	bf00      	nop
 800bb44:	e000      	b.n	800bb48 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800bb46:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bb48:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d10a      	bne.n	800bb66 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800bb50:	4b6a      	ldr	r3, [pc, #424]	; (800bcfc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bb52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb54:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800bb58:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bb5e:	4a67      	ldr	r2, [pc, #412]	; (800bcfc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bb60:	430b      	orrs	r3, r1
 800bb62:	6513      	str	r3, [r2, #80]	; 0x50
 800bb64:	e003      	b.n	800bb6e <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb66:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bb6a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800bb6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb76:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800bb7a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800bb7e:	2300      	movs	r3, #0
 800bb80:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800bb84:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800bb88:	460b      	mov	r3, r1
 800bb8a:	4313      	orrs	r3, r2
 800bb8c:	d053      	beq.n	800bc36 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800bb8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bb94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800bb98:	d033      	beq.n	800bc02 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800bb9a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800bb9e:	d82c      	bhi.n	800bbfa <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800bba0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800bba4:	d02f      	beq.n	800bc06 <HAL_RCCEx_PeriphCLKConfig+0x502>
 800bba6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800bbaa:	d826      	bhi.n	800bbfa <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800bbac:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800bbb0:	d02b      	beq.n	800bc0a <HAL_RCCEx_PeriphCLKConfig+0x506>
 800bbb2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800bbb6:	d820      	bhi.n	800bbfa <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800bbb8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bbbc:	d012      	beq.n	800bbe4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800bbbe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bbc2:	d81a      	bhi.n	800bbfa <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d022      	beq.n	800bc0e <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800bbc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bbcc:	d115      	bne.n	800bbfa <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bbce:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bbd2:	3308      	adds	r3, #8
 800bbd4:	2101      	movs	r1, #1
 800bbd6:	4618      	mov	r0, r3
 800bbd8:	f002 f816 	bl	800dc08 <RCCEx_PLL2_Config>
 800bbdc:	4603      	mov	r3, r0
 800bbde:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800bbe2:	e015      	b.n	800bc10 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bbe4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bbe8:	3328      	adds	r3, #40	; 0x28
 800bbea:	2101      	movs	r1, #1
 800bbec:	4618      	mov	r0, r3
 800bbee:	f002 f8bd 	bl	800dd6c <RCCEx_PLL3_Config>
 800bbf2:	4603      	mov	r3, r0
 800bbf4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800bbf8:	e00a      	b.n	800bc10 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bbfa:	2301      	movs	r3, #1
 800bbfc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800bc00:	e006      	b.n	800bc10 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800bc02:	bf00      	nop
 800bc04:	e004      	b.n	800bc10 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800bc06:	bf00      	nop
 800bc08:	e002      	b.n	800bc10 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800bc0a:	bf00      	nop
 800bc0c:	e000      	b.n	800bc10 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800bc0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bc10:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d10a      	bne.n	800bc2e <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800bc18:	4b38      	ldr	r3, [pc, #224]	; (800bcfc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bc1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bc1c:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800bc20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bc26:	4a35      	ldr	r2, [pc, #212]	; (800bcfc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bc28:	430b      	orrs	r3, r1
 800bc2a:	6513      	str	r3, [r2, #80]	; 0x50
 800bc2c:	e003      	b.n	800bc36 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc2e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bc32:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800bc36:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc3e:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800bc42:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800bc46:	2300      	movs	r3, #0
 800bc48:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800bc4c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800bc50:	460b      	mov	r3, r1
 800bc52:	4313      	orrs	r3, r2
 800bc54:	d058      	beq.n	800bd08 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800bc56:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc5a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800bc5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800bc62:	d033      	beq.n	800bccc <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800bc64:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800bc68:	d82c      	bhi.n	800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800bc6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bc6e:	d02f      	beq.n	800bcd0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800bc70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bc74:	d826      	bhi.n	800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800bc76:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800bc7a:	d02b      	beq.n	800bcd4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800bc7c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800bc80:	d820      	bhi.n	800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800bc82:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bc86:	d012      	beq.n	800bcae <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800bc88:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bc8c:	d81a      	bhi.n	800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d022      	beq.n	800bcd8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800bc92:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bc96:	d115      	bne.n	800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bc98:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc9c:	3308      	adds	r3, #8
 800bc9e:	2101      	movs	r1, #1
 800bca0:	4618      	mov	r0, r3
 800bca2:	f001 ffb1 	bl	800dc08 <RCCEx_PLL2_Config>
 800bca6:	4603      	mov	r3, r0
 800bca8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800bcac:	e015      	b.n	800bcda <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bcae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bcb2:	3328      	adds	r3, #40	; 0x28
 800bcb4:	2101      	movs	r1, #1
 800bcb6:	4618      	mov	r0, r3
 800bcb8:	f002 f858 	bl	800dd6c <RCCEx_PLL3_Config>
 800bcbc:	4603      	mov	r3, r0
 800bcbe:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800bcc2:	e00a      	b.n	800bcda <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800bcc4:	2301      	movs	r3, #1
 800bcc6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800bcca:	e006      	b.n	800bcda <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800bccc:	bf00      	nop
 800bcce:	e004      	b.n	800bcda <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800bcd0:	bf00      	nop
 800bcd2:	e002      	b.n	800bcda <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800bcd4:	bf00      	nop
 800bcd6:	e000      	b.n	800bcda <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800bcd8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bcda:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d10e      	bne.n	800bd00 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800bce2:	4b06      	ldr	r3, [pc, #24]	; (800bcfc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bce4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bce6:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800bcea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bcee:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800bcf2:	4a02      	ldr	r2, [pc, #8]	; (800bcfc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800bcf4:	430b      	orrs	r3, r1
 800bcf6:	6593      	str	r3, [r2, #88]	; 0x58
 800bcf8:	e006      	b.n	800bd08 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800bcfa:	bf00      	nop
 800bcfc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd00:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bd04:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800bd08:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd10:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800bd14:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800bd18:	2300      	movs	r3, #0
 800bd1a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800bd1e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800bd22:	460b      	mov	r3, r1
 800bd24:	4313      	orrs	r3, r2
 800bd26:	d037      	beq.n	800bd98 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800bd28:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bd2e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bd32:	d00e      	beq.n	800bd52 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800bd34:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bd38:	d816      	bhi.n	800bd68 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d018      	beq.n	800bd70 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800bd3e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bd42:	d111      	bne.n	800bd68 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bd44:	4bc4      	ldr	r3, [pc, #784]	; (800c058 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bd46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd48:	4ac3      	ldr	r2, [pc, #780]	; (800c058 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bd4a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bd4e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800bd50:	e00f      	b.n	800bd72 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bd52:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd56:	3308      	adds	r3, #8
 800bd58:	2101      	movs	r1, #1
 800bd5a:	4618      	mov	r0, r3
 800bd5c:	f001 ff54 	bl	800dc08 <RCCEx_PLL2_Config>
 800bd60:	4603      	mov	r3, r0
 800bd62:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800bd66:	e004      	b.n	800bd72 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bd68:	2301      	movs	r3, #1
 800bd6a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800bd6e:	e000      	b.n	800bd72 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800bd70:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bd72:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d10a      	bne.n	800bd90 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800bd7a:	4bb7      	ldr	r3, [pc, #732]	; (800c058 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bd7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd7e:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800bd82:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bd88:	4ab3      	ldr	r2, [pc, #716]	; (800c058 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bd8a:	430b      	orrs	r3, r1
 800bd8c:	6513      	str	r3, [r2, #80]	; 0x50
 800bd8e:	e003      	b.n	800bd98 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd90:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bd94:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800bd98:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bda0:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800bda4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800bda8:	2300      	movs	r3, #0
 800bdaa:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800bdae:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800bdb2:	460b      	mov	r3, r1
 800bdb4:	4313      	orrs	r3, r2
 800bdb6:	d039      	beq.n	800be2c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800bdb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bdbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bdbe:	2b03      	cmp	r3, #3
 800bdc0:	d81c      	bhi.n	800bdfc <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800bdc2:	a201      	add	r2, pc, #4	; (adr r2, 800bdc8 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800bdc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdc8:	0800be05 	.word	0x0800be05
 800bdcc:	0800bdd9 	.word	0x0800bdd9
 800bdd0:	0800bde7 	.word	0x0800bde7
 800bdd4:	0800be05 	.word	0x0800be05
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bdd8:	4b9f      	ldr	r3, [pc, #636]	; (800c058 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bdda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bddc:	4a9e      	ldr	r2, [pc, #632]	; (800c058 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bdde:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bde2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800bde4:	e00f      	b.n	800be06 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bde6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bdea:	3308      	adds	r3, #8
 800bdec:	2102      	movs	r1, #2
 800bdee:	4618      	mov	r0, r3
 800bdf0:	f001 ff0a 	bl	800dc08 <RCCEx_PLL2_Config>
 800bdf4:	4603      	mov	r3, r0
 800bdf6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800bdfa:	e004      	b.n	800be06 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800bdfc:	2301      	movs	r3, #1
 800bdfe:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800be02:	e000      	b.n	800be06 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800be04:	bf00      	nop
    }

    if (ret == HAL_OK)
 800be06:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d10a      	bne.n	800be24 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800be0e:	4b92      	ldr	r3, [pc, #584]	; (800c058 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800be10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800be12:	f023 0103 	bic.w	r1, r3, #3
 800be16:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800be1c:	4a8e      	ldr	r2, [pc, #568]	; (800c058 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800be1e:	430b      	orrs	r3, r1
 800be20:	64d3      	str	r3, [r2, #76]	; 0x4c
 800be22:	e003      	b.n	800be2c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800be24:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800be28:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800be2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be34:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800be38:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800be3c:	2300      	movs	r3, #0
 800be3e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800be42:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800be46:	460b      	mov	r3, r1
 800be48:	4313      	orrs	r3, r2
 800be4a:	f000 8099 	beq.w	800bf80 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800be4e:	4b83      	ldr	r3, [pc, #524]	; (800c05c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	4a82      	ldr	r2, [pc, #520]	; (800c05c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800be54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800be58:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800be5a:	f7f8 f91b 	bl	8004094 <HAL_GetTick>
 800be5e:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800be62:	e00b      	b.n	800be7c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800be64:	f7f8 f916 	bl	8004094 <HAL_GetTick>
 800be68:	4602      	mov	r2, r0
 800be6a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800be6e:	1ad3      	subs	r3, r2, r3
 800be70:	2b64      	cmp	r3, #100	; 0x64
 800be72:	d903      	bls.n	800be7c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800be74:	2303      	movs	r3, #3
 800be76:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800be7a:	e005      	b.n	800be88 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800be7c:	4b77      	ldr	r3, [pc, #476]	; (800c05c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800be84:	2b00      	cmp	r3, #0
 800be86:	d0ed      	beq.n	800be64 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800be88:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d173      	bne.n	800bf78 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800be90:	4b71      	ldr	r3, [pc, #452]	; (800c058 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800be92:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800be94:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be98:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800be9c:	4053      	eors	r3, r2
 800be9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d015      	beq.n	800bed2 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800bea6:	4b6c      	ldr	r3, [pc, #432]	; (800c058 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bea8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800beaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800beae:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800beb2:	4b69      	ldr	r3, [pc, #420]	; (800c058 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800beb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800beb6:	4a68      	ldr	r2, [pc, #416]	; (800c058 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800beb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bebc:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800bebe:	4b66      	ldr	r3, [pc, #408]	; (800c058 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bec0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bec2:	4a65      	ldr	r2, [pc, #404]	; (800c058 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bec4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bec8:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800beca:	4a63      	ldr	r2, [pc, #396]	; (800c058 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800becc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bed0:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800bed2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bed6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800beda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bede:	d118      	bne.n	800bf12 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bee0:	f7f8 f8d8 	bl	8004094 <HAL_GetTick>
 800bee4:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bee8:	e00d      	b.n	800bf06 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800beea:	f7f8 f8d3 	bl	8004094 <HAL_GetTick>
 800beee:	4602      	mov	r2, r0
 800bef0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800bef4:	1ad2      	subs	r2, r2, r3
 800bef6:	f241 3388 	movw	r3, #5000	; 0x1388
 800befa:	429a      	cmp	r2, r3
 800befc:	d903      	bls.n	800bf06 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800befe:	2303      	movs	r3, #3
 800bf00:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
            break;
 800bf04:	e005      	b.n	800bf12 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bf06:	4b54      	ldr	r3, [pc, #336]	; (800c058 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bf08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bf0a:	f003 0302 	and.w	r3, r3, #2
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d0eb      	beq.n	800beea <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800bf12:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d129      	bne.n	800bf6e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bf1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf1e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800bf22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bf26:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bf2a:	d10e      	bne.n	800bf4a <HAL_RCCEx_PeriphCLKConfig+0x846>
 800bf2c:	4b4a      	ldr	r3, [pc, #296]	; (800c058 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bf2e:	691b      	ldr	r3, [r3, #16]
 800bf30:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800bf34:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf38:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800bf3c:	091a      	lsrs	r2, r3, #4
 800bf3e:	4b48      	ldr	r3, [pc, #288]	; (800c060 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800bf40:	4013      	ands	r3, r2
 800bf42:	4a45      	ldr	r2, [pc, #276]	; (800c058 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bf44:	430b      	orrs	r3, r1
 800bf46:	6113      	str	r3, [r2, #16]
 800bf48:	e005      	b.n	800bf56 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800bf4a:	4b43      	ldr	r3, [pc, #268]	; (800c058 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bf4c:	691b      	ldr	r3, [r3, #16]
 800bf4e:	4a42      	ldr	r2, [pc, #264]	; (800c058 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bf50:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800bf54:	6113      	str	r3, [r2, #16]
 800bf56:	4b40      	ldr	r3, [pc, #256]	; (800c058 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bf58:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800bf5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf5e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800bf62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bf66:	4a3c      	ldr	r2, [pc, #240]	; (800c058 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800bf68:	430b      	orrs	r3, r1
 800bf6a:	6713      	str	r3, [r2, #112]	; 0x70
 800bf6c:	e008      	b.n	800bf80 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800bf6e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bf72:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
 800bf76:	e003      	b.n	800bf80 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bf78:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bf7c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800bf80:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf88:	f002 0301 	and.w	r3, r2, #1
 800bf8c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800bf90:	2300      	movs	r3, #0
 800bf92:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800bf96:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800bf9a:	460b      	mov	r3, r1
 800bf9c:	4313      	orrs	r3, r2
 800bf9e:	f000 808f 	beq.w	800c0c0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800bfa2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bfa6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bfa8:	2b28      	cmp	r3, #40	; 0x28
 800bfaa:	d871      	bhi.n	800c090 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800bfac:	a201      	add	r2, pc, #4	; (adr r2, 800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800bfae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfb2:	bf00      	nop
 800bfb4:	0800c099 	.word	0x0800c099
 800bfb8:	0800c091 	.word	0x0800c091
 800bfbc:	0800c091 	.word	0x0800c091
 800bfc0:	0800c091 	.word	0x0800c091
 800bfc4:	0800c091 	.word	0x0800c091
 800bfc8:	0800c091 	.word	0x0800c091
 800bfcc:	0800c091 	.word	0x0800c091
 800bfd0:	0800c091 	.word	0x0800c091
 800bfd4:	0800c065 	.word	0x0800c065
 800bfd8:	0800c091 	.word	0x0800c091
 800bfdc:	0800c091 	.word	0x0800c091
 800bfe0:	0800c091 	.word	0x0800c091
 800bfe4:	0800c091 	.word	0x0800c091
 800bfe8:	0800c091 	.word	0x0800c091
 800bfec:	0800c091 	.word	0x0800c091
 800bff0:	0800c091 	.word	0x0800c091
 800bff4:	0800c07b 	.word	0x0800c07b
 800bff8:	0800c091 	.word	0x0800c091
 800bffc:	0800c091 	.word	0x0800c091
 800c000:	0800c091 	.word	0x0800c091
 800c004:	0800c091 	.word	0x0800c091
 800c008:	0800c091 	.word	0x0800c091
 800c00c:	0800c091 	.word	0x0800c091
 800c010:	0800c091 	.word	0x0800c091
 800c014:	0800c099 	.word	0x0800c099
 800c018:	0800c091 	.word	0x0800c091
 800c01c:	0800c091 	.word	0x0800c091
 800c020:	0800c091 	.word	0x0800c091
 800c024:	0800c091 	.word	0x0800c091
 800c028:	0800c091 	.word	0x0800c091
 800c02c:	0800c091 	.word	0x0800c091
 800c030:	0800c091 	.word	0x0800c091
 800c034:	0800c099 	.word	0x0800c099
 800c038:	0800c091 	.word	0x0800c091
 800c03c:	0800c091 	.word	0x0800c091
 800c040:	0800c091 	.word	0x0800c091
 800c044:	0800c091 	.word	0x0800c091
 800c048:	0800c091 	.word	0x0800c091
 800c04c:	0800c091 	.word	0x0800c091
 800c050:	0800c091 	.word	0x0800c091
 800c054:	0800c099 	.word	0x0800c099
 800c058:	58024400 	.word	0x58024400
 800c05c:	58024800 	.word	0x58024800
 800c060:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c064:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c068:	3308      	adds	r3, #8
 800c06a:	2101      	movs	r1, #1
 800c06c:	4618      	mov	r0, r3
 800c06e:	f001 fdcb 	bl	800dc08 <RCCEx_PLL2_Config>
 800c072:	4603      	mov	r3, r0
 800c074:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800c078:	e00f      	b.n	800c09a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c07a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c07e:	3328      	adds	r3, #40	; 0x28
 800c080:	2101      	movs	r1, #1
 800c082:	4618      	mov	r0, r3
 800c084:	f001 fe72 	bl	800dd6c <RCCEx_PLL3_Config>
 800c088:	4603      	mov	r3, r0
 800c08a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800c08e:	e004      	b.n	800c09a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c090:	2301      	movs	r3, #1
 800c092:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c096:	e000      	b.n	800c09a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800c098:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c09a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d10a      	bne.n	800c0b8 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800c0a2:	4bbf      	ldr	r3, [pc, #764]	; (800c3a0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c0a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c0a6:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800c0aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c0ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c0b0:	4abb      	ldr	r2, [pc, #748]	; (800c3a0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c0b2:	430b      	orrs	r3, r1
 800c0b4:	6553      	str	r3, [r2, #84]	; 0x54
 800c0b6:	e003      	b.n	800c0c0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c0b8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c0bc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800c0c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c0c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0c8:	f002 0302 	and.w	r3, r2, #2
 800c0cc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c0d6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800c0da:	460b      	mov	r3, r1
 800c0dc:	4313      	orrs	r3, r2
 800c0de:	d041      	beq.n	800c164 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800c0e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c0e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c0e6:	2b05      	cmp	r3, #5
 800c0e8:	d824      	bhi.n	800c134 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800c0ea:	a201      	add	r2, pc, #4	; (adr r2, 800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800c0ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0f0:	0800c13d 	.word	0x0800c13d
 800c0f4:	0800c109 	.word	0x0800c109
 800c0f8:	0800c11f 	.word	0x0800c11f
 800c0fc:	0800c13d 	.word	0x0800c13d
 800c100:	0800c13d 	.word	0x0800c13d
 800c104:	0800c13d 	.word	0x0800c13d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c108:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c10c:	3308      	adds	r3, #8
 800c10e:	2101      	movs	r1, #1
 800c110:	4618      	mov	r0, r3
 800c112:	f001 fd79 	bl	800dc08 <RCCEx_PLL2_Config>
 800c116:	4603      	mov	r3, r0
 800c118:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800c11c:	e00f      	b.n	800c13e <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c11e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c122:	3328      	adds	r3, #40	; 0x28
 800c124:	2101      	movs	r1, #1
 800c126:	4618      	mov	r0, r3
 800c128:	f001 fe20 	bl	800dd6c <RCCEx_PLL3_Config>
 800c12c:	4603      	mov	r3, r0
 800c12e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800c132:	e004      	b.n	800c13e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c134:	2301      	movs	r3, #1
 800c136:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c13a:	e000      	b.n	800c13e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800c13c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c13e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c142:	2b00      	cmp	r3, #0
 800c144:	d10a      	bne.n	800c15c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800c146:	4b96      	ldr	r3, [pc, #600]	; (800c3a0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c148:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c14a:	f023 0107 	bic.w	r1, r3, #7
 800c14e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c152:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c154:	4a92      	ldr	r2, [pc, #584]	; (800c3a0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c156:	430b      	orrs	r3, r1
 800c158:	6553      	str	r3, [r2, #84]	; 0x54
 800c15a:	e003      	b.n	800c164 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c15c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c160:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c164:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c16c:	f002 0304 	and.w	r3, r2, #4
 800c170:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800c174:	2300      	movs	r3, #0
 800c176:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c17a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800c17e:	460b      	mov	r3, r1
 800c180:	4313      	orrs	r3, r2
 800c182:	d044      	beq.n	800c20e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800c184:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c188:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c18c:	2b05      	cmp	r3, #5
 800c18e:	d825      	bhi.n	800c1dc <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800c190:	a201      	add	r2, pc, #4	; (adr r2, 800c198 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800c192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c196:	bf00      	nop
 800c198:	0800c1e5 	.word	0x0800c1e5
 800c19c:	0800c1b1 	.word	0x0800c1b1
 800c1a0:	0800c1c7 	.word	0x0800c1c7
 800c1a4:	0800c1e5 	.word	0x0800c1e5
 800c1a8:	0800c1e5 	.word	0x0800c1e5
 800c1ac:	0800c1e5 	.word	0x0800c1e5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c1b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c1b4:	3308      	adds	r3, #8
 800c1b6:	2101      	movs	r1, #1
 800c1b8:	4618      	mov	r0, r3
 800c1ba:	f001 fd25 	bl	800dc08 <RCCEx_PLL2_Config>
 800c1be:	4603      	mov	r3, r0
 800c1c0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800c1c4:	e00f      	b.n	800c1e6 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c1c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c1ca:	3328      	adds	r3, #40	; 0x28
 800c1cc:	2101      	movs	r1, #1
 800c1ce:	4618      	mov	r0, r3
 800c1d0:	f001 fdcc 	bl	800dd6c <RCCEx_PLL3_Config>
 800c1d4:	4603      	mov	r3, r0
 800c1d6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800c1da:	e004      	b.n	800c1e6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c1dc:	2301      	movs	r3, #1
 800c1de:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c1e2:	e000      	b.n	800c1e6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800c1e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c1e6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d10b      	bne.n	800c206 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c1ee:	4b6c      	ldr	r3, [pc, #432]	; (800c3a0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c1f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c1f2:	f023 0107 	bic.w	r1, r3, #7
 800c1f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c1fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c1fe:	4a68      	ldr	r2, [pc, #416]	; (800c3a0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c200:	430b      	orrs	r3, r1
 800c202:	6593      	str	r3, [r2, #88]	; 0x58
 800c204:	e003      	b.n	800c20e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c206:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c20a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c20e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c212:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c216:	f002 0320 	and.w	r3, r2, #32
 800c21a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800c21e:	2300      	movs	r3, #0
 800c220:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800c224:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800c228:	460b      	mov	r3, r1
 800c22a:	4313      	orrs	r3, r2
 800c22c:	d055      	beq.n	800c2da <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800c22e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c232:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c236:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c23a:	d033      	beq.n	800c2a4 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800c23c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c240:	d82c      	bhi.n	800c29c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800c242:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c246:	d02f      	beq.n	800c2a8 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800c248:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c24c:	d826      	bhi.n	800c29c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800c24e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c252:	d02b      	beq.n	800c2ac <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800c254:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c258:	d820      	bhi.n	800c29c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800c25a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c25e:	d012      	beq.n	800c286 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800c260:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c264:	d81a      	bhi.n	800c29c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800c266:	2b00      	cmp	r3, #0
 800c268:	d022      	beq.n	800c2b0 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800c26a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c26e:	d115      	bne.n	800c29c <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c270:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c274:	3308      	adds	r3, #8
 800c276:	2100      	movs	r1, #0
 800c278:	4618      	mov	r0, r3
 800c27a:	f001 fcc5 	bl	800dc08 <RCCEx_PLL2_Config>
 800c27e:	4603      	mov	r3, r0
 800c280:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800c284:	e015      	b.n	800c2b2 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c286:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c28a:	3328      	adds	r3, #40	; 0x28
 800c28c:	2102      	movs	r1, #2
 800c28e:	4618      	mov	r0, r3
 800c290:	f001 fd6c 	bl	800dd6c <RCCEx_PLL3_Config>
 800c294:	4603      	mov	r3, r0
 800c296:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800c29a:	e00a      	b.n	800c2b2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c29c:	2301      	movs	r3, #1
 800c29e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c2a2:	e006      	b.n	800c2b2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800c2a4:	bf00      	nop
 800c2a6:	e004      	b.n	800c2b2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800c2a8:	bf00      	nop
 800c2aa:	e002      	b.n	800c2b2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800c2ac:	bf00      	nop
 800c2ae:	e000      	b.n	800c2b2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800c2b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c2b2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d10b      	bne.n	800c2d2 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c2ba:	4b39      	ldr	r3, [pc, #228]	; (800c3a0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c2bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2be:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800c2c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c2c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c2ca:	4a35      	ldr	r2, [pc, #212]	; (800c3a0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c2cc:	430b      	orrs	r3, r1
 800c2ce:	6553      	str	r3, [r2, #84]	; 0x54
 800c2d0:	e003      	b.n	800c2da <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c2d2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c2d6:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800c2da:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c2de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2e2:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800c2e6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800c2ea:	2300      	movs	r3, #0
 800c2ec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c2f0:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800c2f4:	460b      	mov	r3, r1
 800c2f6:	4313      	orrs	r3, r2
 800c2f8:	d058      	beq.n	800c3ac <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800c2fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c2fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c302:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800c306:	d033      	beq.n	800c370 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800c308:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800c30c:	d82c      	bhi.n	800c368 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800c30e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c312:	d02f      	beq.n	800c374 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800c314:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c318:	d826      	bhi.n	800c368 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800c31a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c31e:	d02b      	beq.n	800c378 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800c320:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c324:	d820      	bhi.n	800c368 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800c326:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c32a:	d012      	beq.n	800c352 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800c32c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c330:	d81a      	bhi.n	800c368 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800c332:	2b00      	cmp	r3, #0
 800c334:	d022      	beq.n	800c37c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800c336:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c33a:	d115      	bne.n	800c368 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c33c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c340:	3308      	adds	r3, #8
 800c342:	2100      	movs	r1, #0
 800c344:	4618      	mov	r0, r3
 800c346:	f001 fc5f 	bl	800dc08 <RCCEx_PLL2_Config>
 800c34a:	4603      	mov	r3, r0
 800c34c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800c350:	e015      	b.n	800c37e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c352:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c356:	3328      	adds	r3, #40	; 0x28
 800c358:	2102      	movs	r1, #2
 800c35a:	4618      	mov	r0, r3
 800c35c:	f001 fd06 	bl	800dd6c <RCCEx_PLL3_Config>
 800c360:	4603      	mov	r3, r0
 800c362:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800c366:	e00a      	b.n	800c37e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c368:	2301      	movs	r3, #1
 800c36a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c36e:	e006      	b.n	800c37e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800c370:	bf00      	nop
 800c372:	e004      	b.n	800c37e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800c374:	bf00      	nop
 800c376:	e002      	b.n	800c37e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800c378:	bf00      	nop
 800c37a:	e000      	b.n	800c37e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800c37c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c37e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c382:	2b00      	cmp	r3, #0
 800c384:	d10e      	bne.n	800c3a4 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c386:	4b06      	ldr	r3, [pc, #24]	; (800c3a0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c388:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c38a:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800c38e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c392:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c396:	4a02      	ldr	r2, [pc, #8]	; (800c3a0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800c398:	430b      	orrs	r3, r1
 800c39a:	6593      	str	r3, [r2, #88]	; 0x58
 800c39c:	e006      	b.n	800c3ac <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800c39e:	bf00      	nop
 800c3a0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c3a4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c3a8:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800c3ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c3b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3b4:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800c3b8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800c3bc:	2300      	movs	r3, #0
 800c3be:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800c3c2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800c3c6:	460b      	mov	r3, r1
 800c3c8:	4313      	orrs	r3, r2
 800c3ca:	d055      	beq.n	800c478 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800c3cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c3d0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c3d4:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800c3d8:	d033      	beq.n	800c442 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800c3da:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800c3de:	d82c      	bhi.n	800c43a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800c3e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c3e4:	d02f      	beq.n	800c446 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800c3e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c3ea:	d826      	bhi.n	800c43a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800c3ec:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800c3f0:	d02b      	beq.n	800c44a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800c3f2:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800c3f6:	d820      	bhi.n	800c43a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800c3f8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c3fc:	d012      	beq.n	800c424 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800c3fe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c402:	d81a      	bhi.n	800c43a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800c404:	2b00      	cmp	r3, #0
 800c406:	d022      	beq.n	800c44e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800c408:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c40c:	d115      	bne.n	800c43a <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c40e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c412:	3308      	adds	r3, #8
 800c414:	2100      	movs	r1, #0
 800c416:	4618      	mov	r0, r3
 800c418:	f001 fbf6 	bl	800dc08 <RCCEx_PLL2_Config>
 800c41c:	4603      	mov	r3, r0
 800c41e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800c422:	e015      	b.n	800c450 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c424:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c428:	3328      	adds	r3, #40	; 0x28
 800c42a:	2102      	movs	r1, #2
 800c42c:	4618      	mov	r0, r3
 800c42e:	f001 fc9d 	bl	800dd6c <RCCEx_PLL3_Config>
 800c432:	4603      	mov	r3, r0
 800c434:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800c438:	e00a      	b.n	800c450 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c43a:	2301      	movs	r3, #1
 800c43c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c440:	e006      	b.n	800c450 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800c442:	bf00      	nop
 800c444:	e004      	b.n	800c450 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800c446:	bf00      	nop
 800c448:	e002      	b.n	800c450 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800c44a:	bf00      	nop
 800c44c:	e000      	b.n	800c450 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800c44e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c450:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c454:	2b00      	cmp	r3, #0
 800c456:	d10b      	bne.n	800c470 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800c458:	4ba0      	ldr	r3, [pc, #640]	; (800c6dc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c45a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c45c:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800c460:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c464:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c468:	4a9c      	ldr	r2, [pc, #624]	; (800c6dc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c46a:	430b      	orrs	r3, r1
 800c46c:	6593      	str	r3, [r2, #88]	; 0x58
 800c46e:	e003      	b.n	800c478 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c470:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c474:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800c478:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c47c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c480:	f002 0308 	and.w	r3, r2, #8
 800c484:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800c488:	2300      	movs	r3, #0
 800c48a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800c48e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800c492:	460b      	mov	r3, r1
 800c494:	4313      	orrs	r3, r2
 800c496:	d01e      	beq.n	800c4d6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800c498:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c49c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c4a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c4a4:	d10c      	bne.n	800c4c0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c4a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c4aa:	3328      	adds	r3, #40	; 0x28
 800c4ac:	2102      	movs	r1, #2
 800c4ae:	4618      	mov	r0, r3
 800c4b0:	f001 fc5c 	bl	800dd6c <RCCEx_PLL3_Config>
 800c4b4:	4603      	mov	r3, r0
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d002      	beq.n	800c4c0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800c4ba:	2301      	movs	r3, #1
 800c4bc:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800c4c0:	4b86      	ldr	r3, [pc, #536]	; (800c6dc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c4c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c4c4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800c4c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c4cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c4d0:	4a82      	ldr	r2, [pc, #520]	; (800c6dc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c4d2:	430b      	orrs	r3, r1
 800c4d4:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c4d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c4da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4de:	f002 0310 	and.w	r3, r2, #16
 800c4e2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800c4e6:	2300      	movs	r3, #0
 800c4e8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800c4ec:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800c4f0:	460b      	mov	r3, r1
 800c4f2:	4313      	orrs	r3, r2
 800c4f4:	d01e      	beq.n	800c534 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800c4f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c4fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c4fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c502:	d10c      	bne.n	800c51e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c504:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c508:	3328      	adds	r3, #40	; 0x28
 800c50a:	2102      	movs	r1, #2
 800c50c:	4618      	mov	r0, r3
 800c50e:	f001 fc2d 	bl	800dd6c <RCCEx_PLL3_Config>
 800c512:	4603      	mov	r3, r0
 800c514:	2b00      	cmp	r3, #0
 800c516:	d002      	beq.n	800c51e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800c518:	2301      	movs	r3, #1
 800c51a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c51e:	4b6f      	ldr	r3, [pc, #444]	; (800c6dc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c520:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c522:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800c526:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c52a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c52e:	4a6b      	ldr	r2, [pc, #428]	; (800c6dc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c530:	430b      	orrs	r3, r1
 800c532:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c534:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c53c:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800c540:	67bb      	str	r3, [r7, #120]	; 0x78
 800c542:	2300      	movs	r3, #0
 800c544:	67fb      	str	r3, [r7, #124]	; 0x7c
 800c546:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800c54a:	460b      	mov	r3, r1
 800c54c:	4313      	orrs	r3, r2
 800c54e:	d03e      	beq.n	800c5ce <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800c550:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c554:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800c558:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c55c:	d022      	beq.n	800c5a4 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800c55e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c562:	d81b      	bhi.n	800c59c <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800c564:	2b00      	cmp	r3, #0
 800c566:	d003      	beq.n	800c570 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800c568:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c56c:	d00b      	beq.n	800c586 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800c56e:	e015      	b.n	800c59c <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c570:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c574:	3308      	adds	r3, #8
 800c576:	2100      	movs	r1, #0
 800c578:	4618      	mov	r0, r3
 800c57a:	f001 fb45 	bl	800dc08 <RCCEx_PLL2_Config>
 800c57e:	4603      	mov	r3, r0
 800c580:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c584:	e00f      	b.n	800c5a6 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c586:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c58a:	3328      	adds	r3, #40	; 0x28
 800c58c:	2102      	movs	r1, #2
 800c58e:	4618      	mov	r0, r3
 800c590:	f001 fbec 	bl	800dd6c <RCCEx_PLL3_Config>
 800c594:	4603      	mov	r3, r0
 800c596:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c59a:	e004      	b.n	800c5a6 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c59c:	2301      	movs	r3, #1
 800c59e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c5a2:	e000      	b.n	800c5a6 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800c5a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c5a6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d10b      	bne.n	800c5c6 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c5ae:	4b4b      	ldr	r3, [pc, #300]	; (800c6dc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c5b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c5b2:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800c5b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c5ba:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800c5be:	4a47      	ldr	r2, [pc, #284]	; (800c6dc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c5c0:	430b      	orrs	r3, r1
 800c5c2:	6593      	str	r3, [r2, #88]	; 0x58
 800c5c4:	e003      	b.n	800c5ce <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c5c6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c5ca:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c5ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c5d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5d6:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800c5da:	673b      	str	r3, [r7, #112]	; 0x70
 800c5dc:	2300      	movs	r3, #0
 800c5de:	677b      	str	r3, [r7, #116]	; 0x74
 800c5e0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800c5e4:	460b      	mov	r3, r1
 800c5e6:	4313      	orrs	r3, r2
 800c5e8:	d03b      	beq.n	800c662 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800c5ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c5ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c5f2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c5f6:	d01f      	beq.n	800c638 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800c5f8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c5fc:	d818      	bhi.n	800c630 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800c5fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c602:	d003      	beq.n	800c60c <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800c604:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c608:	d007      	beq.n	800c61a <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800c60a:	e011      	b.n	800c630 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c60c:	4b33      	ldr	r3, [pc, #204]	; (800c6dc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c60e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c610:	4a32      	ldr	r2, [pc, #200]	; (800c6dc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c612:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c616:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800c618:	e00f      	b.n	800c63a <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c61a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c61e:	3328      	adds	r3, #40	; 0x28
 800c620:	2101      	movs	r1, #1
 800c622:	4618      	mov	r0, r3
 800c624:	f001 fba2 	bl	800dd6c <RCCEx_PLL3_Config>
 800c628:	4603      	mov	r3, r0
 800c62a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800c62e:	e004      	b.n	800c63a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c630:	2301      	movs	r3, #1
 800c632:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c636:	e000      	b.n	800c63a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800c638:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c63a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d10b      	bne.n	800c65a <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c642:	4b26      	ldr	r3, [pc, #152]	; (800c6dc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c644:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c646:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800c64a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c64e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c652:	4a22      	ldr	r2, [pc, #136]	; (800c6dc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c654:	430b      	orrs	r3, r1
 800c656:	6553      	str	r3, [r2, #84]	; 0x54
 800c658:	e003      	b.n	800c662 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c65a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c65e:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800c662:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c66a:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800c66e:	66bb      	str	r3, [r7, #104]	; 0x68
 800c670:	2300      	movs	r3, #0
 800c672:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c674:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800c678:	460b      	mov	r3, r1
 800c67a:	4313      	orrs	r3, r2
 800c67c:	d034      	beq.n	800c6e8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800c67e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c682:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c684:	2b00      	cmp	r3, #0
 800c686:	d003      	beq.n	800c690 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800c688:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c68c:	d007      	beq.n	800c69e <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800c68e:	e011      	b.n	800c6b4 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c690:	4b12      	ldr	r3, [pc, #72]	; (800c6dc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c694:	4a11      	ldr	r2, [pc, #68]	; (800c6dc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c696:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c69a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c69c:	e00e      	b.n	800c6bc <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c69e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c6a2:	3308      	adds	r3, #8
 800c6a4:	2102      	movs	r1, #2
 800c6a6:	4618      	mov	r0, r3
 800c6a8:	f001 faae 	bl	800dc08 <RCCEx_PLL2_Config>
 800c6ac:	4603      	mov	r3, r0
 800c6ae:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c6b2:	e003      	b.n	800c6bc <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800c6b4:	2301      	movs	r3, #1
 800c6b6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c6ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c6bc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d10d      	bne.n	800c6e0 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800c6c4:	4b05      	ldr	r3, [pc, #20]	; (800c6dc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c6c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c6c8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c6cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c6d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c6d2:	4a02      	ldr	r2, [pc, #8]	; (800c6dc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800c6d4:	430b      	orrs	r3, r1
 800c6d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c6d8:	e006      	b.n	800c6e8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800c6da:	bf00      	nop
 800c6dc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c6e0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c6e4:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c6e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c6ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6f0:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800c6f4:	663b      	str	r3, [r7, #96]	; 0x60
 800c6f6:	2300      	movs	r3, #0
 800c6f8:	667b      	str	r3, [r7, #100]	; 0x64
 800c6fa:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800c6fe:	460b      	mov	r3, r1
 800c700:	4313      	orrs	r3, r2
 800c702:	d00c      	beq.n	800c71e <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c704:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c708:	3328      	adds	r3, #40	; 0x28
 800c70a:	2102      	movs	r1, #2
 800c70c:	4618      	mov	r0, r3
 800c70e:	f001 fb2d 	bl	800dd6c <RCCEx_PLL3_Config>
 800c712:	4603      	mov	r3, r0
 800c714:	2b00      	cmp	r3, #0
 800c716:	d002      	beq.n	800c71e <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800c718:	2301      	movs	r3, #1
 800c71a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800c71e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c722:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c726:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800c72a:	65bb      	str	r3, [r7, #88]	; 0x58
 800c72c:	2300      	movs	r3, #0
 800c72e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c730:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800c734:	460b      	mov	r3, r1
 800c736:	4313      	orrs	r3, r2
 800c738:	d036      	beq.n	800c7a8 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800c73a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c73e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c740:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c744:	d018      	beq.n	800c778 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800c746:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c74a:	d811      	bhi.n	800c770 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800c74c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c750:	d014      	beq.n	800c77c <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800c752:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c756:	d80b      	bhi.n	800c770 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d011      	beq.n	800c780 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800c75c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c760:	d106      	bne.n	800c770 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c762:	4bb7      	ldr	r3, [pc, #732]	; (800ca40 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c766:	4ab6      	ldr	r2, [pc, #728]	; (800ca40 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c768:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c76c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800c76e:	e008      	b.n	800c782 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c770:	2301      	movs	r3, #1
 800c772:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800c776:	e004      	b.n	800c782 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800c778:	bf00      	nop
 800c77a:	e002      	b.n	800c782 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800c77c:	bf00      	nop
 800c77e:	e000      	b.n	800c782 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800c780:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c782:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c786:	2b00      	cmp	r3, #0
 800c788:	d10a      	bne.n	800c7a0 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c78a:	4bad      	ldr	r3, [pc, #692]	; (800ca40 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c78c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c78e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800c792:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c796:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c798:	4aa9      	ldr	r2, [pc, #676]	; (800ca40 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c79a:	430b      	orrs	r3, r1
 800c79c:	6553      	str	r3, [r2, #84]	; 0x54
 800c79e:	e003      	b.n	800c7a8 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c7a0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c7a4:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c7a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c7ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7b0:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800c7b4:	653b      	str	r3, [r7, #80]	; 0x50
 800c7b6:	2300      	movs	r3, #0
 800c7b8:	657b      	str	r3, [r7, #84]	; 0x54
 800c7ba:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800c7be:	460b      	mov	r3, r1
 800c7c0:	4313      	orrs	r3, r2
 800c7c2:	d009      	beq.n	800c7d8 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c7c4:	4b9e      	ldr	r3, [pc, #632]	; (800ca40 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c7c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c7c8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800c7cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c7d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c7d2:	4a9b      	ldr	r2, [pc, #620]	; (800ca40 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c7d4:	430b      	orrs	r3, r1
 800c7d6:	6513      	str	r3, [r2, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c7d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c7dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7e0:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800c7e4:	64bb      	str	r3, [r7, #72]	; 0x48
 800c7e6:	2300      	movs	r3, #0
 800c7e8:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c7ea:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800c7ee:	460b      	mov	r3, r1
 800c7f0:	4313      	orrs	r3, r2
 800c7f2:	d009      	beq.n	800c808 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c7f4:	4b92      	ldr	r3, [pc, #584]	; (800ca40 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c7f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c7f8:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800c7fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c800:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c802:	4a8f      	ldr	r2, [pc, #572]	; (800ca40 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c804:	430b      	orrs	r3, r1
 800c806:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800c808:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c80c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c810:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800c814:	643b      	str	r3, [r7, #64]	; 0x40
 800c816:	2300      	movs	r3, #0
 800c818:	647b      	str	r3, [r7, #68]	; 0x44
 800c81a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800c81e:	460b      	mov	r3, r1
 800c820:	4313      	orrs	r3, r2
 800c822:	d00e      	beq.n	800c842 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c824:	4b86      	ldr	r3, [pc, #536]	; (800ca40 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c826:	691b      	ldr	r3, [r3, #16]
 800c828:	4a85      	ldr	r2, [pc, #532]	; (800ca40 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c82a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c82e:	6113      	str	r3, [r2, #16]
 800c830:	4b83      	ldr	r3, [pc, #524]	; (800ca40 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c832:	6919      	ldr	r1, [r3, #16]
 800c834:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c838:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800c83c:	4a80      	ldr	r2, [pc, #512]	; (800ca40 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c83e:	430b      	orrs	r3, r1
 800c840:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800c842:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c84a:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800c84e:	63bb      	str	r3, [r7, #56]	; 0x38
 800c850:	2300      	movs	r3, #0
 800c852:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c854:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800c858:	460b      	mov	r3, r1
 800c85a:	4313      	orrs	r3, r2
 800c85c:	d009      	beq.n	800c872 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800c85e:	4b78      	ldr	r3, [pc, #480]	; (800ca40 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c862:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800c866:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c86a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c86c:	4a74      	ldr	r2, [pc, #464]	; (800ca40 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c86e:	430b      	orrs	r3, r1
 800c870:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c872:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c87a:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800c87e:	633b      	str	r3, [r7, #48]	; 0x30
 800c880:	2300      	movs	r3, #0
 800c882:	637b      	str	r3, [r7, #52]	; 0x34
 800c884:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800c888:	460b      	mov	r3, r1
 800c88a:	4313      	orrs	r3, r2
 800c88c:	d00a      	beq.n	800c8a4 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c88e:	4b6c      	ldr	r3, [pc, #432]	; (800ca40 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c890:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c892:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800c896:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c89a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c89e:	4a68      	ldr	r2, [pc, #416]	; (800ca40 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800c8a0:	430b      	orrs	r3, r1
 800c8a2:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800c8a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c8a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8ac:	2100      	movs	r1, #0
 800c8ae:	62b9      	str	r1, [r7, #40]	; 0x28
 800c8b0:	f003 0301 	and.w	r3, r3, #1
 800c8b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c8b6:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800c8ba:	460b      	mov	r3, r1
 800c8bc:	4313      	orrs	r3, r2
 800c8be:	d011      	beq.n	800c8e4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c8c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c8c4:	3308      	adds	r3, #8
 800c8c6:	2100      	movs	r1, #0
 800c8c8:	4618      	mov	r0, r3
 800c8ca:	f001 f99d 	bl	800dc08 <RCCEx_PLL2_Config>
 800c8ce:	4603      	mov	r3, r0
 800c8d0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800c8d4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	d003      	beq.n	800c8e4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c8dc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c8e0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800c8e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c8e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8ec:	2100      	movs	r1, #0
 800c8ee:	6239      	str	r1, [r7, #32]
 800c8f0:	f003 0302 	and.w	r3, r3, #2
 800c8f4:	627b      	str	r3, [r7, #36]	; 0x24
 800c8f6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800c8fa:	460b      	mov	r3, r1
 800c8fc:	4313      	orrs	r3, r2
 800c8fe:	d011      	beq.n	800c924 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c900:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c904:	3308      	adds	r3, #8
 800c906:	2101      	movs	r1, #1
 800c908:	4618      	mov	r0, r3
 800c90a:	f001 f97d 	bl	800dc08 <RCCEx_PLL2_Config>
 800c90e:	4603      	mov	r3, r0
 800c910:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800c914:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d003      	beq.n	800c924 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c91c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c920:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800c924:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c92c:	2100      	movs	r1, #0
 800c92e:	61b9      	str	r1, [r7, #24]
 800c930:	f003 0304 	and.w	r3, r3, #4
 800c934:	61fb      	str	r3, [r7, #28]
 800c936:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800c93a:	460b      	mov	r3, r1
 800c93c:	4313      	orrs	r3, r2
 800c93e:	d011      	beq.n	800c964 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c940:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c944:	3308      	adds	r3, #8
 800c946:	2102      	movs	r1, #2
 800c948:	4618      	mov	r0, r3
 800c94a:	f001 f95d 	bl	800dc08 <RCCEx_PLL2_Config>
 800c94e:	4603      	mov	r3, r0
 800c950:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800c954:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d003      	beq.n	800c964 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c95c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c960:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800c964:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c96c:	2100      	movs	r1, #0
 800c96e:	6139      	str	r1, [r7, #16]
 800c970:	f003 0308 	and.w	r3, r3, #8
 800c974:	617b      	str	r3, [r7, #20]
 800c976:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800c97a:	460b      	mov	r3, r1
 800c97c:	4313      	orrs	r3, r2
 800c97e:	d011      	beq.n	800c9a4 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c980:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c984:	3328      	adds	r3, #40	; 0x28
 800c986:	2100      	movs	r1, #0
 800c988:	4618      	mov	r0, r3
 800c98a:	f001 f9ef 	bl	800dd6c <RCCEx_PLL3_Config>
 800c98e:	4603      	mov	r3, r0
 800c990:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  
    if (ret == HAL_OK)
 800c994:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d003      	beq.n	800c9a4 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c99c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c9a0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800c9a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c9a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ac:	2100      	movs	r1, #0
 800c9ae:	60b9      	str	r1, [r7, #8]
 800c9b0:	f003 0310 	and.w	r3, r3, #16
 800c9b4:	60fb      	str	r3, [r7, #12]
 800c9b6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800c9ba:	460b      	mov	r3, r1
 800c9bc:	4313      	orrs	r3, r2
 800c9be:	d011      	beq.n	800c9e4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c9c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c9c4:	3328      	adds	r3, #40	; 0x28
 800c9c6:	2101      	movs	r1, #1
 800c9c8:	4618      	mov	r0, r3
 800c9ca:	f001 f9cf 	bl	800dd6c <RCCEx_PLL3_Config>
 800c9ce:	4603      	mov	r3, r0
 800c9d0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800c9d4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d003      	beq.n	800c9e4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c9dc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800c9e0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800c9e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c9e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ec:	2100      	movs	r1, #0
 800c9ee:	6039      	str	r1, [r7, #0]
 800c9f0:	f003 0320 	and.w	r3, r3, #32
 800c9f4:	607b      	str	r3, [r7, #4]
 800c9f6:	e9d7 1200 	ldrd	r1, r2, [r7]
 800c9fa:	460b      	mov	r3, r1
 800c9fc:	4313      	orrs	r3, r2
 800c9fe:	d011      	beq.n	800ca24 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ca00:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ca04:	3328      	adds	r3, #40	; 0x28
 800ca06:	2102      	movs	r1, #2
 800ca08:	4618      	mov	r0, r3
 800ca0a:	f001 f9af 	bl	800dd6c <RCCEx_PLL3_Config>
 800ca0e:	4603      	mov	r3, r0
 800ca10:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800ca14:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d003      	beq.n	800ca24 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca1c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ca20:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }

  if (status == HAL_OK)
 800ca24:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d101      	bne.n	800ca30 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800ca2c:	2300      	movs	r3, #0
 800ca2e:	e000      	b.n	800ca32 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800ca30:	2301      	movs	r3, #1
}
 800ca32:	4618      	mov	r0, r3
 800ca34:	f507 778c 	add.w	r7, r7, #280	; 0x118
 800ca38:	46bd      	mov	sp, r7
 800ca3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ca3e:	bf00      	nop
 800ca40:	58024400 	.word	0x58024400

0800ca44 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800ca44:	b580      	push	{r7, lr}
 800ca46:	b090      	sub	sp, #64	; 0x40
 800ca48:	af00      	add	r7, sp, #0
 800ca4a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800ca4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ca52:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800ca56:	430b      	orrs	r3, r1
 800ca58:	f040 8094 	bne.w	800cb84 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800ca5c:	4b9b      	ldr	r3, [pc, #620]	; (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ca5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ca60:	f003 0307 	and.w	r3, r3, #7
 800ca64:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800ca66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca68:	2b04      	cmp	r3, #4
 800ca6a:	f200 8087 	bhi.w	800cb7c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800ca6e:	a201      	add	r2, pc, #4	; (adr r2, 800ca74 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800ca70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca74:	0800ca89 	.word	0x0800ca89
 800ca78:	0800cab1 	.word	0x0800cab1
 800ca7c:	0800cad9 	.word	0x0800cad9
 800ca80:	0800cb75 	.word	0x0800cb75
 800ca84:	0800cb01 	.word	0x0800cb01
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ca88:	4b90      	ldr	r3, [pc, #576]	; (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ca90:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ca94:	d108      	bne.n	800caa8 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ca96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ca9a:	4618      	mov	r0, r3
 800ca9c:	f000 ff62 	bl	800d964 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800caa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800caa2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800caa4:	f000 bc93 	b.w	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800caa8:	2300      	movs	r3, #0
 800caaa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800caac:	f000 bc8f 	b.w	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cab0:	4b86      	ldr	r3, [pc, #536]	; (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cab8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cabc:	d108      	bne.n	800cad0 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cabe:	f107 0318 	add.w	r3, r7, #24
 800cac2:	4618      	mov	r0, r3
 800cac4:	f000 fca6 	bl	800d414 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cac8:	69bb      	ldr	r3, [r7, #24]
 800caca:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cacc:	f000 bc7f 	b.w	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cad0:	2300      	movs	r3, #0
 800cad2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cad4:	f000 bc7b 	b.w	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cad8:	4b7c      	ldr	r3, [pc, #496]	; (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cae0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cae4:	d108      	bne.n	800caf8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cae6:	f107 030c 	add.w	r3, r7, #12
 800caea:	4618      	mov	r0, r3
 800caec:	f000 fde6 	bl	800d6bc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800caf4:	f000 bc6b 	b.w	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800caf8:	2300      	movs	r3, #0
 800cafa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cafc:	f000 bc67 	b.w	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cb00:	4b72      	ldr	r3, [pc, #456]	; (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cb02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cb04:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800cb08:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cb0a:	4b70      	ldr	r3, [pc, #448]	; (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	f003 0304 	and.w	r3, r3, #4
 800cb12:	2b04      	cmp	r3, #4
 800cb14:	d10c      	bne.n	800cb30 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800cb16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d109      	bne.n	800cb30 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cb1c:	4b6b      	ldr	r3, [pc, #428]	; (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	08db      	lsrs	r3, r3, #3
 800cb22:	f003 0303 	and.w	r3, r3, #3
 800cb26:	4a6a      	ldr	r2, [pc, #424]	; (800ccd0 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800cb28:	fa22 f303 	lsr.w	r3, r2, r3
 800cb2c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cb2e:	e01f      	b.n	800cb70 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cb30:	4b66      	ldr	r3, [pc, #408]	; (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cb38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cb3c:	d106      	bne.n	800cb4c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800cb3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cb40:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cb44:	d102      	bne.n	800cb4c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cb46:	4b63      	ldr	r3, [pc, #396]	; (800ccd4 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800cb48:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cb4a:	e011      	b.n	800cb70 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cb4c:	4b5f      	ldr	r3, [pc, #380]	; (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cb54:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cb58:	d106      	bne.n	800cb68 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800cb5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cb5c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cb60:	d102      	bne.n	800cb68 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800cb62:	4b5d      	ldr	r3, [pc, #372]	; (800ccd8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cb64:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cb66:	e003      	b.n	800cb70 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800cb68:	2300      	movs	r3, #0
 800cb6a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800cb6c:	f000 bc2f 	b.w	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800cb70:	f000 bc2d 	b.w	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800cb74:	4b59      	ldr	r3, [pc, #356]	; (800ccdc <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800cb76:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cb78:	f000 bc29 	b.w	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800cb7c:	2300      	movs	r3, #0
 800cb7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cb80:	f000 bc25 	b.w	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800cb84:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cb88:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 800cb8c:	430b      	orrs	r3, r1
 800cb8e:	f040 80a7 	bne.w	800cce0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800cb92:	4b4e      	ldr	r3, [pc, #312]	; (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cb94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cb96:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800cb9a:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800cb9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb9e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800cba2:	d054      	beq.n	800cc4e <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800cba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cba6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800cbaa:	f200 808b 	bhi.w	800ccc4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800cbae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbb0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800cbb4:	f000 8083 	beq.w	800ccbe <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800cbb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbba:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800cbbe:	f200 8081 	bhi.w	800ccc4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800cbc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbc4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800cbc8:	d02f      	beq.n	800cc2a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800cbca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbcc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800cbd0:	d878      	bhi.n	800ccc4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800cbd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d004      	beq.n	800cbe2 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800cbd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbda:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800cbde:	d012      	beq.n	800cc06 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800cbe0:	e070      	b.n	800ccc4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cbe2:	4b3a      	ldr	r3, [pc, #232]	; (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cbea:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cbee:	d107      	bne.n	800cc00 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cbf0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cbf4:	4618      	mov	r0, r3
 800cbf6:	f000 feb5 	bl	800d964 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cbfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbfc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cbfe:	e3e6      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cc00:	2300      	movs	r3, #0
 800cc02:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cc04:	e3e3      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cc06:	4b31      	ldr	r3, [pc, #196]	; (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cc0e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cc12:	d107      	bne.n	800cc24 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cc14:	f107 0318 	add.w	r3, r7, #24
 800cc18:	4618      	mov	r0, r3
 800cc1a:	f000 fbfb 	bl	800d414 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cc1e:	69bb      	ldr	r3, [r7, #24]
 800cc20:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cc22:	e3d4      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cc24:	2300      	movs	r3, #0
 800cc26:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cc28:	e3d1      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cc2a:	4b28      	ldr	r3, [pc, #160]	; (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cc32:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cc36:	d107      	bne.n	800cc48 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cc38:	f107 030c 	add.w	r3, r7, #12
 800cc3c:	4618      	mov	r0, r3
 800cc3e:	f000 fd3d 	bl	800d6bc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cc46:	e3c2      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cc48:	2300      	movs	r3, #0
 800cc4a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cc4c:	e3bf      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cc4e:	4b1f      	ldr	r3, [pc, #124]	; (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cc50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cc52:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800cc56:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cc58:	4b1c      	ldr	r3, [pc, #112]	; (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	f003 0304 	and.w	r3, r3, #4
 800cc60:	2b04      	cmp	r3, #4
 800cc62:	d10c      	bne.n	800cc7e <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800cc64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d109      	bne.n	800cc7e <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cc6a:	4b18      	ldr	r3, [pc, #96]	; (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	08db      	lsrs	r3, r3, #3
 800cc70:	f003 0303 	and.w	r3, r3, #3
 800cc74:	4a16      	ldr	r2, [pc, #88]	; (800ccd0 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800cc76:	fa22 f303 	lsr.w	r3, r2, r3
 800cc7a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cc7c:	e01e      	b.n	800ccbc <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cc7e:	4b13      	ldr	r3, [pc, #76]	; (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cc86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cc8a:	d106      	bne.n	800cc9a <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800cc8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cc8e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cc92:	d102      	bne.n	800cc9a <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cc94:	4b0f      	ldr	r3, [pc, #60]	; (800ccd4 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800cc96:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cc98:	e010      	b.n	800ccbc <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cc9a:	4b0c      	ldr	r3, [pc, #48]	; (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cca2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cca6:	d106      	bne.n	800ccb6 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800cca8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ccaa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ccae:	d102      	bne.n	800ccb6 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ccb0:	4b09      	ldr	r3, [pc, #36]	; (800ccd8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ccb2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ccb4:	e002      	b.n	800ccbc <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ccb6:	2300      	movs	r3, #0
 800ccb8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800ccba:	e388      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ccbc:	e387      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ccbe:	4b07      	ldr	r3, [pc, #28]	; (800ccdc <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800ccc0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ccc2:	e384      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800ccc4:	2300      	movs	r3, #0
 800ccc6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ccc8:	e381      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ccca:	bf00      	nop
 800cccc:	58024400 	.word	0x58024400
 800ccd0:	03d09000 	.word	0x03d09000
 800ccd4:	003d0900 	.word	0x003d0900
 800ccd8:	02faf080 	.word	0x02faf080
 800ccdc:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800cce0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cce4:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800cce8:	430b      	orrs	r3, r1
 800ccea:	f040 809c 	bne.w	800ce26 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800ccee:	4b9e      	ldr	r3, [pc, #632]	; (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ccf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ccf2:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800ccf6:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800ccf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccfa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ccfe:	d054      	beq.n	800cdaa <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800cd00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd02:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800cd06:	f200 808b 	bhi.w	800ce20 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800cd0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd0c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800cd10:	f000 8083 	beq.w	800ce1a <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800cd14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd16:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800cd1a:	f200 8081 	bhi.w	800ce20 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800cd1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd20:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cd24:	d02f      	beq.n	800cd86 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800cd26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd28:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cd2c:	d878      	bhi.n	800ce20 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800cd2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d004      	beq.n	800cd3e <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800cd34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd36:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800cd3a:	d012      	beq.n	800cd62 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800cd3c:	e070      	b.n	800ce20 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cd3e:	4b8a      	ldr	r3, [pc, #552]	; (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cd46:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cd4a:	d107      	bne.n	800cd5c <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cd4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cd50:	4618      	mov	r0, r3
 800cd52:	f000 fe07 	bl	800d964 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cd56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd58:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cd5a:	e338      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cd5c:	2300      	movs	r3, #0
 800cd5e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cd60:	e335      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cd62:	4b81      	ldr	r3, [pc, #516]	; (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cd6a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cd6e:	d107      	bne.n	800cd80 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cd70:	f107 0318 	add.w	r3, r7, #24
 800cd74:	4618      	mov	r0, r3
 800cd76:	f000 fb4d 	bl	800d414 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cd7a:	69bb      	ldr	r3, [r7, #24]
 800cd7c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cd7e:	e326      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cd80:	2300      	movs	r3, #0
 800cd82:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cd84:	e323      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cd86:	4b78      	ldr	r3, [pc, #480]	; (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cd8e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cd92:	d107      	bne.n	800cda4 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cd94:	f107 030c 	add.w	r3, r7, #12
 800cd98:	4618      	mov	r0, r3
 800cd9a:	f000 fc8f 	bl	800d6bc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cda2:	e314      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cda4:	2300      	movs	r3, #0
 800cda6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cda8:	e311      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cdaa:	4b6f      	ldr	r3, [pc, #444]	; (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cdac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cdae:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800cdb2:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cdb4:	4b6c      	ldr	r3, [pc, #432]	; (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	f003 0304 	and.w	r3, r3, #4
 800cdbc:	2b04      	cmp	r3, #4
 800cdbe:	d10c      	bne.n	800cdda <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800cdc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d109      	bne.n	800cdda <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cdc6:	4b68      	ldr	r3, [pc, #416]	; (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	08db      	lsrs	r3, r3, #3
 800cdcc:	f003 0303 	and.w	r3, r3, #3
 800cdd0:	4a66      	ldr	r2, [pc, #408]	; (800cf6c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800cdd2:	fa22 f303 	lsr.w	r3, r2, r3
 800cdd6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cdd8:	e01e      	b.n	800ce18 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cdda:	4b63      	ldr	r3, [pc, #396]	; (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cde2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cde6:	d106      	bne.n	800cdf6 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800cde8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cdea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cdee:	d102      	bne.n	800cdf6 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cdf0:	4b5f      	ldr	r3, [pc, #380]	; (800cf70 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800cdf2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cdf4:	e010      	b.n	800ce18 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cdf6:	4b5c      	ldr	r3, [pc, #368]	; (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cdfe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ce02:	d106      	bne.n	800ce12 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800ce04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ce0a:	d102      	bne.n	800ce12 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ce0c:	4b59      	ldr	r3, [pc, #356]	; (800cf74 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ce0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ce10:	e002      	b.n	800ce18 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ce12:	2300      	movs	r3, #0
 800ce14:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800ce16:	e2da      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ce18:	e2d9      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ce1a:	4b57      	ldr	r3, [pc, #348]	; (800cf78 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800ce1c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ce1e:	e2d6      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800ce20:	2300      	movs	r3, #0
 800ce22:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ce24:	e2d3      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800ce26:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ce2a:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800ce2e:	430b      	orrs	r3, r1
 800ce30:	f040 80a7 	bne.w	800cf82 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800ce34:	4b4c      	ldr	r3, [pc, #304]	; (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ce36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ce38:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800ce3c:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800ce3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce40:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ce44:	d055      	beq.n	800cef2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800ce46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce48:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ce4c:	f200 8096 	bhi.w	800cf7c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800ce50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce52:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800ce56:	f000 8084 	beq.w	800cf62 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800ce5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce5c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800ce60:	f200 808c 	bhi.w	800cf7c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800ce64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ce6a:	d030      	beq.n	800cece <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800ce6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ce72:	f200 8083 	bhi.w	800cf7c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800ce76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d004      	beq.n	800ce86 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800ce7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ce82:	d012      	beq.n	800ceaa <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800ce84:	e07a      	b.n	800cf7c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ce86:	4b38      	ldr	r3, [pc, #224]	; (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ce8e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ce92:	d107      	bne.n	800cea4 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ce94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ce98:	4618      	mov	r0, r3
 800ce9a:	f000 fd63 	bl	800d964 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ce9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cea0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cea2:	e294      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cea4:	2300      	movs	r3, #0
 800cea6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cea8:	e291      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ceaa:	4b2f      	ldr	r3, [pc, #188]	; (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ceb2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ceb6:	d107      	bne.n	800cec8 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ceb8:	f107 0318 	add.w	r3, r7, #24
 800cebc:	4618      	mov	r0, r3
 800cebe:	f000 faa9 	bl	800d414 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cec2:	69bb      	ldr	r3, [r7, #24]
 800cec4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cec6:	e282      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800cec8:	2300      	movs	r3, #0
 800ceca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cecc:	e27f      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cece:	4b26      	ldr	r3, [pc, #152]	; (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ced6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ceda:	d107      	bne.n	800ceec <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cedc:	f107 030c 	add.w	r3, r7, #12
 800cee0:	4618      	mov	r0, r3
 800cee2:	f000 fbeb 	bl	800d6bc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cee6:	68fb      	ldr	r3, [r7, #12]
 800cee8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ceea:	e270      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ceec:	2300      	movs	r3, #0
 800ceee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cef0:	e26d      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cef2:	4b1d      	ldr	r3, [pc, #116]	; (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cef4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cef6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800cefa:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cefc:	4b1a      	ldr	r3, [pc, #104]	; (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	f003 0304 	and.w	r3, r3, #4
 800cf04:	2b04      	cmp	r3, #4
 800cf06:	d10c      	bne.n	800cf22 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800cf08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d109      	bne.n	800cf22 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cf0e:	4b16      	ldr	r3, [pc, #88]	; (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	08db      	lsrs	r3, r3, #3
 800cf14:	f003 0303 	and.w	r3, r3, #3
 800cf18:	4a14      	ldr	r2, [pc, #80]	; (800cf6c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800cf1a:	fa22 f303 	lsr.w	r3, r2, r3
 800cf1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cf20:	e01e      	b.n	800cf60 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cf22:	4b11      	ldr	r3, [pc, #68]	; (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cf2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cf2e:	d106      	bne.n	800cf3e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800cf30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf32:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cf36:	d102      	bne.n	800cf3e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cf38:	4b0d      	ldr	r3, [pc, #52]	; (800cf70 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800cf3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cf3c:	e010      	b.n	800cf60 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cf3e:	4b0a      	ldr	r3, [pc, #40]	; (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cf46:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cf4a:	d106      	bne.n	800cf5a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800cf4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf4e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cf52:	d102      	bne.n	800cf5a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800cf54:	4b07      	ldr	r3, [pc, #28]	; (800cf74 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cf56:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cf58:	e002      	b.n	800cf60 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800cf5a:	2300      	movs	r3, #0
 800cf5c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800cf5e:	e236      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800cf60:	e235      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800cf62:	4b05      	ldr	r3, [pc, #20]	; (800cf78 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800cf64:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cf66:	e232      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800cf68:	58024400 	.word	0x58024400
 800cf6c:	03d09000 	.word	0x03d09000
 800cf70:	003d0900 	.word	0x003d0900
 800cf74:	02faf080 	.word	0x02faf080
 800cf78:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800cf7c:	2300      	movs	r3, #0
 800cf7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800cf80:	e225      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800cf82:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cf86:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800cf8a:	430b      	orrs	r3, r1
 800cf8c:	f040 8085 	bne.w	800d09a <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800cf90:	4b9c      	ldr	r3, [pc, #624]	; (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800cf92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cf94:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800cf98:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 800cf9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800cfa0:	d06b      	beq.n	800d07a <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800cfa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfa4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800cfa8:	d874      	bhi.n	800d094 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800cfaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfac:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800cfb0:	d056      	beq.n	800d060 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800cfb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfb4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800cfb8:	d86c      	bhi.n	800d094 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800cfba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfbc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800cfc0:	d03b      	beq.n	800d03a <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800cfc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfc4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800cfc8:	d864      	bhi.n	800d094 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800cfca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfcc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cfd0:	d021      	beq.n	800d016 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800cfd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfd4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cfd8:	d85c      	bhi.n	800d094 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800cfda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d004      	beq.n	800cfea <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800cfe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfe2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cfe6:	d004      	beq.n	800cff2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800cfe8:	e054      	b.n	800d094 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800cfea:	f7fe fb5f 	bl	800b6ac <HAL_RCC_GetPCLK1Freq>
 800cfee:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800cff0:	e1ed      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cff2:	4b84      	ldr	r3, [pc, #528]	; (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cffa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cffe:	d107      	bne.n	800d010 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d000:	f107 0318 	add.w	r3, r7, #24
 800d004:	4618      	mov	r0, r3
 800d006:	f000 fa05 	bl	800d414 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d00a:	69fb      	ldr	r3, [r7, #28]
 800d00c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d00e:	e1de      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d010:	2300      	movs	r3, #0
 800d012:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d014:	e1db      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d016:	4b7b      	ldr	r3, [pc, #492]	; (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d01e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d022:	d107      	bne.n	800d034 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d024:	f107 030c 	add.w	r3, r7, #12
 800d028:	4618      	mov	r0, r3
 800d02a:	f000 fb47 	bl	800d6bc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d02e:	693b      	ldr	r3, [r7, #16]
 800d030:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d032:	e1cc      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d034:	2300      	movs	r3, #0
 800d036:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d038:	e1c9      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800d03a:	4b72      	ldr	r3, [pc, #456]	; (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	f003 0304 	and.w	r3, r3, #4
 800d042:	2b04      	cmp	r3, #4
 800d044:	d109      	bne.n	800d05a <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d046:	4b6f      	ldr	r3, [pc, #444]	; (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	08db      	lsrs	r3, r3, #3
 800d04c:	f003 0303 	and.w	r3, r3, #3
 800d050:	4a6d      	ldr	r2, [pc, #436]	; (800d208 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800d052:	fa22 f303 	lsr.w	r3, r2, r3
 800d056:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d058:	e1b9      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d05a:	2300      	movs	r3, #0
 800d05c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d05e:	e1b6      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800d060:	4b68      	ldr	r3, [pc, #416]	; (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d062:	681b      	ldr	r3, [r3, #0]
 800d064:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d068:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d06c:	d102      	bne.n	800d074 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800d06e:	4b67      	ldr	r3, [pc, #412]	; (800d20c <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800d070:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d072:	e1ac      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d074:	2300      	movs	r3, #0
 800d076:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d078:	e1a9      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d07a:	4b62      	ldr	r3, [pc, #392]	; (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d082:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d086:	d102      	bne.n	800d08e <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800d088:	4b61      	ldr	r3, [pc, #388]	; (800d210 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800d08a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d08c:	e19f      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d08e:	2300      	movs	r3, #0
 800d090:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d092:	e19c      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800d094:	2300      	movs	r3, #0
 800d096:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d098:	e199      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800d09a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d09e:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 800d0a2:	430b      	orrs	r3, r1
 800d0a4:	d173      	bne.n	800d18e <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800d0a6:	4b57      	ldr	r3, [pc, #348]	; (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d0a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d0aa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800d0ae:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800d0b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0b2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d0b6:	d02f      	beq.n	800d118 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800d0b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0ba:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d0be:	d863      	bhi.n	800d188 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800d0c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d004      	beq.n	800d0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800d0c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d0cc:	d012      	beq.n	800d0f4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800d0ce:	e05b      	b.n	800d188 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d0d0:	4b4c      	ldr	r3, [pc, #304]	; (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d0d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d0dc:	d107      	bne.n	800d0ee <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d0de:	f107 0318 	add.w	r3, r7, #24
 800d0e2:	4618      	mov	r0, r3
 800d0e4:	f000 f996 	bl	800d414 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d0e8:	69bb      	ldr	r3, [r7, #24]
 800d0ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d0ec:	e16f      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d0ee:	2300      	movs	r3, #0
 800d0f0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d0f2:	e16c      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d0f4:	4b43      	ldr	r3, [pc, #268]	; (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d0fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d100:	d107      	bne.n	800d112 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d102:	f107 030c 	add.w	r3, r7, #12
 800d106:	4618      	mov	r0, r3
 800d108:	f000 fad8 	bl	800d6bc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800d10c:	697b      	ldr	r3, [r7, #20]
 800d10e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d110:	e15d      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d112:	2300      	movs	r3, #0
 800d114:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d116:	e15a      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d118:	4b3a      	ldr	r3, [pc, #232]	; (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d11a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d11c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800d120:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d122:	4b38      	ldr	r3, [pc, #224]	; (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	f003 0304 	and.w	r3, r3, #4
 800d12a:	2b04      	cmp	r3, #4
 800d12c:	d10c      	bne.n	800d148 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800d12e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d130:	2b00      	cmp	r3, #0
 800d132:	d109      	bne.n	800d148 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d134:	4b33      	ldr	r3, [pc, #204]	; (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	08db      	lsrs	r3, r3, #3
 800d13a:	f003 0303 	and.w	r3, r3, #3
 800d13e:	4a32      	ldr	r2, [pc, #200]	; (800d208 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800d140:	fa22 f303 	lsr.w	r3, r2, r3
 800d144:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d146:	e01e      	b.n	800d186 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d148:	4b2e      	ldr	r3, [pc, #184]	; (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d150:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d154:	d106      	bne.n	800d164 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800d156:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d158:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d15c:	d102      	bne.n	800d164 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d15e:	4b2b      	ldr	r3, [pc, #172]	; (800d20c <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800d160:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d162:	e010      	b.n	800d186 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d164:	4b27      	ldr	r3, [pc, #156]	; (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d166:	681b      	ldr	r3, [r3, #0]
 800d168:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d16c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d170:	d106      	bne.n	800d180 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800d172:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d174:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d178:	d102      	bne.n	800d180 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d17a:	4b25      	ldr	r3, [pc, #148]	; (800d210 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800d17c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d17e:	e002      	b.n	800d186 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d180:	2300      	movs	r3, #0
 800d182:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800d184:	e123      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800d186:	e122      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800d188:	2300      	movs	r3, #0
 800d18a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d18c:	e11f      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800d18e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d192:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 800d196:	430b      	orrs	r3, r1
 800d198:	d13c      	bne.n	800d214 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800d19a:	4b1a      	ldr	r3, [pc, #104]	; (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d19c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d19e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d1a2:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800d1a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d004      	beq.n	800d1b4 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800d1aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d1ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d1b0:	d012      	beq.n	800d1d8 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800d1b2:	e023      	b.n	800d1fc <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d1b4:	4b13      	ldr	r3, [pc, #76]	; (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d1bc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d1c0:	d107      	bne.n	800d1d2 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d1c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d1c6:	4618      	mov	r0, r3
 800d1c8:	f000 fbcc 	bl	800d964 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d1cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d1d0:	e0fd      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d1d2:	2300      	movs	r3, #0
 800d1d4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d1d6:	e0fa      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d1d8:	4b0a      	ldr	r3, [pc, #40]	; (800d204 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d1e0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d1e4:	d107      	bne.n	800d1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d1e6:	f107 0318 	add.w	r3, r7, #24
 800d1ea:	4618      	mov	r0, r3
 800d1ec:	f000 f912 	bl	800d414 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800d1f0:	6a3b      	ldr	r3, [r7, #32]
 800d1f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d1f4:	e0eb      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d1f6:	2300      	movs	r3, #0
 800d1f8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d1fa:	e0e8      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800d1fc:	2300      	movs	r3, #0
 800d1fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d200:	e0e5      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800d202:	bf00      	nop
 800d204:	58024400 	.word	0x58024400
 800d208:	03d09000 	.word	0x03d09000
 800d20c:	003d0900 	.word	0x003d0900
 800d210:	02faf080 	.word	0x02faf080
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800d214:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d218:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800d21c:	430b      	orrs	r3, r1
 800d21e:	f040 8085 	bne.w	800d32c <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800d222:	4b6d      	ldr	r3, [pc, #436]	; (800d3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d224:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d226:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800d22a:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800d22c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d22e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d232:	d06b      	beq.n	800d30c <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800d234:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d236:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d23a:	d874      	bhi.n	800d326 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800d23c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d23e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d242:	d056      	beq.n	800d2f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800d244:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d246:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d24a:	d86c      	bhi.n	800d326 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800d24c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d24e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800d252:	d03b      	beq.n	800d2cc <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800d254:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d256:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800d25a:	d864      	bhi.n	800d326 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800d25c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d25e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d262:	d021      	beq.n	800d2a8 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800d264:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d266:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d26a:	d85c      	bhi.n	800d326 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800d26c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d004      	beq.n	800d27c <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800d272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d274:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d278:	d004      	beq.n	800d284 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800d27a:	e054      	b.n	800d326 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800d27c:	f000 f8b4 	bl	800d3e8 <HAL_RCCEx_GetD3PCLK1Freq>
 800d280:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800d282:	e0a4      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d284:	4b54      	ldr	r3, [pc, #336]	; (800d3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d286:	681b      	ldr	r3, [r3, #0]
 800d288:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d28c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d290:	d107      	bne.n	800d2a2 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d292:	f107 0318 	add.w	r3, r7, #24
 800d296:	4618      	mov	r0, r3
 800d298:	f000 f8bc 	bl	800d414 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d29c:	69fb      	ldr	r3, [r7, #28]
 800d29e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d2a0:	e095      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d2a2:	2300      	movs	r3, #0
 800d2a4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d2a6:	e092      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d2a8:	4b4b      	ldr	r3, [pc, #300]	; (800d3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d2b0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d2b4:	d107      	bne.n	800d2c6 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d2b6:	f107 030c 	add.w	r3, r7, #12
 800d2ba:	4618      	mov	r0, r3
 800d2bc:	f000 f9fe 	bl	800d6bc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d2c0:	693b      	ldr	r3, [r7, #16]
 800d2c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d2c4:	e083      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d2c6:	2300      	movs	r3, #0
 800d2c8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d2ca:	e080      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800d2cc:	4b42      	ldr	r3, [pc, #264]	; (800d3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	f003 0304 	and.w	r3, r3, #4
 800d2d4:	2b04      	cmp	r3, #4
 800d2d6:	d109      	bne.n	800d2ec <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d2d8:	4b3f      	ldr	r3, [pc, #252]	; (800d3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	08db      	lsrs	r3, r3, #3
 800d2de:	f003 0303 	and.w	r3, r3, #3
 800d2e2:	4a3e      	ldr	r2, [pc, #248]	; (800d3dc <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800d2e4:	fa22 f303 	lsr.w	r3, r2, r3
 800d2e8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d2ea:	e070      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d2ec:	2300      	movs	r3, #0
 800d2ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d2f0:	e06d      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800d2f2:	4b39      	ldr	r3, [pc, #228]	; (800d3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d2f4:	681b      	ldr	r3, [r3, #0]
 800d2f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d2fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d2fe:	d102      	bne.n	800d306 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800d300:	4b37      	ldr	r3, [pc, #220]	; (800d3e0 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800d302:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d304:	e063      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d306:	2300      	movs	r3, #0
 800d308:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d30a:	e060      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d30c:	4b32      	ldr	r3, [pc, #200]	; (800d3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d314:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d318:	d102      	bne.n	800d320 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800d31a:	4b32      	ldr	r3, [pc, #200]	; (800d3e4 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800d31c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d31e:	e056      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d320:	2300      	movs	r3, #0
 800d322:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d324:	e053      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800d326:	2300      	movs	r3, #0
 800d328:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d32a:	e050      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800d32c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d330:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800d334:	430b      	orrs	r3, r1
 800d336:	d148      	bne.n	800d3ca <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800d338:	4b27      	ldr	r3, [pc, #156]	; (800d3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d33a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d33c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800d340:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800d342:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d344:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d348:	d02a      	beq.n	800d3a0 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800d34a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d34c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d350:	d838      	bhi.n	800d3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800d352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d354:	2b00      	cmp	r3, #0
 800d356:	d004      	beq.n	800d362 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800d358:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d35a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d35e:	d00d      	beq.n	800d37c <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800d360:	e030      	b.n	800d3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d362:	4b1d      	ldr	r3, [pc, #116]	; (800d3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d36a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d36e:	d102      	bne.n	800d376 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800d370:	4b1c      	ldr	r3, [pc, #112]	; (800d3e4 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800d372:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d374:	e02b      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d376:	2300      	movs	r3, #0
 800d378:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d37a:	e028      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d37c:	4b16      	ldr	r3, [pc, #88]	; (800d3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d37e:	681b      	ldr	r3, [r3, #0]
 800d380:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d384:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d388:	d107      	bne.n	800d39a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d38a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d38e:	4618      	mov	r0, r3
 800d390:	f000 fae8 	bl	800d964 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d396:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d398:	e019      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d39a:	2300      	movs	r3, #0
 800d39c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d39e:	e016      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d3a0:	4b0d      	ldr	r3, [pc, #52]	; (800d3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d3a8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d3ac:	d107      	bne.n	800d3be <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d3ae:	f107 0318 	add.w	r3, r7, #24
 800d3b2:	4618      	mov	r0, r3
 800d3b4:	f000 f82e 	bl	800d414 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d3b8:	69fb      	ldr	r3, [r7, #28]
 800d3ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d3bc:	e007      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800d3be:	2300      	movs	r3, #0
 800d3c0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d3c2:	e004      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800d3c4:	2300      	movs	r3, #0
 800d3c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800d3c8:	e001      	b.n	800d3ce <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800d3ca:	2300      	movs	r3, #0
 800d3cc:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 800d3ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800d3d0:	4618      	mov	r0, r3
 800d3d2:	3740      	adds	r7, #64	; 0x40
 800d3d4:	46bd      	mov	sp, r7
 800d3d6:	bd80      	pop	{r7, pc}
 800d3d8:	58024400 	.word	0x58024400
 800d3dc:	03d09000 	.word	0x03d09000
 800d3e0:	003d0900 	.word	0x003d0900
 800d3e4:	02faf080 	.word	0x02faf080

0800d3e8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800d3e8:	b580      	push	{r7, lr}
 800d3ea:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800d3ec:	f7fe f92e 	bl	800b64c <HAL_RCC_GetHCLKFreq>
 800d3f0:	4602      	mov	r2, r0
 800d3f2:	4b06      	ldr	r3, [pc, #24]	; (800d40c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800d3f4:	6a1b      	ldr	r3, [r3, #32]
 800d3f6:	091b      	lsrs	r3, r3, #4
 800d3f8:	f003 0307 	and.w	r3, r3, #7
 800d3fc:	4904      	ldr	r1, [pc, #16]	; (800d410 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800d3fe:	5ccb      	ldrb	r3, [r1, r3]
 800d400:	f003 031f 	and.w	r3, r3, #31
 800d404:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800d408:	4618      	mov	r0, r3
 800d40a:	bd80      	pop	{r7, pc}
 800d40c:	58024400 	.word	0x58024400
 800d410:	0801fee4 	.word	0x0801fee4

0800d414 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800d414:	b480      	push	{r7}
 800d416:	b089      	sub	sp, #36	; 0x24
 800d418:	af00      	add	r7, sp, #0
 800d41a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d41c:	4ba1      	ldr	r3, [pc, #644]	; (800d6a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d41e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d420:	f003 0303 	and.w	r3, r3, #3
 800d424:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800d426:	4b9f      	ldr	r3, [pc, #636]	; (800d6a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d42a:	0b1b      	lsrs	r3, r3, #12
 800d42c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d430:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800d432:	4b9c      	ldr	r3, [pc, #624]	; (800d6a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d436:	091b      	lsrs	r3, r3, #4
 800d438:	f003 0301 	and.w	r3, r3, #1
 800d43c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800d43e:	4b99      	ldr	r3, [pc, #612]	; (800d6a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d440:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d442:	08db      	lsrs	r3, r3, #3
 800d444:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d448:	693a      	ldr	r2, [r7, #16]
 800d44a:	fb02 f303 	mul.w	r3, r2, r3
 800d44e:	ee07 3a90 	vmov	s15, r3
 800d452:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d456:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800d45a:	697b      	ldr	r3, [r7, #20]
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	f000 8111 	beq.w	800d684 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800d462:	69bb      	ldr	r3, [r7, #24]
 800d464:	2b02      	cmp	r3, #2
 800d466:	f000 8083 	beq.w	800d570 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800d46a:	69bb      	ldr	r3, [r7, #24]
 800d46c:	2b02      	cmp	r3, #2
 800d46e:	f200 80a1 	bhi.w	800d5b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800d472:	69bb      	ldr	r3, [r7, #24]
 800d474:	2b00      	cmp	r3, #0
 800d476:	d003      	beq.n	800d480 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800d478:	69bb      	ldr	r3, [r7, #24]
 800d47a:	2b01      	cmp	r3, #1
 800d47c:	d056      	beq.n	800d52c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800d47e:	e099      	b.n	800d5b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d480:	4b88      	ldr	r3, [pc, #544]	; (800d6a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	f003 0320 	and.w	r3, r3, #32
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d02d      	beq.n	800d4e8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d48c:	4b85      	ldr	r3, [pc, #532]	; (800d6a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	08db      	lsrs	r3, r3, #3
 800d492:	f003 0303 	and.w	r3, r3, #3
 800d496:	4a84      	ldr	r2, [pc, #528]	; (800d6a8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800d498:	fa22 f303 	lsr.w	r3, r2, r3
 800d49c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d49e:	68bb      	ldr	r3, [r7, #8]
 800d4a0:	ee07 3a90 	vmov	s15, r3
 800d4a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d4a8:	697b      	ldr	r3, [r7, #20]
 800d4aa:	ee07 3a90 	vmov	s15, r3
 800d4ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d4b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d4b6:	4b7b      	ldr	r3, [pc, #492]	; (800d6a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d4b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d4ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4be:	ee07 3a90 	vmov	s15, r3
 800d4c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d4c6:	ed97 6a03 	vldr	s12, [r7, #12]
 800d4ca:	eddf 5a78 	vldr	s11, [pc, #480]	; 800d6ac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d4ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d4d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d4d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d4da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d4de:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d4e2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d4e6:	e087      	b.n	800d5f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d4e8:	697b      	ldr	r3, [r7, #20]
 800d4ea:	ee07 3a90 	vmov	s15, r3
 800d4ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d4f2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800d6b0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800d4f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d4fa:	4b6a      	ldr	r3, [pc, #424]	; (800d6a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d4fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d4fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d502:	ee07 3a90 	vmov	s15, r3
 800d506:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d50a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d50e:	eddf 5a67 	vldr	s11, [pc, #412]	; 800d6ac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d512:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d516:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d51a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d51e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d522:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d526:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d52a:	e065      	b.n	800d5f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d52c:	697b      	ldr	r3, [r7, #20]
 800d52e:	ee07 3a90 	vmov	s15, r3
 800d532:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d536:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800d6b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d53a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d53e:	4b59      	ldr	r3, [pc, #356]	; (800d6a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d540:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d542:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d546:	ee07 3a90 	vmov	s15, r3
 800d54a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d54e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d552:	eddf 5a56 	vldr	s11, [pc, #344]	; 800d6ac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d556:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d55a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d55e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d562:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d566:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d56a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d56e:	e043      	b.n	800d5f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d570:	697b      	ldr	r3, [r7, #20]
 800d572:	ee07 3a90 	vmov	s15, r3
 800d576:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d57a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800d6b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800d57e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d582:	4b48      	ldr	r3, [pc, #288]	; (800d6a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d584:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d586:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d58a:	ee07 3a90 	vmov	s15, r3
 800d58e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d592:	ed97 6a03 	vldr	s12, [r7, #12]
 800d596:	eddf 5a45 	vldr	s11, [pc, #276]	; 800d6ac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d59a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d59e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d5a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d5a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d5aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d5ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d5b2:	e021      	b.n	800d5f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d5b4:	697b      	ldr	r3, [r7, #20]
 800d5b6:	ee07 3a90 	vmov	s15, r3
 800d5ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d5be:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800d6b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d5c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d5c6:	4b37      	ldr	r3, [pc, #220]	; (800d6a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d5c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d5ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d5ce:	ee07 3a90 	vmov	s15, r3
 800d5d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d5d6:	ed97 6a03 	vldr	s12, [r7, #12]
 800d5da:	eddf 5a34 	vldr	s11, [pc, #208]	; 800d6ac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d5de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d5e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d5e6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d5ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d5ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d5f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d5f6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800d5f8:	4b2a      	ldr	r3, [pc, #168]	; (800d6a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d5fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d5fc:	0a5b      	lsrs	r3, r3, #9
 800d5fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d602:	ee07 3a90 	vmov	s15, r3
 800d606:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d60a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d60e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d612:	edd7 6a07 	vldr	s13, [r7, #28]
 800d616:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d61a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d61e:	ee17 2a90 	vmov	r2, s15
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800d626:	4b1f      	ldr	r3, [pc, #124]	; (800d6a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d62a:	0c1b      	lsrs	r3, r3, #16
 800d62c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d630:	ee07 3a90 	vmov	s15, r3
 800d634:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d638:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d63c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d640:	edd7 6a07 	vldr	s13, [r7, #28]
 800d644:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d648:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d64c:	ee17 2a90 	vmov	r2, s15
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800d654:	4b13      	ldr	r3, [pc, #76]	; (800d6a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d656:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d658:	0e1b      	lsrs	r3, r3, #24
 800d65a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d65e:	ee07 3a90 	vmov	s15, r3
 800d662:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d666:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d66a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d66e:	edd7 6a07 	vldr	s13, [r7, #28]
 800d672:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d676:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d67a:	ee17 2a90 	vmov	r2, s15
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800d682:	e008      	b.n	800d696 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	2200      	movs	r2, #0
 800d688:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	2200      	movs	r2, #0
 800d68e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	2200      	movs	r2, #0
 800d694:	609a      	str	r2, [r3, #8]
}
 800d696:	bf00      	nop
 800d698:	3724      	adds	r7, #36	; 0x24
 800d69a:	46bd      	mov	sp, r7
 800d69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6a0:	4770      	bx	lr
 800d6a2:	bf00      	nop
 800d6a4:	58024400 	.word	0x58024400
 800d6a8:	03d09000 	.word	0x03d09000
 800d6ac:	46000000 	.word	0x46000000
 800d6b0:	4c742400 	.word	0x4c742400
 800d6b4:	4a742400 	.word	0x4a742400
 800d6b8:	4c3ebc20 	.word	0x4c3ebc20

0800d6bc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800d6bc:	b480      	push	{r7}
 800d6be:	b089      	sub	sp, #36	; 0x24
 800d6c0:	af00      	add	r7, sp, #0
 800d6c2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d6c4:	4ba1      	ldr	r3, [pc, #644]	; (800d94c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d6c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d6c8:	f003 0303 	and.w	r3, r3, #3
 800d6cc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800d6ce:	4b9f      	ldr	r3, [pc, #636]	; (800d94c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d6d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d6d2:	0d1b      	lsrs	r3, r3, #20
 800d6d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d6d8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800d6da:	4b9c      	ldr	r3, [pc, #624]	; (800d94c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d6dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6de:	0a1b      	lsrs	r3, r3, #8
 800d6e0:	f003 0301 	and.w	r3, r3, #1
 800d6e4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800d6e6:	4b99      	ldr	r3, [pc, #612]	; (800d94c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d6e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d6ea:	08db      	lsrs	r3, r3, #3
 800d6ec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d6f0:	693a      	ldr	r2, [r7, #16]
 800d6f2:	fb02 f303 	mul.w	r3, r2, r3
 800d6f6:	ee07 3a90 	vmov	s15, r3
 800d6fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d6fe:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800d702:	697b      	ldr	r3, [r7, #20]
 800d704:	2b00      	cmp	r3, #0
 800d706:	f000 8111 	beq.w	800d92c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800d70a:	69bb      	ldr	r3, [r7, #24]
 800d70c:	2b02      	cmp	r3, #2
 800d70e:	f000 8083 	beq.w	800d818 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800d712:	69bb      	ldr	r3, [r7, #24]
 800d714:	2b02      	cmp	r3, #2
 800d716:	f200 80a1 	bhi.w	800d85c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800d71a:	69bb      	ldr	r3, [r7, #24]
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d003      	beq.n	800d728 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800d720:	69bb      	ldr	r3, [r7, #24]
 800d722:	2b01      	cmp	r3, #1
 800d724:	d056      	beq.n	800d7d4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800d726:	e099      	b.n	800d85c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d728:	4b88      	ldr	r3, [pc, #544]	; (800d94c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	f003 0320 	and.w	r3, r3, #32
 800d730:	2b00      	cmp	r3, #0
 800d732:	d02d      	beq.n	800d790 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d734:	4b85      	ldr	r3, [pc, #532]	; (800d94c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	08db      	lsrs	r3, r3, #3
 800d73a:	f003 0303 	and.w	r3, r3, #3
 800d73e:	4a84      	ldr	r2, [pc, #528]	; (800d950 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800d740:	fa22 f303 	lsr.w	r3, r2, r3
 800d744:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d746:	68bb      	ldr	r3, [r7, #8]
 800d748:	ee07 3a90 	vmov	s15, r3
 800d74c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d750:	697b      	ldr	r3, [r7, #20]
 800d752:	ee07 3a90 	vmov	s15, r3
 800d756:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d75a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d75e:	4b7b      	ldr	r3, [pc, #492]	; (800d94c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d762:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d766:	ee07 3a90 	vmov	s15, r3
 800d76a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d76e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d772:	eddf 5a78 	vldr	s11, [pc, #480]	; 800d954 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d776:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d77a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d77e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d782:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d786:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d78a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d78e:	e087      	b.n	800d8a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d790:	697b      	ldr	r3, [r7, #20]
 800d792:	ee07 3a90 	vmov	s15, r3
 800d796:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d79a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800d958 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800d79e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d7a2:	4b6a      	ldr	r3, [pc, #424]	; (800d94c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d7a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d7a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d7aa:	ee07 3a90 	vmov	s15, r3
 800d7ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d7b2:	ed97 6a03 	vldr	s12, [r7, #12]
 800d7b6:	eddf 5a67 	vldr	s11, [pc, #412]	; 800d954 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d7ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d7be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d7c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d7c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d7ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d7ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d7d2:	e065      	b.n	800d8a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d7d4:	697b      	ldr	r3, [r7, #20]
 800d7d6:	ee07 3a90 	vmov	s15, r3
 800d7da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d7de:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800d95c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d7e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d7e6:	4b59      	ldr	r3, [pc, #356]	; (800d94c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d7e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d7ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d7ee:	ee07 3a90 	vmov	s15, r3
 800d7f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d7f6:	ed97 6a03 	vldr	s12, [r7, #12]
 800d7fa:	eddf 5a56 	vldr	s11, [pc, #344]	; 800d954 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d7fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d802:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d806:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d80a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d80e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d812:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d816:	e043      	b.n	800d8a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d818:	697b      	ldr	r3, [r7, #20]
 800d81a:	ee07 3a90 	vmov	s15, r3
 800d81e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d822:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800d960 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800d826:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d82a:	4b48      	ldr	r3, [pc, #288]	; (800d94c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d82c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d82e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d832:	ee07 3a90 	vmov	s15, r3
 800d836:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d83a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d83e:	eddf 5a45 	vldr	s11, [pc, #276]	; 800d954 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d842:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d846:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d84a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d84e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d852:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d856:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d85a:	e021      	b.n	800d8a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d85c:	697b      	ldr	r3, [r7, #20]
 800d85e:	ee07 3a90 	vmov	s15, r3
 800d862:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d866:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800d95c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d86a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d86e:	4b37      	ldr	r3, [pc, #220]	; (800d94c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d872:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d876:	ee07 3a90 	vmov	s15, r3
 800d87a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d87e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d882:	eddf 5a34 	vldr	s11, [pc, #208]	; 800d954 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d886:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d88a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d88e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d892:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d896:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d89a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d89e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800d8a0:	4b2a      	ldr	r3, [pc, #168]	; (800d94c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d8a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d8a4:	0a5b      	lsrs	r3, r3, #9
 800d8a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d8aa:	ee07 3a90 	vmov	s15, r3
 800d8ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d8b2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d8b6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d8ba:	edd7 6a07 	vldr	s13, [r7, #28]
 800d8be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d8c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d8c6:	ee17 2a90 	vmov	r2, s15
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800d8ce:	4b1f      	ldr	r3, [pc, #124]	; (800d94c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d8d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d8d2:	0c1b      	lsrs	r3, r3, #16
 800d8d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d8d8:	ee07 3a90 	vmov	s15, r3
 800d8dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d8e0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d8e4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d8e8:	edd7 6a07 	vldr	s13, [r7, #28]
 800d8ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d8f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d8f4:	ee17 2a90 	vmov	r2, s15
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800d8fc:	4b13      	ldr	r3, [pc, #76]	; (800d94c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d8fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d900:	0e1b      	lsrs	r3, r3, #24
 800d902:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d906:	ee07 3a90 	vmov	s15, r3
 800d90a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d90e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d912:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d916:	edd7 6a07 	vldr	s13, [r7, #28]
 800d91a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d91e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d922:	ee17 2a90 	vmov	r2, s15
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800d92a:	e008      	b.n	800d93e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	2200      	movs	r2, #0
 800d930:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	2200      	movs	r2, #0
 800d936:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	2200      	movs	r2, #0
 800d93c:	609a      	str	r2, [r3, #8]
}
 800d93e:	bf00      	nop
 800d940:	3724      	adds	r7, #36	; 0x24
 800d942:	46bd      	mov	sp, r7
 800d944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d948:	4770      	bx	lr
 800d94a:	bf00      	nop
 800d94c:	58024400 	.word	0x58024400
 800d950:	03d09000 	.word	0x03d09000
 800d954:	46000000 	.word	0x46000000
 800d958:	4c742400 	.word	0x4c742400
 800d95c:	4a742400 	.word	0x4a742400
 800d960:	4c3ebc20 	.word	0x4c3ebc20

0800d964 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800d964:	b480      	push	{r7}
 800d966:	b089      	sub	sp, #36	; 0x24
 800d968:	af00      	add	r7, sp, #0
 800d96a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d96c:	4ba0      	ldr	r3, [pc, #640]	; (800dbf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d96e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d970:	f003 0303 	and.w	r3, r3, #3
 800d974:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800d976:	4b9e      	ldr	r3, [pc, #632]	; (800dbf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d97a:	091b      	lsrs	r3, r3, #4
 800d97c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d980:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800d982:	4b9b      	ldr	r3, [pc, #620]	; (800dbf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d986:	f003 0301 	and.w	r3, r3, #1
 800d98a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800d98c:	4b98      	ldr	r3, [pc, #608]	; (800dbf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d98e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d990:	08db      	lsrs	r3, r3, #3
 800d992:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d996:	693a      	ldr	r2, [r7, #16]
 800d998:	fb02 f303 	mul.w	r3, r2, r3
 800d99c:	ee07 3a90 	vmov	s15, r3
 800d9a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d9a4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800d9a8:	697b      	ldr	r3, [r7, #20]
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	f000 8111 	beq.w	800dbd2 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800d9b0:	69bb      	ldr	r3, [r7, #24]
 800d9b2:	2b02      	cmp	r3, #2
 800d9b4:	f000 8083 	beq.w	800dabe <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800d9b8:	69bb      	ldr	r3, [r7, #24]
 800d9ba:	2b02      	cmp	r3, #2
 800d9bc:	f200 80a1 	bhi.w	800db02 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800d9c0:	69bb      	ldr	r3, [r7, #24]
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d003      	beq.n	800d9ce <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800d9c6:	69bb      	ldr	r3, [r7, #24]
 800d9c8:	2b01      	cmp	r3, #1
 800d9ca:	d056      	beq.n	800da7a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800d9cc:	e099      	b.n	800db02 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d9ce:	4b88      	ldr	r3, [pc, #544]	; (800dbf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	f003 0320 	and.w	r3, r3, #32
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	d02d      	beq.n	800da36 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d9da:	4b85      	ldr	r3, [pc, #532]	; (800dbf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d9dc:	681b      	ldr	r3, [r3, #0]
 800d9de:	08db      	lsrs	r3, r3, #3
 800d9e0:	f003 0303 	and.w	r3, r3, #3
 800d9e4:	4a83      	ldr	r2, [pc, #524]	; (800dbf4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800d9e6:	fa22 f303 	lsr.w	r3, r2, r3
 800d9ea:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d9ec:	68bb      	ldr	r3, [r7, #8]
 800d9ee:	ee07 3a90 	vmov	s15, r3
 800d9f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d9f6:	697b      	ldr	r3, [r7, #20]
 800d9f8:	ee07 3a90 	vmov	s15, r3
 800d9fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da00:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800da04:	4b7a      	ldr	r3, [pc, #488]	; (800dbf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800da06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800da08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da0c:	ee07 3a90 	vmov	s15, r3
 800da10:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800da14:	ed97 6a03 	vldr	s12, [r7, #12]
 800da18:	eddf 5a77 	vldr	s11, [pc, #476]	; 800dbf8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800da1c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800da20:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800da24:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800da28:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800da2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800da30:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800da34:	e087      	b.n	800db46 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800da36:	697b      	ldr	r3, [r7, #20]
 800da38:	ee07 3a90 	vmov	s15, r3
 800da3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da40:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800dbfc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800da44:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800da48:	4b69      	ldr	r3, [pc, #420]	; (800dbf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800da4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800da4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da50:	ee07 3a90 	vmov	s15, r3
 800da54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800da58:	ed97 6a03 	vldr	s12, [r7, #12]
 800da5c:	eddf 5a66 	vldr	s11, [pc, #408]	; 800dbf8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800da60:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800da64:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800da68:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800da6c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800da70:	ee67 7a27 	vmul.f32	s15, s14, s15
 800da74:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800da78:	e065      	b.n	800db46 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800da7a:	697b      	ldr	r3, [r7, #20]
 800da7c:	ee07 3a90 	vmov	s15, r3
 800da80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da84:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800dc00 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800da88:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800da8c:	4b58      	ldr	r3, [pc, #352]	; (800dbf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800da8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800da90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da94:	ee07 3a90 	vmov	s15, r3
 800da98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800da9c:	ed97 6a03 	vldr	s12, [r7, #12]
 800daa0:	eddf 5a55 	vldr	s11, [pc, #340]	; 800dbf8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800daa4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800daa8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800daac:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800dab0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dab4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dab8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dabc:	e043      	b.n	800db46 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dabe:	697b      	ldr	r3, [r7, #20]
 800dac0:	ee07 3a90 	vmov	s15, r3
 800dac4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dac8:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800dc04 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800dacc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dad0:	4b47      	ldr	r3, [pc, #284]	; (800dbf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dad4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dad8:	ee07 3a90 	vmov	s15, r3
 800dadc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dae0:	ed97 6a03 	vldr	s12, [r7, #12]
 800dae4:	eddf 5a44 	vldr	s11, [pc, #272]	; 800dbf8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800dae8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800daec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800daf0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800daf4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800daf8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dafc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800db00:	e021      	b.n	800db46 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800db02:	697b      	ldr	r3, [r7, #20]
 800db04:	ee07 3a90 	vmov	s15, r3
 800db08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db0c:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800dbfc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800db10:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800db14:	4b36      	ldr	r3, [pc, #216]	; (800dbf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800db16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db1c:	ee07 3a90 	vmov	s15, r3
 800db20:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800db24:	ed97 6a03 	vldr	s12, [r7, #12]
 800db28:	eddf 5a33 	vldr	s11, [pc, #204]	; 800dbf8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800db2c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800db30:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800db34:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800db38:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800db3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db40:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800db44:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800db46:	4b2a      	ldr	r3, [pc, #168]	; (800dbf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800db48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db4a:	0a5b      	lsrs	r3, r3, #9
 800db4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800db50:	ee07 3a90 	vmov	s15, r3
 800db54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db58:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800db5c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800db60:	edd7 6a07 	vldr	s13, [r7, #28]
 800db64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800db68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800db6c:	ee17 2a90 	vmov	r2, s15
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800db74:	4b1e      	ldr	r3, [pc, #120]	; (800dbf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800db76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db78:	0c1b      	lsrs	r3, r3, #16
 800db7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800db7e:	ee07 3a90 	vmov	s15, r3
 800db82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db86:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800db8a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800db8e:	edd7 6a07 	vldr	s13, [r7, #28]
 800db92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800db96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800db9a:	ee17 2a90 	vmov	r2, s15
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800dba2:	4b13      	ldr	r3, [pc, #76]	; (800dbf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dba6:	0e1b      	lsrs	r3, r3, #24
 800dba8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dbac:	ee07 3a90 	vmov	s15, r3
 800dbb0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dbb4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800dbb8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dbbc:	edd7 6a07 	vldr	s13, [r7, #28]
 800dbc0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dbc4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dbc8:	ee17 2a90 	vmov	r2, s15
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800dbd0:	e008      	b.n	800dbe4 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	2200      	movs	r2, #0
 800dbd6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	2200      	movs	r2, #0
 800dbdc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	2200      	movs	r2, #0
 800dbe2:	609a      	str	r2, [r3, #8]
}
 800dbe4:	bf00      	nop
 800dbe6:	3724      	adds	r7, #36	; 0x24
 800dbe8:	46bd      	mov	sp, r7
 800dbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbee:	4770      	bx	lr
 800dbf0:	58024400 	.word	0x58024400
 800dbf4:	03d09000 	.word	0x03d09000
 800dbf8:	46000000 	.word	0x46000000
 800dbfc:	4c742400 	.word	0x4c742400
 800dc00:	4a742400 	.word	0x4a742400
 800dc04:	4c3ebc20 	.word	0x4c3ebc20

0800dc08 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800dc08:	b580      	push	{r7, lr}
 800dc0a:	b084      	sub	sp, #16
 800dc0c:	af00      	add	r7, sp, #0
 800dc0e:	6078      	str	r0, [r7, #4]
 800dc10:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800dc12:	2300      	movs	r3, #0
 800dc14:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800dc16:	4b53      	ldr	r3, [pc, #332]	; (800dd64 <RCCEx_PLL2_Config+0x15c>)
 800dc18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dc1a:	f003 0303 	and.w	r3, r3, #3
 800dc1e:	2b03      	cmp	r3, #3
 800dc20:	d101      	bne.n	800dc26 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800dc22:	2301      	movs	r3, #1
 800dc24:	e099      	b.n	800dd5a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800dc26:	4b4f      	ldr	r3, [pc, #316]	; (800dd64 <RCCEx_PLL2_Config+0x15c>)
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	4a4e      	ldr	r2, [pc, #312]	; (800dd64 <RCCEx_PLL2_Config+0x15c>)
 800dc2c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800dc30:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dc32:	f7f6 fa2f 	bl	8004094 <HAL_GetTick>
 800dc36:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800dc38:	e008      	b.n	800dc4c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800dc3a:	f7f6 fa2b 	bl	8004094 <HAL_GetTick>
 800dc3e:	4602      	mov	r2, r0
 800dc40:	68bb      	ldr	r3, [r7, #8]
 800dc42:	1ad3      	subs	r3, r2, r3
 800dc44:	2b02      	cmp	r3, #2
 800dc46:	d901      	bls.n	800dc4c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800dc48:	2303      	movs	r3, #3
 800dc4a:	e086      	b.n	800dd5a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800dc4c:	4b45      	ldr	r3, [pc, #276]	; (800dd64 <RCCEx_PLL2_Config+0x15c>)
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	d1f0      	bne.n	800dc3a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800dc58:	4b42      	ldr	r3, [pc, #264]	; (800dd64 <RCCEx_PLL2_Config+0x15c>)
 800dc5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dc5c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	031b      	lsls	r3, r3, #12
 800dc66:	493f      	ldr	r1, [pc, #252]	; (800dd64 <RCCEx_PLL2_Config+0x15c>)
 800dc68:	4313      	orrs	r3, r2
 800dc6a:	628b      	str	r3, [r1, #40]	; 0x28
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	685b      	ldr	r3, [r3, #4]
 800dc70:	3b01      	subs	r3, #1
 800dc72:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	689b      	ldr	r3, [r3, #8]
 800dc7a:	3b01      	subs	r3, #1
 800dc7c:	025b      	lsls	r3, r3, #9
 800dc7e:	b29b      	uxth	r3, r3
 800dc80:	431a      	orrs	r2, r3
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	68db      	ldr	r3, [r3, #12]
 800dc86:	3b01      	subs	r3, #1
 800dc88:	041b      	lsls	r3, r3, #16
 800dc8a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800dc8e:	431a      	orrs	r2, r3
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	691b      	ldr	r3, [r3, #16]
 800dc94:	3b01      	subs	r3, #1
 800dc96:	061b      	lsls	r3, r3, #24
 800dc98:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800dc9c:	4931      	ldr	r1, [pc, #196]	; (800dd64 <RCCEx_PLL2_Config+0x15c>)
 800dc9e:	4313      	orrs	r3, r2
 800dca0:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800dca2:	4b30      	ldr	r3, [pc, #192]	; (800dd64 <RCCEx_PLL2_Config+0x15c>)
 800dca4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dca6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	695b      	ldr	r3, [r3, #20]
 800dcae:	492d      	ldr	r1, [pc, #180]	; (800dd64 <RCCEx_PLL2_Config+0x15c>)
 800dcb0:	4313      	orrs	r3, r2
 800dcb2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800dcb4:	4b2b      	ldr	r3, [pc, #172]	; (800dd64 <RCCEx_PLL2_Config+0x15c>)
 800dcb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dcb8:	f023 0220 	bic.w	r2, r3, #32
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	699b      	ldr	r3, [r3, #24]
 800dcc0:	4928      	ldr	r1, [pc, #160]	; (800dd64 <RCCEx_PLL2_Config+0x15c>)
 800dcc2:	4313      	orrs	r3, r2
 800dcc4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800dcc6:	4b27      	ldr	r3, [pc, #156]	; (800dd64 <RCCEx_PLL2_Config+0x15c>)
 800dcc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dcca:	4a26      	ldr	r2, [pc, #152]	; (800dd64 <RCCEx_PLL2_Config+0x15c>)
 800dccc:	f023 0310 	bic.w	r3, r3, #16
 800dcd0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800dcd2:	4b24      	ldr	r3, [pc, #144]	; (800dd64 <RCCEx_PLL2_Config+0x15c>)
 800dcd4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800dcd6:	4b24      	ldr	r3, [pc, #144]	; (800dd68 <RCCEx_PLL2_Config+0x160>)
 800dcd8:	4013      	ands	r3, r2
 800dcda:	687a      	ldr	r2, [r7, #4]
 800dcdc:	69d2      	ldr	r2, [r2, #28]
 800dcde:	00d2      	lsls	r2, r2, #3
 800dce0:	4920      	ldr	r1, [pc, #128]	; (800dd64 <RCCEx_PLL2_Config+0x15c>)
 800dce2:	4313      	orrs	r3, r2
 800dce4:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800dce6:	4b1f      	ldr	r3, [pc, #124]	; (800dd64 <RCCEx_PLL2_Config+0x15c>)
 800dce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dcea:	4a1e      	ldr	r2, [pc, #120]	; (800dd64 <RCCEx_PLL2_Config+0x15c>)
 800dcec:	f043 0310 	orr.w	r3, r3, #16
 800dcf0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800dcf2:	683b      	ldr	r3, [r7, #0]
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d106      	bne.n	800dd06 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800dcf8:	4b1a      	ldr	r3, [pc, #104]	; (800dd64 <RCCEx_PLL2_Config+0x15c>)
 800dcfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dcfc:	4a19      	ldr	r2, [pc, #100]	; (800dd64 <RCCEx_PLL2_Config+0x15c>)
 800dcfe:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800dd02:	62d3      	str	r3, [r2, #44]	; 0x2c
 800dd04:	e00f      	b.n	800dd26 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800dd06:	683b      	ldr	r3, [r7, #0]
 800dd08:	2b01      	cmp	r3, #1
 800dd0a:	d106      	bne.n	800dd1a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800dd0c:	4b15      	ldr	r3, [pc, #84]	; (800dd64 <RCCEx_PLL2_Config+0x15c>)
 800dd0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd10:	4a14      	ldr	r2, [pc, #80]	; (800dd64 <RCCEx_PLL2_Config+0x15c>)
 800dd12:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dd16:	62d3      	str	r3, [r2, #44]	; 0x2c
 800dd18:	e005      	b.n	800dd26 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800dd1a:	4b12      	ldr	r3, [pc, #72]	; (800dd64 <RCCEx_PLL2_Config+0x15c>)
 800dd1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd1e:	4a11      	ldr	r2, [pc, #68]	; (800dd64 <RCCEx_PLL2_Config+0x15c>)
 800dd20:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800dd24:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800dd26:	4b0f      	ldr	r3, [pc, #60]	; (800dd64 <RCCEx_PLL2_Config+0x15c>)
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	4a0e      	ldr	r2, [pc, #56]	; (800dd64 <RCCEx_PLL2_Config+0x15c>)
 800dd2c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800dd30:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dd32:	f7f6 f9af 	bl	8004094 <HAL_GetTick>
 800dd36:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800dd38:	e008      	b.n	800dd4c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800dd3a:	f7f6 f9ab 	bl	8004094 <HAL_GetTick>
 800dd3e:	4602      	mov	r2, r0
 800dd40:	68bb      	ldr	r3, [r7, #8]
 800dd42:	1ad3      	subs	r3, r2, r3
 800dd44:	2b02      	cmp	r3, #2
 800dd46:	d901      	bls.n	800dd4c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800dd48:	2303      	movs	r3, #3
 800dd4a:	e006      	b.n	800dd5a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800dd4c:	4b05      	ldr	r3, [pc, #20]	; (800dd64 <RCCEx_PLL2_Config+0x15c>)
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800dd54:	2b00      	cmp	r3, #0
 800dd56:	d0f0      	beq.n	800dd3a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800dd58:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd5a:	4618      	mov	r0, r3
 800dd5c:	3710      	adds	r7, #16
 800dd5e:	46bd      	mov	sp, r7
 800dd60:	bd80      	pop	{r7, pc}
 800dd62:	bf00      	nop
 800dd64:	58024400 	.word	0x58024400
 800dd68:	ffff0007 	.word	0xffff0007

0800dd6c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800dd6c:	b580      	push	{r7, lr}
 800dd6e:	b084      	sub	sp, #16
 800dd70:	af00      	add	r7, sp, #0
 800dd72:	6078      	str	r0, [r7, #4]
 800dd74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800dd76:	2300      	movs	r3, #0
 800dd78:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800dd7a:	4b53      	ldr	r3, [pc, #332]	; (800dec8 <RCCEx_PLL3_Config+0x15c>)
 800dd7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dd7e:	f003 0303 	and.w	r3, r3, #3
 800dd82:	2b03      	cmp	r3, #3
 800dd84:	d101      	bne.n	800dd8a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800dd86:	2301      	movs	r3, #1
 800dd88:	e099      	b.n	800debe <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800dd8a:	4b4f      	ldr	r3, [pc, #316]	; (800dec8 <RCCEx_PLL3_Config+0x15c>)
 800dd8c:	681b      	ldr	r3, [r3, #0]
 800dd8e:	4a4e      	ldr	r2, [pc, #312]	; (800dec8 <RCCEx_PLL3_Config+0x15c>)
 800dd90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800dd94:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dd96:	f7f6 f97d 	bl	8004094 <HAL_GetTick>
 800dd9a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800dd9c:	e008      	b.n	800ddb0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800dd9e:	f7f6 f979 	bl	8004094 <HAL_GetTick>
 800dda2:	4602      	mov	r2, r0
 800dda4:	68bb      	ldr	r3, [r7, #8]
 800dda6:	1ad3      	subs	r3, r2, r3
 800dda8:	2b02      	cmp	r3, #2
 800ddaa:	d901      	bls.n	800ddb0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800ddac:	2303      	movs	r3, #3
 800ddae:	e086      	b.n	800debe <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ddb0:	4b45      	ldr	r3, [pc, #276]	; (800dec8 <RCCEx_PLL3_Config+0x15c>)
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d1f0      	bne.n	800dd9e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800ddbc:	4b42      	ldr	r3, [pc, #264]	; (800dec8 <RCCEx_PLL3_Config+0x15c>)
 800ddbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ddc0:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	681b      	ldr	r3, [r3, #0]
 800ddc8:	051b      	lsls	r3, r3, #20
 800ddca:	493f      	ldr	r1, [pc, #252]	; (800dec8 <RCCEx_PLL3_Config+0x15c>)
 800ddcc:	4313      	orrs	r3, r2
 800ddce:	628b      	str	r3, [r1, #40]	; 0x28
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	685b      	ldr	r3, [r3, #4]
 800ddd4:	3b01      	subs	r3, #1
 800ddd6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	689b      	ldr	r3, [r3, #8]
 800ddde:	3b01      	subs	r3, #1
 800dde0:	025b      	lsls	r3, r3, #9
 800dde2:	b29b      	uxth	r3, r3
 800dde4:	431a      	orrs	r2, r3
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	68db      	ldr	r3, [r3, #12]
 800ddea:	3b01      	subs	r3, #1
 800ddec:	041b      	lsls	r3, r3, #16
 800ddee:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800ddf2:	431a      	orrs	r2, r3
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	691b      	ldr	r3, [r3, #16]
 800ddf8:	3b01      	subs	r3, #1
 800ddfa:	061b      	lsls	r3, r3, #24
 800ddfc:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800de00:	4931      	ldr	r1, [pc, #196]	; (800dec8 <RCCEx_PLL3_Config+0x15c>)
 800de02:	4313      	orrs	r3, r2
 800de04:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800de06:	4b30      	ldr	r3, [pc, #192]	; (800dec8 <RCCEx_PLL3_Config+0x15c>)
 800de08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de0a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	695b      	ldr	r3, [r3, #20]
 800de12:	492d      	ldr	r1, [pc, #180]	; (800dec8 <RCCEx_PLL3_Config+0x15c>)
 800de14:	4313      	orrs	r3, r2
 800de16:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800de18:	4b2b      	ldr	r3, [pc, #172]	; (800dec8 <RCCEx_PLL3_Config+0x15c>)
 800de1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de1c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	699b      	ldr	r3, [r3, #24]
 800de24:	4928      	ldr	r1, [pc, #160]	; (800dec8 <RCCEx_PLL3_Config+0x15c>)
 800de26:	4313      	orrs	r3, r2
 800de28:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800de2a:	4b27      	ldr	r3, [pc, #156]	; (800dec8 <RCCEx_PLL3_Config+0x15c>)
 800de2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de2e:	4a26      	ldr	r2, [pc, #152]	; (800dec8 <RCCEx_PLL3_Config+0x15c>)
 800de30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800de34:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800de36:	4b24      	ldr	r3, [pc, #144]	; (800dec8 <RCCEx_PLL3_Config+0x15c>)
 800de38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800de3a:	4b24      	ldr	r3, [pc, #144]	; (800decc <RCCEx_PLL3_Config+0x160>)
 800de3c:	4013      	ands	r3, r2
 800de3e:	687a      	ldr	r2, [r7, #4]
 800de40:	69d2      	ldr	r2, [r2, #28]
 800de42:	00d2      	lsls	r2, r2, #3
 800de44:	4920      	ldr	r1, [pc, #128]	; (800dec8 <RCCEx_PLL3_Config+0x15c>)
 800de46:	4313      	orrs	r3, r2
 800de48:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800de4a:	4b1f      	ldr	r3, [pc, #124]	; (800dec8 <RCCEx_PLL3_Config+0x15c>)
 800de4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de4e:	4a1e      	ldr	r2, [pc, #120]	; (800dec8 <RCCEx_PLL3_Config+0x15c>)
 800de50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800de54:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800de56:	683b      	ldr	r3, [r7, #0]
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d106      	bne.n	800de6a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800de5c:	4b1a      	ldr	r3, [pc, #104]	; (800dec8 <RCCEx_PLL3_Config+0x15c>)
 800de5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de60:	4a19      	ldr	r2, [pc, #100]	; (800dec8 <RCCEx_PLL3_Config+0x15c>)
 800de62:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800de66:	62d3      	str	r3, [r2, #44]	; 0x2c
 800de68:	e00f      	b.n	800de8a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800de6a:	683b      	ldr	r3, [r7, #0]
 800de6c:	2b01      	cmp	r3, #1
 800de6e:	d106      	bne.n	800de7e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800de70:	4b15      	ldr	r3, [pc, #84]	; (800dec8 <RCCEx_PLL3_Config+0x15c>)
 800de72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de74:	4a14      	ldr	r2, [pc, #80]	; (800dec8 <RCCEx_PLL3_Config+0x15c>)
 800de76:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800de7a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800de7c:	e005      	b.n	800de8a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800de7e:	4b12      	ldr	r3, [pc, #72]	; (800dec8 <RCCEx_PLL3_Config+0x15c>)
 800de80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de82:	4a11      	ldr	r2, [pc, #68]	; (800dec8 <RCCEx_PLL3_Config+0x15c>)
 800de84:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800de88:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800de8a:	4b0f      	ldr	r3, [pc, #60]	; (800dec8 <RCCEx_PLL3_Config+0x15c>)
 800de8c:	681b      	ldr	r3, [r3, #0]
 800de8e:	4a0e      	ldr	r2, [pc, #56]	; (800dec8 <RCCEx_PLL3_Config+0x15c>)
 800de90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800de94:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800de96:	f7f6 f8fd 	bl	8004094 <HAL_GetTick>
 800de9a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800de9c:	e008      	b.n	800deb0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800de9e:	f7f6 f8f9 	bl	8004094 <HAL_GetTick>
 800dea2:	4602      	mov	r2, r0
 800dea4:	68bb      	ldr	r3, [r7, #8]
 800dea6:	1ad3      	subs	r3, r2, r3
 800dea8:	2b02      	cmp	r3, #2
 800deaa:	d901      	bls.n	800deb0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800deac:	2303      	movs	r3, #3
 800deae:	e006      	b.n	800debe <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800deb0:	4b05      	ldr	r3, [pc, #20]	; (800dec8 <RCCEx_PLL3_Config+0x15c>)
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d0f0      	beq.n	800de9e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800debc:	7bfb      	ldrb	r3, [r7, #15]
}
 800debe:	4618      	mov	r0, r3
 800dec0:	3710      	adds	r7, #16
 800dec2:	46bd      	mov	sp, r7
 800dec4:	bd80      	pop	{r7, pc}
 800dec6:	bf00      	nop
 800dec8:	58024400 	.word	0x58024400
 800decc:	ffff0007 	.word	0xffff0007

0800ded0 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800ded0:	b580      	push	{r7, lr}
 800ded2:	b08a      	sub	sp, #40	; 0x28
 800ded4:	af00      	add	r7, sp, #0
 800ded6:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d101      	bne.n	800dee2 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800dede:	2301      	movs	r3, #1
 800dee0:	e075      	b.n	800dfce <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800dee8:	b2db      	uxtb	r3, r3
 800deea:	2b00      	cmp	r3, #0
 800deec:	d105      	bne.n	800defa <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	2200      	movs	r2, #0
 800def2:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800def4:	6878      	ldr	r0, [r7, #4]
 800def6:	f7f5 f965 	bl	80031c4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	2204      	movs	r2, #4
 800defe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800df02:	6878      	ldr	r0, [r7, #4]
 800df04:	f000 f868 	bl	800dfd8 <HAL_SD_InitCard>
 800df08:	4603      	mov	r3, r0
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	d001      	beq.n	800df12 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800df0e:	2301      	movs	r3, #1
 800df10:	e05d      	b.n	800dfce <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800df12:	f107 0308 	add.w	r3, r7, #8
 800df16:	4619      	mov	r1, r3
 800df18:	6878      	ldr	r0, [r7, #4]
 800df1a:	f000 fdaf 	bl	800ea7c <HAL_SD_GetCardStatus>
 800df1e:	4603      	mov	r3, r0
 800df20:	2b00      	cmp	r3, #0
 800df22:	d001      	beq.n	800df28 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 800df24:	2301      	movs	r3, #1
 800df26:	e052      	b.n	800dfce <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 800df28:	7e3b      	ldrb	r3, [r7, #24]
 800df2a:	b2db      	uxtb	r3, r3
 800df2c:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800df2e:	7e7b      	ldrb	r3, [r7, #25]
 800df30:	b2db      	uxtb	r3, r3
 800df32:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df38:	2b01      	cmp	r3, #1
 800df3a:	d10a      	bne.n	800df52 <HAL_SD_Init+0x82>
 800df3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d102      	bne.n	800df48 <HAL_SD_Init+0x78>
 800df42:	6a3b      	ldr	r3, [r7, #32]
 800df44:	2b00      	cmp	r3, #0
 800df46:	d004      	beq.n	800df52 <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800df4e:	659a      	str	r2, [r3, #88]	; 0x58
 800df50:	e00b      	b.n	800df6a <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df56:	2b01      	cmp	r3, #1
 800df58:	d104      	bne.n	800df64 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800df60:	659a      	str	r2, [r3, #88]	; 0x58
 800df62:	e002      	b.n	800df6a <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	2200      	movs	r2, #0
 800df68:	659a      	str	r2, [r3, #88]	; 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	68db      	ldr	r3, [r3, #12]
 800df6e:	4619      	mov	r1, r3
 800df70:	6878      	ldr	r0, [r7, #4]
 800df72:	f000 fe6d 	bl	800ec50 <HAL_SD_ConfigWideBusOperation>
 800df76:	4603      	mov	r3, r0
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d001      	beq.n	800df80 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 800df7c:	2301      	movs	r3, #1
 800df7e:	e026      	b.n	800dfce <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 800df80:	f7f6 f888 	bl	8004094 <HAL_GetTick>
 800df84:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800df86:	e011      	b.n	800dfac <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800df88:	f7f6 f884 	bl	8004094 <HAL_GetTick>
 800df8c:	4602      	mov	r2, r0
 800df8e:	69fb      	ldr	r3, [r7, #28]
 800df90:	1ad3      	subs	r3, r2, r3
 800df92:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df96:	d109      	bne.n	800dfac <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800df9e:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	2201      	movs	r2, #1
 800dfa4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      return HAL_TIMEOUT;
 800dfa8:	2303      	movs	r3, #3
 800dfaa:	e010      	b.n	800dfce <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800dfac:	6878      	ldr	r0, [r7, #4]
 800dfae:	f000 ff61 	bl	800ee74 <HAL_SD_GetCardState>
 800dfb2:	4603      	mov	r3, r0
 800dfb4:	2b04      	cmp	r3, #4
 800dfb6:	d1e7      	bne.n	800df88 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	2200      	movs	r2, #0
 800dfbc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	2200      	movs	r2, #0
 800dfc2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	2201      	movs	r2, #1
 800dfc8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return HAL_OK;
 800dfcc:	2300      	movs	r3, #0
}
 800dfce:	4618      	mov	r0, r3
 800dfd0:	3728      	adds	r7, #40	; 0x28
 800dfd2:	46bd      	mov	sp, r7
 800dfd4:	bd80      	pop	{r7, pc}
	...

0800dfd8 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800dfd8:	b590      	push	{r4, r7, lr}
 800dfda:	b08d      	sub	sp, #52	; 0x34
 800dfdc:	af02      	add	r7, sp, #8
 800dfde:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800dfe0:	2300      	movs	r3, #0
 800dfe2:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800dfe4:	2300      	movs	r3, #0
 800dfe6:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800dfe8:	2300      	movs	r3, #0
 800dfea:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800dfec:	2300      	movs	r3, #0
 800dfee:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800dff0:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800dff4:	f04f 0100 	mov.w	r1, #0
 800dff8:	f7fe fd24 	bl	800ca44 <HAL_RCCEx_GetPeriphCLKFreq>
 800dffc:	6278      	str	r0, [r7, #36]	; 0x24
  if (sdmmc_clk == 0U)
 800dffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e000:	2b00      	cmp	r3, #0
 800e002:	d109      	bne.n	800e018 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	2201      	movs	r2, #1
 800e008:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800e012:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800e014:	2301      	movs	r3, #1
 800e016:	e070      	b.n	800e0fa <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800e018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e01a:	0a1b      	lsrs	r3, r3, #8
 800e01c:	4a39      	ldr	r2, [pc, #228]	; (800e104 <HAL_SD_InitCard+0x12c>)
 800e01e:	fba2 2303 	umull	r2, r3, r2, r3
 800e022:	091b      	lsrs	r3, r3, #4
 800e024:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	681c      	ldr	r4, [r3, #0]
 800e02a:	466a      	mov	r2, sp
 800e02c:	f107 0318 	add.w	r3, r7, #24
 800e030:	e893 0003 	ldmia.w	r3, {r0, r1}
 800e034:	e882 0003 	stmia.w	r2, {r0, r1}
 800e038:	f107 030c 	add.w	r3, r7, #12
 800e03c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e03e:	4620      	mov	r0, r4
 800e040:	f004 fec4 	bl	8012dcc <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	681b      	ldr	r3, [r3, #0]
 800e048:	4618      	mov	r0, r3
 800e04a:	f004 ff07 	bl	8012e5c <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 800e04e:	69fb      	ldr	r3, [r7, #28]
 800e050:	2b00      	cmp	r3, #0
 800e052:	d005      	beq.n	800e060 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800e054:	69fb      	ldr	r3, [r7, #28]
 800e056:	005b      	lsls	r3, r3, #1
 800e058:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e05a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e05e:	627b      	str	r3, [r7, #36]	; 0x24
  }

  if (sdmmc_clk != 0U)
 800e060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e062:	2b00      	cmp	r3, #0
 800e064:	d007      	beq.n	800e076 <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800e066:	4a28      	ldr	r2, [pc, #160]	; (800e108 <HAL_SD_InitCard+0x130>)
 800e068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e06a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e06e:	3301      	adds	r3, #1
 800e070:	4618      	mov	r0, r3
 800e072:	f7f6 f81b 	bl	80040ac <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800e076:	6878      	ldr	r0, [r7, #4]
 800e078:	f000 ffea 	bl	800f050 <SD_PowerON>
 800e07c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e07e:	6a3b      	ldr	r3, [r7, #32]
 800e080:	2b00      	cmp	r3, #0
 800e082:	d00b      	beq.n	800e09c <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	2201      	movs	r2, #1
 800e088:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e090:	6a3b      	ldr	r3, [r7, #32]
 800e092:	431a      	orrs	r2, r3
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800e098:	2301      	movs	r3, #1
 800e09a:	e02e      	b.n	800e0fa <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800e09c:	6878      	ldr	r0, [r7, #4]
 800e09e:	f000 ff09 	bl	800eeb4 <SD_InitCard>
 800e0a2:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e0a4:	6a3b      	ldr	r3, [r7, #32]
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d00b      	beq.n	800e0c2 <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	2201      	movs	r2, #1
 800e0ae:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e0b6:	6a3b      	ldr	r3, [r7, #32]
 800e0b8:	431a      	orrs	r2, r3
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800e0be:	2301      	movs	r3, #1
 800e0c0:	e01b      	b.n	800e0fa <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	681b      	ldr	r3, [r3, #0]
 800e0c6:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e0ca:	4618      	mov	r0, r3
 800e0cc:	f004 ff5c 	bl	8012f88 <SDMMC_CmdBlockLength>
 800e0d0:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e0d2:	6a3b      	ldr	r3, [r7, #32]
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d00f      	beq.n	800e0f8 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	4a0b      	ldr	r2, [pc, #44]	; (800e10c <HAL_SD_InitCard+0x134>)
 800e0de:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e0e4:	6a3b      	ldr	r3, [r7, #32]
 800e0e6:	431a      	orrs	r2, r3
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	2201      	movs	r2, #1
 800e0f0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 800e0f4:	2301      	movs	r3, #1
 800e0f6:	e000      	b.n	800e0fa <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 800e0f8:	2300      	movs	r3, #0
}
 800e0fa:	4618      	mov	r0, r3
 800e0fc:	372c      	adds	r7, #44	; 0x2c
 800e0fe:	46bd      	mov	sp, r7
 800e100:	bd90      	pop	{r4, r7, pc}
 800e102:	bf00      	nop
 800e104:	014f8b59 	.word	0x014f8b59
 800e108:	00012110 	.word	0x00012110
 800e10c:	1fe00fff 	.word	0x1fe00fff

0800e110 <HAL_SD_ReadBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                        uint32_t NumberOfBlocks)
{
 800e110:	b580      	push	{r7, lr}
 800e112:	b08c      	sub	sp, #48	; 0x30
 800e114:	af00      	add	r7, sp, #0
 800e116:	60f8      	str	r0, [r7, #12]
 800e118:	60b9      	str	r1, [r7, #8]
 800e11a:	607a      	str	r2, [r7, #4]
 800e11c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	62bb      	str	r3, [r7, #40]	; 0x28

  if (NULL == pData)
 800e122:	68bb      	ldr	r3, [r7, #8]
 800e124:	2b00      	cmp	r3, #0
 800e126:	d107      	bne.n	800e138 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800e128:	68fb      	ldr	r3, [r7, #12]
 800e12a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e12c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800e130:	68fb      	ldr	r3, [r7, #12]
 800e132:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800e134:	2301      	movs	r3, #1
 800e136:	e08d      	b.n	800e254 <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800e138:	68fb      	ldr	r3, [r7, #12]
 800e13a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800e13e:	b2db      	uxtb	r3, r3
 800e140:	2b01      	cmp	r3, #1
 800e142:	f040 8086 	bne.w	800e252 <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	2200      	movs	r2, #0
 800e14a:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800e14c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e14e:	683b      	ldr	r3, [r7, #0]
 800e150:	441a      	add	r2, r3
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e156:	429a      	cmp	r2, r3
 800e158:	d907      	bls.n	800e16a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800e15a:	68fb      	ldr	r3, [r7, #12]
 800e15c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e15e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800e162:	68fb      	ldr	r3, [r7, #12]
 800e164:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800e166:	2301      	movs	r3, #1
 800e168:	e074      	b.n	800e254 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800e16a:	68fb      	ldr	r3, [r7, #12]
 800e16c:	2203      	movs	r2, #3
 800e16e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800e172:	68fb      	ldr	r3, [r7, #12]
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	2200      	movs	r2, #0
 800e178:	62da      	str	r2, [r3, #44]	; 0x2c

    hsd->pRxBuffPtr = pData;
 800e17a:	68fb      	ldr	r3, [r7, #12]
 800e17c:	68ba      	ldr	r2, [r7, #8]
 800e17e:	625a      	str	r2, [r3, #36]	; 0x24
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 800e180:	683b      	ldr	r3, [r7, #0]
 800e182:	025a      	lsls	r2, r3, #9
 800e184:	68fb      	ldr	r3, [r7, #12]
 800e186:	629a      	str	r2, [r3, #40]	; 0x28

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800e188:	68fb      	ldr	r3, [r7, #12]
 800e18a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e18c:	2b01      	cmp	r3, #1
 800e18e:	d002      	beq.n	800e196 <HAL_SD_ReadBlocks_DMA+0x86>
    {
      add *= 512U;
 800e190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e192:	025b      	lsls	r3, r3, #9
 800e194:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e196:	f04f 33ff 	mov.w	r3, #4294967295
 800e19a:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800e19c:	683b      	ldr	r3, [r7, #0]
 800e19e:	025b      	lsls	r3, r3, #9
 800e1a0:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800e1a2:	2390      	movs	r3, #144	; 0x90
 800e1a4:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e1a6:	2302      	movs	r3, #2
 800e1a8:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e1aa:	2300      	movs	r3, #0
 800e1ac:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800e1ae:	2300      	movs	r3, #0
 800e1b0:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	681b      	ldr	r3, [r3, #0]
 800e1b6:	f107 0210 	add.w	r2, r7, #16
 800e1ba:	4611      	mov	r1, r2
 800e1bc:	4618      	mov	r0, r3
 800e1be:	f004 feb7 	bl	8012f30 <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	681b      	ldr	r3, [r3, #0]
 800e1c6:	68da      	ldr	r2, [r3, #12]
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	681b      	ldr	r3, [r3, #0]
 800e1cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e1d0:	60da      	str	r2, [r3, #12]
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	68ba      	ldr	r2, [r7, #8]
 800e1d8:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	2201      	movs	r2, #1
 800e1e0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Read Blocks in DMA mode */
    if (NumberOfBlocks > 1U)
 800e1e2:	683b      	ldr	r3, [r7, #0]
 800e1e4:	2b01      	cmp	r3, #1
 800e1e6:	d90a      	bls.n	800e1fe <HAL_SD_ReadBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	2282      	movs	r2, #130	; 0x82
 800e1ec:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	681b      	ldr	r3, [r3, #0]
 800e1f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e1f4:	4618      	mov	r0, r3
 800e1f6:	f004 ff0d 	bl	8013014 <SDMMC_CmdReadMultiBlock>
 800e1fa:	62f8      	str	r0, [r7, #44]	; 0x2c
 800e1fc:	e009      	b.n	800e212 <HAL_SD_ReadBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	2281      	movs	r2, #129	; 0x81
 800e202:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	681b      	ldr	r3, [r3, #0]
 800e208:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e20a:	4618      	mov	r0, r3
 800e20c:	f004 fedf 	bl	8012fce <SDMMC_CmdReadSingleBlock>
 800e210:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800e212:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e214:	2b00      	cmp	r3, #0
 800e216:	d012      	beq.n	800e23e <HAL_SD_ReadBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	4a0f      	ldr	r2, [pc, #60]	; (800e25c <HAL_SD_ReadBlocks_DMA+0x14c>)
 800e21e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800e220:	68fb      	ldr	r3, [r7, #12]
 800e222:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e226:	431a      	orrs	r2, r3
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800e22c:	68fb      	ldr	r3, [r7, #12]
 800e22e:	2201      	movs	r2, #1
 800e230:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	2200      	movs	r2, #0
 800e238:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 800e23a:	2301      	movs	r3, #1
 800e23c:	e00a      	b.n	800e254 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800e23e:	68fb      	ldr	r3, [r7, #12]
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800e24c:	63da      	str	r2, [r3, #60]	; 0x3c


    return HAL_OK;
 800e24e:	2300      	movs	r3, #0
 800e250:	e000      	b.n	800e254 <HAL_SD_ReadBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800e252:	2302      	movs	r3, #2
  }
}
 800e254:	4618      	mov	r0, r3
 800e256:	3730      	adds	r7, #48	; 0x30
 800e258:	46bd      	mov	sp, r7
 800e25a:	bd80      	pop	{r7, pc}
 800e25c:	1fe00fff 	.word	0x1fe00fff

0800e260 <HAL_SD_WriteBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                         uint32_t NumberOfBlocks)
{
 800e260:	b580      	push	{r7, lr}
 800e262:	b08c      	sub	sp, #48	; 0x30
 800e264:	af00      	add	r7, sp, #0
 800e266:	60f8      	str	r0, [r7, #12]
 800e268:	60b9      	str	r1, [r7, #8]
 800e26a:	607a      	str	r2, [r7, #4]
 800e26c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	62bb      	str	r3, [r7, #40]	; 0x28

  if (NULL == pData)
 800e272:	68bb      	ldr	r3, [r7, #8]
 800e274:	2b00      	cmp	r3, #0
 800e276:	d107      	bne.n	800e288 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e27c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800e280:	68fb      	ldr	r3, [r7, #12]
 800e282:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800e284:	2301      	movs	r3, #1
 800e286:	e08d      	b.n	800e3a4 <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800e288:	68fb      	ldr	r3, [r7, #12]
 800e28a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800e28e:	b2db      	uxtb	r3, r3
 800e290:	2b01      	cmp	r3, #1
 800e292:	f040 8086 	bne.w	800e3a2 <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800e296:	68fb      	ldr	r3, [r7, #12]
 800e298:	2200      	movs	r2, #0
 800e29a:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800e29c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e29e:	683b      	ldr	r3, [r7, #0]
 800e2a0:	441a      	add	r2, r3
 800e2a2:	68fb      	ldr	r3, [r7, #12]
 800e2a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e2a6:	429a      	cmp	r2, r3
 800e2a8:	d907      	bls.n	800e2ba <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800e2aa:	68fb      	ldr	r3, [r7, #12]
 800e2ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e2ae:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800e2b2:	68fb      	ldr	r3, [r7, #12]
 800e2b4:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800e2b6:	2301      	movs	r3, #1
 800e2b8:	e074      	b.n	800e3a4 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800e2ba:	68fb      	ldr	r3, [r7, #12]
 800e2bc:	2203      	movs	r2, #3
 800e2be:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800e2c2:	68fb      	ldr	r3, [r7, #12]
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	2200      	movs	r2, #0
 800e2c8:	62da      	str	r2, [r3, #44]	; 0x2c

    hsd->pTxBuffPtr = pData;
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	68ba      	ldr	r2, [r7, #8]
 800e2ce:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 800e2d0:	683b      	ldr	r3, [r7, #0]
 800e2d2:	025a      	lsls	r2, r3, #9
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	621a      	str	r2, [r3, #32]

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e2dc:	2b01      	cmp	r3, #1
 800e2de:	d002      	beq.n	800e2e6 <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= 512U;
 800e2e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e2e2:	025b      	lsls	r3, r3, #9
 800e2e4:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e2e6:	f04f 33ff 	mov.w	r3, #4294967295
 800e2ea:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800e2ec:	683b      	ldr	r3, [r7, #0]
 800e2ee:	025b      	lsls	r3, r3, #9
 800e2f0:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800e2f2:	2390      	movs	r3, #144	; 0x90
 800e2f4:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800e2f6:	2300      	movs	r3, #0
 800e2f8:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e2fa:	2300      	movs	r3, #0
 800e2fc:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800e2fe:	2300      	movs	r3, #0
 800e300:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e302:	68fb      	ldr	r3, [r7, #12]
 800e304:	681b      	ldr	r3, [r3, #0]
 800e306:	f107 0210 	add.w	r2, r7, #16
 800e30a:	4611      	mov	r1, r2
 800e30c:	4618      	mov	r0, r3
 800e30e:	f004 fe0f 	bl	8012f30 <SDMMC_ConfigData>


    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	681b      	ldr	r3, [r3, #0]
 800e316:	68da      	ldr	r2, [r3, #12]
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	681b      	ldr	r3, [r3, #0]
 800e31c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e320:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800e322:	68fb      	ldr	r3, [r7, #12]
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	68ba      	ldr	r2, [r7, #8]
 800e328:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800e32a:	68fb      	ldr	r3, [r7, #12]
 800e32c:	681b      	ldr	r3, [r3, #0]
 800e32e:	2201      	movs	r2, #1
 800e330:	651a      	str	r2, [r3, #80]	; 0x50

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 800e332:	683b      	ldr	r3, [r7, #0]
 800e334:	2b01      	cmp	r3, #1
 800e336:	d90a      	bls.n	800e34e <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	22a0      	movs	r2, #160	; 0xa0
 800e33c:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e344:	4618      	mov	r0, r3
 800e346:	f004 feab 	bl	80130a0 <SDMMC_CmdWriteMultiBlock>
 800e34a:	62f8      	str	r0, [r7, #44]	; 0x2c
 800e34c:	e009      	b.n	800e362 <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800e34e:	68fb      	ldr	r3, [r7, #12]
 800e350:	2290      	movs	r2, #144	; 0x90
 800e352:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800e354:	68fb      	ldr	r3, [r7, #12]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e35a:	4618      	mov	r0, r3
 800e35c:	f004 fe7d 	bl	801305a <SDMMC_CmdWriteSingleBlock>
 800e360:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800e362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e364:	2b00      	cmp	r3, #0
 800e366:	d012      	beq.n	800e38e <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	4a0f      	ldr	r2, [pc, #60]	; (800e3ac <HAL_SD_WriteBlocks_DMA+0x14c>)
 800e36e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e374:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e376:	431a      	orrs	r2, r3
 800e378:	68fb      	ldr	r3, [r7, #12]
 800e37a:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800e37c:	68fb      	ldr	r3, [r7, #12]
 800e37e:	2201      	movs	r2, #1
 800e380:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	2200      	movs	r2, #0
 800e388:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 800e38a:	2301      	movs	r3, #1
 800e38c:	e00a      	b.n	800e3a4 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 800e38e:	68fb      	ldr	r3, [r7, #12]
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	f442 728d 	orr.w	r2, r2, #282	; 0x11a
 800e39c:	63da      	str	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800e39e:	2300      	movs	r3, #0
 800e3a0:	e000      	b.n	800e3a4 <HAL_SD_WriteBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800e3a2:	2302      	movs	r3, #2
  }
}
 800e3a4:	4618      	mov	r0, r3
 800e3a6:	3730      	adds	r7, #48	; 0x30
 800e3a8:	46bd      	mov	sp, r7
 800e3aa:	bd80      	pop	{r7, pc}
 800e3ac:	1fe00fff 	.word	0x1fe00fff

0800e3b0 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800e3b0:	b580      	push	{r7, lr}
 800e3b2:	b084      	sub	sp, #16
 800e3b4:	af00      	add	r7, sp, #0
 800e3b6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e3bc:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	681b      	ldr	r3, [r3, #0]
 800e3c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e3c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d008      	beq.n	800e3de <HAL_SD_IRQHandler+0x2e>
 800e3cc:	68fb      	ldr	r3, [r7, #12]
 800e3ce:	f003 0308 	and.w	r3, r3, #8
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	d003      	beq.n	800e3de <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800e3d6:	6878      	ldr	r0, [r7, #4]
 800e3d8:	f001 f926 	bl	800f628 <SD_Read_IT>
 800e3dc:	e19a      	b.n	800e714 <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	681b      	ldr	r3, [r3, #0]
 800e3e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e3e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	f000 80ac 	beq.w	800e546 <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	681b      	ldr	r3, [r3, #0]
 800e3f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e3f6:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	681b      	ldr	r3, [r3, #0]
 800e3fc:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	681a      	ldr	r2, [r3, #0]
 800e402:	4b59      	ldr	r3, [pc, #356]	; (800e568 <HAL_SD_IRQHandler+0x1b8>)
 800e404:	400b      	ands	r3, r1
 800e406:	63d3      	str	r3, [r2, #60]	; 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	681b      	ldr	r3, [r3, #0]
 800e40c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800e416:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	681b      	ldr	r3, [r3, #0]
 800e41c:	68da      	ldr	r2, [r3, #12]
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	681b      	ldr	r3, [r3, #0]
 800e422:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e426:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	f003 0308 	and.w	r3, r3, #8
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d038      	beq.n	800e4a4 <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	f003 0302 	and.w	r3, r3, #2
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d104      	bne.n	800e446 <HAL_SD_IRQHandler+0x96>
 800e43c:	68fb      	ldr	r3, [r7, #12]
 800e43e:	f003 0320 	and.w	r3, r3, #32
 800e442:	2b00      	cmp	r3, #0
 800e444:	d011      	beq.n	800e46a <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	681b      	ldr	r3, [r3, #0]
 800e44a:	4618      	mov	r0, r3
 800e44c:	f004 fe4c 	bl	80130e8 <SDMMC_CmdStopTransfer>
 800e450:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800e452:	68bb      	ldr	r3, [r7, #8]
 800e454:	2b00      	cmp	r3, #0
 800e456:	d008      	beq.n	800e46a <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e45c:	68bb      	ldr	r3, [r7, #8]
 800e45e:	431a      	orrs	r2, r3
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	635a      	str	r2, [r3, #52]	; 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800e464:	6878      	ldr	r0, [r7, #4]
 800e466:	f000 f95b 	bl	800e720 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	681b      	ldr	r3, [r3, #0]
 800e46e:	4a3f      	ldr	r2, [pc, #252]	; (800e56c <HAL_SD_IRQHandler+0x1bc>)
 800e470:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	2201      	movs	r2, #1
 800e476:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	2200      	movs	r2, #0
 800e47e:	62da      	str	r2, [r3, #44]	; 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800e480:	68fb      	ldr	r3, [r7, #12]
 800e482:	f003 0301 	and.w	r3, r3, #1
 800e486:	2b00      	cmp	r3, #0
 800e488:	d104      	bne.n	800e494 <HAL_SD_IRQHandler+0xe4>
 800e48a:	68fb      	ldr	r3, [r7, #12]
 800e48c:	f003 0302 	and.w	r3, r3, #2
 800e490:	2b00      	cmp	r3, #0
 800e492:	d003      	beq.n	800e49c <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800e494:	6878      	ldr	r0, [r7, #4]
 800e496:	f006 fe55 	bl	8015144 <HAL_SD_RxCpltCallback>
 800e49a:	e13b      	b.n	800e714 <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800e49c:	6878      	ldr	r0, [r7, #4]
 800e49e:	f006 fe47 	bl	8015130 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800e4a2:	e137      	b.n	800e714 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800e4a4:	68fb      	ldr	r3, [r7, #12]
 800e4a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	f000 8132 	beq.w	800e714 <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	681b      	ldr	r3, [r3, #0]
 800e4b4:	2200      	movs	r2, #0
 800e4b6:	629a      	str	r2, [r3, #40]	; 0x28
      hsd->Instance->DCTRL = 0;
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	681b      	ldr	r3, [r3, #0]
 800e4bc:	2200      	movs	r2, #0
 800e4be:	62da      	str	r2, [r3, #44]	; 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	2200      	movs	r2, #0
 800e4c6:	651a      	str	r2, [r3, #80]	; 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800e4c8:	68fb      	ldr	r3, [r7, #12]
 800e4ca:	f003 0302 	and.w	r3, r3, #2
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	d104      	bne.n	800e4dc <HAL_SD_IRQHandler+0x12c>
 800e4d2:	68fb      	ldr	r3, [r7, #12]
 800e4d4:	f003 0320 	and.w	r3, r3, #32
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d011      	beq.n	800e500 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	681b      	ldr	r3, [r3, #0]
 800e4e0:	4618      	mov	r0, r3
 800e4e2:	f004 fe01 	bl	80130e8 <SDMMC_CmdStopTransfer>
 800e4e6:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800e4e8:	68bb      	ldr	r3, [r7, #8]
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d008      	beq.n	800e500 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e4f2:	68bb      	ldr	r3, [r7, #8]
 800e4f4:	431a      	orrs	r2, r3
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	635a      	str	r2, [r3, #52]	; 0x34
          HAL_SD_ErrorCallback(hsd);
 800e4fa:	6878      	ldr	r0, [r7, #4]
 800e4fc:	f000 f910 	bl	800e720 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	2201      	movs	r2, #1
 800e504:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	2200      	movs	r2, #0
 800e50c:	62da      	str	r2, [r3, #44]	; 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	f003 0310 	and.w	r3, r3, #16
 800e514:	2b00      	cmp	r3, #0
 800e516:	d104      	bne.n	800e522 <HAL_SD_IRQHandler+0x172>
 800e518:	68fb      	ldr	r3, [r7, #12]
 800e51a:	f003 0320 	and.w	r3, r3, #32
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d002      	beq.n	800e528 <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 800e522:	6878      	ldr	r0, [r7, #4]
 800e524:	f006 fe04 	bl	8015130 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800e528:	68fb      	ldr	r3, [r7, #12]
 800e52a:	f003 0301 	and.w	r3, r3, #1
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d105      	bne.n	800e53e <HAL_SD_IRQHandler+0x18e>
 800e532:	68fb      	ldr	r3, [r7, #12]
 800e534:	f003 0302 	and.w	r3, r3, #2
 800e538:	2b00      	cmp	r3, #0
 800e53a:	f000 80eb 	beq.w	800e714 <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 800e53e:	6878      	ldr	r0, [r7, #4]
 800e540:	f006 fe00 	bl	8015144 <HAL_SD_RxCpltCallback>
}
 800e544:	e0e6      	b.n	800e714 <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	681b      	ldr	r3, [r3, #0]
 800e54a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e54c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e550:	2b00      	cmp	r3, #0
 800e552:	d00d      	beq.n	800e570 <HAL_SD_IRQHandler+0x1c0>
 800e554:	68fb      	ldr	r3, [r7, #12]
 800e556:	f003 0308 	and.w	r3, r3, #8
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d008      	beq.n	800e570 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 800e55e:	6878      	ldr	r0, [r7, #4]
 800e560:	f001 f8a8 	bl	800f6b4 <SD_Write_IT>
 800e564:	e0d6      	b.n	800e714 <HAL_SD_IRQHandler+0x364>
 800e566:	bf00      	nop
 800e568:	ffff3ec5 	.word	0xffff3ec5
 800e56c:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e576:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	f000 809d 	beq.w	800e6ba <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	681b      	ldr	r3, [r3, #0]
 800e584:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e586:	f003 0302 	and.w	r3, r3, #2
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d005      	beq.n	800e59a <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e592:	f043 0202 	orr.w	r2, r3, #2
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	681b      	ldr	r3, [r3, #0]
 800e59e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e5a0:	f003 0308 	and.w	r3, r3, #8
 800e5a4:	2b00      	cmp	r3, #0
 800e5a6:	d005      	beq.n	800e5b4 <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e5ac:	f043 0208 	orr.w	r2, r3, #8
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e5ba:	f003 0320 	and.w	r3, r3, #32
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d005      	beq.n	800e5ce <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800e5c2:	687b      	ldr	r3, [r7, #4]
 800e5c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e5c6:	f043 0220 	orr.w	r2, r3, #32
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	681b      	ldr	r3, [r3, #0]
 800e5d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e5d4:	f003 0310 	and.w	r3, r3, #16
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	d005      	beq.n	800e5e8 <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e5e0:	f043 0210 	orr.w	r2, r3, #16
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	681b      	ldr	r3, [r3, #0]
 800e5ec:	4a4b      	ldr	r2, [pc, #300]	; (800e71c <HAL_SD_IRQHandler+0x36c>)
 800e5ee:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	681b      	ldr	r3, [r3, #0]
 800e5f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800e5fe:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	681b      	ldr	r3, [r3, #0]
 800e604:	68da      	ldr	r2, [r3, #12]
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e60e:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	681b      	ldr	r3, [r3, #0]
 800e614:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e61e:	62da      	str	r2, [r3, #44]	; 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	681b      	ldr	r3, [r3, #0]
 800e624:	68da      	ldr	r2, [r3, #12]
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	681b      	ldr	r3, [r3, #0]
 800e62a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800e62e:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	681b      	ldr	r3, [r3, #0]
 800e634:	4618      	mov	r0, r3
 800e636:	f004 fd57 	bl	80130e8 <SDMMC_CmdStopTransfer>
 800e63a:	4602      	mov	r2, r0
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e640:	431a      	orrs	r2, r3
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	68da      	ldr	r2, [r3, #12]
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	681b      	ldr	r3, [r3, #0]
 800e650:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e654:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e65e:	639a      	str	r2, [r3, #56]	; 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 800e660:	68fb      	ldr	r3, [r7, #12]
 800e662:	f003 0308 	and.w	r3, r3, #8
 800e666:	2b00      	cmp	r3, #0
 800e668:	d00a      	beq.n	800e680 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	2201      	movs	r2, #1
 800e66e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	2200      	movs	r2, #0
 800e676:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_SD_ErrorCallback(hsd);
 800e678:	6878      	ldr	r0, [r7, #4]
 800e67a:	f000 f851 	bl	800e720 <HAL_SD_ErrorCallback>
}
 800e67e:	e049      	b.n	800e714 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800e680:	68fb      	ldr	r3, [r7, #12]
 800e682:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e686:	2b00      	cmp	r3, #0
 800e688:	d044      	beq.n	800e714 <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d040      	beq.n	800e714 <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	681b      	ldr	r3, [r3, #0]
 800e696:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	681b      	ldr	r3, [r3, #0]
 800e69c:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800e6a0:	63da      	str	r2, [r3, #60]	; 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	2200      	movs	r2, #0
 800e6a8:	651a      	str	r2, [r3, #80]	; 0x50
        hsd->State = HAL_SD_STATE_READY;
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	2201      	movs	r2, #1
 800e6ae:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        HAL_SD_ErrorCallback(hsd);
 800e6b2:	6878      	ldr	r0, [r7, #4]
 800e6b4:	f000 f834 	bl	800e720 <HAL_SD_ErrorCallback>
}
 800e6b8:	e02c      	b.n	800e714 <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	681b      	ldr	r3, [r3, #0]
 800e6be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e6c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d025      	beq.n	800e714 <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e6d0:	639a      	str	r2, [r3, #56]	; 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	681b      	ldr	r3, [r3, #0]
 800e6d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e6d8:	f003 0304 	and.w	r3, r3, #4
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d10c      	bne.n	800e6fa <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	f003 0320 	and.w	r3, r3, #32
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	d003      	beq.n	800e6f2 <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 800e6ea:	6878      	ldr	r0, [r7, #4]
 800e6ec:	f001 f84a 	bl	800f784 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 800e6f0:	e010      	b.n	800e714 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 800e6f2:	6878      	ldr	r0, [r7, #4]
 800e6f4:	f001 f832 	bl	800f75c <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 800e6f8:	e00c      	b.n	800e714 <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	f003 0320 	and.w	r3, r3, #32
 800e700:	2b00      	cmp	r3, #0
 800e702:	d003      	beq.n	800e70c <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 800e704:	6878      	ldr	r0, [r7, #4]
 800e706:	f001 f833 	bl	800f770 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 800e70a:	e003      	b.n	800e714 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 800e70c:	6878      	ldr	r0, [r7, #4]
 800e70e:	f001 f81b 	bl	800f748 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 800e712:	e7ff      	b.n	800e714 <HAL_SD_IRQHandler+0x364>
 800e714:	bf00      	nop
 800e716:	3710      	adds	r7, #16
 800e718:	46bd      	mov	sp, r7
 800e71a:	bd80      	pop	{r7, pc}
 800e71c:	18000f3a 	.word	0x18000f3a

0800e720 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800e720:	b480      	push	{r7}
 800e722:	b083      	sub	sp, #12
 800e724:	af00      	add	r7, sp, #0
 800e726:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800e728:	bf00      	nop
 800e72a:	370c      	adds	r7, #12
 800e72c:	46bd      	mov	sp, r7
 800e72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e732:	4770      	bx	lr

0800e734 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800e734:	b480      	push	{r7}
 800e736:	b083      	sub	sp, #12
 800e738:	af00      	add	r7, sp, #0
 800e73a:	6078      	str	r0, [r7, #4]
 800e73c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e742:	0f9b      	lsrs	r3, r3, #30
 800e744:	b2da      	uxtb	r2, r3
 800e746:	683b      	ldr	r3, [r7, #0]
 800e748:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e74e:	0e9b      	lsrs	r3, r3, #26
 800e750:	b2db      	uxtb	r3, r3
 800e752:	f003 030f 	and.w	r3, r3, #15
 800e756:	b2da      	uxtb	r2, r3
 800e758:	683b      	ldr	r3, [r7, #0]
 800e75a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e760:	0e1b      	lsrs	r3, r3, #24
 800e762:	b2db      	uxtb	r3, r3
 800e764:	f003 0303 	and.w	r3, r3, #3
 800e768:	b2da      	uxtb	r2, r3
 800e76a:	683b      	ldr	r3, [r7, #0]
 800e76c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e772:	0c1b      	lsrs	r3, r3, #16
 800e774:	b2da      	uxtb	r2, r3
 800e776:	683b      	ldr	r3, [r7, #0]
 800e778:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e77e:	0a1b      	lsrs	r3, r3, #8
 800e780:	b2da      	uxtb	r2, r3
 800e782:	683b      	ldr	r3, [r7, #0]
 800e784:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e78a:	b2da      	uxtb	r2, r3
 800e78c:	683b      	ldr	r3, [r7, #0]
 800e78e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e794:	0d1b      	lsrs	r3, r3, #20
 800e796:	b29a      	uxth	r2, r3
 800e798:	683b      	ldr	r3, [r7, #0]
 800e79a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e7a0:	0c1b      	lsrs	r3, r3, #16
 800e7a2:	b2db      	uxtb	r3, r3
 800e7a4:	f003 030f 	and.w	r3, r3, #15
 800e7a8:	b2da      	uxtb	r2, r3
 800e7aa:	683b      	ldr	r3, [r7, #0]
 800e7ac:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e7b2:	0bdb      	lsrs	r3, r3, #15
 800e7b4:	b2db      	uxtb	r3, r3
 800e7b6:	f003 0301 	and.w	r3, r3, #1
 800e7ba:	b2da      	uxtb	r2, r3
 800e7bc:	683b      	ldr	r3, [r7, #0]
 800e7be:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e7c4:	0b9b      	lsrs	r3, r3, #14
 800e7c6:	b2db      	uxtb	r3, r3
 800e7c8:	f003 0301 	and.w	r3, r3, #1
 800e7cc:	b2da      	uxtb	r2, r3
 800e7ce:	683b      	ldr	r3, [r7, #0]
 800e7d0:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e7d6:	0b5b      	lsrs	r3, r3, #13
 800e7d8:	b2db      	uxtb	r3, r3
 800e7da:	f003 0301 	and.w	r3, r3, #1
 800e7de:	b2da      	uxtb	r2, r3
 800e7e0:	683b      	ldr	r3, [r7, #0]
 800e7e2:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e7e8:	0b1b      	lsrs	r3, r3, #12
 800e7ea:	b2db      	uxtb	r3, r3
 800e7ec:	f003 0301 	and.w	r3, r3, #1
 800e7f0:	b2da      	uxtb	r2, r3
 800e7f2:	683b      	ldr	r3, [r7, #0]
 800e7f4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800e7f6:	683b      	ldr	r3, [r7, #0]
 800e7f8:	2200      	movs	r2, #0
 800e7fa:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e800:	2b00      	cmp	r3, #0
 800e802:	d163      	bne.n	800e8cc <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e808:	009a      	lsls	r2, r3, #2
 800e80a:	f640 73fc 	movw	r3, #4092	; 0xffc
 800e80e:	4013      	ands	r3, r2
 800e810:	687a      	ldr	r2, [r7, #4]
 800e812:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800e814:	0f92      	lsrs	r2, r2, #30
 800e816:	431a      	orrs	r2, r3
 800e818:	683b      	ldr	r3, [r7, #0]
 800e81a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e820:	0edb      	lsrs	r3, r3, #27
 800e822:	b2db      	uxtb	r3, r3
 800e824:	f003 0307 	and.w	r3, r3, #7
 800e828:	b2da      	uxtb	r2, r3
 800e82a:	683b      	ldr	r3, [r7, #0]
 800e82c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e832:	0e1b      	lsrs	r3, r3, #24
 800e834:	b2db      	uxtb	r3, r3
 800e836:	f003 0307 	and.w	r3, r3, #7
 800e83a:	b2da      	uxtb	r2, r3
 800e83c:	683b      	ldr	r3, [r7, #0]
 800e83e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e844:	0d5b      	lsrs	r3, r3, #21
 800e846:	b2db      	uxtb	r3, r3
 800e848:	f003 0307 	and.w	r3, r3, #7
 800e84c:	b2da      	uxtb	r2, r3
 800e84e:	683b      	ldr	r3, [r7, #0]
 800e850:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e856:	0c9b      	lsrs	r3, r3, #18
 800e858:	b2db      	uxtb	r3, r3
 800e85a:	f003 0307 	and.w	r3, r3, #7
 800e85e:	b2da      	uxtb	r2, r3
 800e860:	683b      	ldr	r3, [r7, #0]
 800e862:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e868:	0bdb      	lsrs	r3, r3, #15
 800e86a:	b2db      	uxtb	r3, r3
 800e86c:	f003 0307 	and.w	r3, r3, #7
 800e870:	b2da      	uxtb	r2, r3
 800e872:	683b      	ldr	r3, [r7, #0]
 800e874:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800e876:	683b      	ldr	r3, [r7, #0]
 800e878:	691b      	ldr	r3, [r3, #16]
 800e87a:	1c5a      	adds	r2, r3, #1
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800e880:	683b      	ldr	r3, [r7, #0]
 800e882:	7e1b      	ldrb	r3, [r3, #24]
 800e884:	b2db      	uxtb	r3, r3
 800e886:	f003 0307 	and.w	r3, r3, #7
 800e88a:	3302      	adds	r3, #2
 800e88c:	2201      	movs	r2, #1
 800e88e:	fa02 f303 	lsl.w	r3, r2, r3
 800e892:	687a      	ldr	r2, [r7, #4]
 800e894:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800e896:	fb03 f202 	mul.w	r2, r3, r2
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800e89e:	683b      	ldr	r3, [r7, #0]
 800e8a0:	7a1b      	ldrb	r3, [r3, #8]
 800e8a2:	b2db      	uxtb	r3, r3
 800e8a4:	f003 030f 	and.w	r3, r3, #15
 800e8a8:	2201      	movs	r2, #1
 800e8aa:	409a      	lsls	r2, r3
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	64da      	str	r2, [r3, #76]	; 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e8b4:	687a      	ldr	r2, [r7, #4]
 800e8b6:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800e8b8:	0a52      	lsrs	r2, r2, #9
 800e8ba:	fb03 f202 	mul.w	r2, r3, r2
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = 512U;
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e8c8:	655a      	str	r2, [r3, #84]	; 0x54
 800e8ca:	e031      	b.n	800e930 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e8d0:	2b01      	cmp	r3, #1
 800e8d2:	d11d      	bne.n	800e910 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e8d8:	041b      	lsls	r3, r3, #16
 800e8da:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e8e2:	0c1b      	lsrs	r3, r3, #16
 800e8e4:	431a      	orrs	r2, r3
 800e8e6:	683b      	ldr	r3, [r7, #0]
 800e8e8:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800e8ea:	683b      	ldr	r3, [r7, #0]
 800e8ec:	691b      	ldr	r3, [r3, #16]
 800e8ee:	3301      	adds	r3, #1
 800e8f0:	029a      	lsls	r2, r3, #10
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.BlockSize = 512U;
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e904:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	655a      	str	r2, [r3, #84]	; 0x54
 800e90e:	e00f      	b.n	800e930 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	681b      	ldr	r3, [r3, #0]
 800e914:	4a58      	ldr	r2, [pc, #352]	; (800ea78 <HAL_SD_GetCardCSD+0x344>)
 800e916:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e91c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	2201      	movs	r2, #1
 800e928:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 800e92c:	2301      	movs	r3, #1
 800e92e:	e09d      	b.n	800ea6c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e934:	0b9b      	lsrs	r3, r3, #14
 800e936:	b2db      	uxtb	r3, r3
 800e938:	f003 0301 	and.w	r3, r3, #1
 800e93c:	b2da      	uxtb	r2, r3
 800e93e:	683b      	ldr	r3, [r7, #0]
 800e940:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e946:	09db      	lsrs	r3, r3, #7
 800e948:	b2db      	uxtb	r3, r3
 800e94a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e94e:	b2da      	uxtb	r2, r3
 800e950:	683b      	ldr	r3, [r7, #0]
 800e952:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e958:	b2db      	uxtb	r3, r3
 800e95a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e95e:	b2da      	uxtb	r2, r3
 800e960:	683b      	ldr	r3, [r7, #0]
 800e962:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e968:	0fdb      	lsrs	r3, r3, #31
 800e96a:	b2da      	uxtb	r2, r3
 800e96c:	683b      	ldr	r3, [r7, #0]
 800e96e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e974:	0f5b      	lsrs	r3, r3, #29
 800e976:	b2db      	uxtb	r3, r3
 800e978:	f003 0303 	and.w	r3, r3, #3
 800e97c:	b2da      	uxtb	r2, r3
 800e97e:	683b      	ldr	r3, [r7, #0]
 800e980:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e986:	0e9b      	lsrs	r3, r3, #26
 800e988:	b2db      	uxtb	r3, r3
 800e98a:	f003 0307 	and.w	r3, r3, #7
 800e98e:	b2da      	uxtb	r2, r3
 800e990:	683b      	ldr	r3, [r7, #0]
 800e992:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e998:	0d9b      	lsrs	r3, r3, #22
 800e99a:	b2db      	uxtb	r3, r3
 800e99c:	f003 030f 	and.w	r3, r3, #15
 800e9a0:	b2da      	uxtb	r2, r3
 800e9a2:	683b      	ldr	r3, [r7, #0]
 800e9a4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e9aa:	0d5b      	lsrs	r3, r3, #21
 800e9ac:	b2db      	uxtb	r3, r3
 800e9ae:	f003 0301 	and.w	r3, r3, #1
 800e9b2:	b2da      	uxtb	r2, r3
 800e9b4:	683b      	ldr	r3, [r7, #0]
 800e9b6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800e9ba:	683b      	ldr	r3, [r7, #0]
 800e9bc:	2200      	movs	r2, #0
 800e9be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e9c6:	0c1b      	lsrs	r3, r3, #16
 800e9c8:	b2db      	uxtb	r3, r3
 800e9ca:	f003 0301 	and.w	r3, r3, #1
 800e9ce:	b2da      	uxtb	r2, r3
 800e9d0:	683b      	ldr	r3, [r7, #0]
 800e9d2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e9da:	0bdb      	lsrs	r3, r3, #15
 800e9dc:	b2db      	uxtb	r3, r3
 800e9de:	f003 0301 	and.w	r3, r3, #1
 800e9e2:	b2da      	uxtb	r2, r3
 800e9e4:	683b      	ldr	r3, [r7, #0]
 800e9e6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e9ee:	0b9b      	lsrs	r3, r3, #14
 800e9f0:	b2db      	uxtb	r3, r3
 800e9f2:	f003 0301 	and.w	r3, r3, #1
 800e9f6:	b2da      	uxtb	r2, r3
 800e9f8:	683b      	ldr	r3, [r7, #0]
 800e9fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ea02:	0b5b      	lsrs	r3, r3, #13
 800ea04:	b2db      	uxtb	r3, r3
 800ea06:	f003 0301 	and.w	r3, r3, #1
 800ea0a:	b2da      	uxtb	r2, r3
 800ea0c:	683b      	ldr	r3, [r7, #0]
 800ea0e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ea16:	0b1b      	lsrs	r3, r3, #12
 800ea18:	b2db      	uxtb	r3, r3
 800ea1a:	f003 0301 	and.w	r3, r3, #1
 800ea1e:	b2da      	uxtb	r2, r3
 800ea20:	683b      	ldr	r3, [r7, #0]
 800ea22:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ea2a:	0a9b      	lsrs	r3, r3, #10
 800ea2c:	b2db      	uxtb	r3, r3
 800ea2e:	f003 0303 	and.w	r3, r3, #3
 800ea32:	b2da      	uxtb	r2, r3
 800ea34:	683b      	ldr	r3, [r7, #0]
 800ea36:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ea3e:	0a1b      	lsrs	r3, r3, #8
 800ea40:	b2db      	uxtb	r3, r3
 800ea42:	f003 0303 	and.w	r3, r3, #3
 800ea46:	b2da      	uxtb	r2, r3
 800ea48:	683b      	ldr	r3, [r7, #0]
 800ea4a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800ea52:	085b      	lsrs	r3, r3, #1
 800ea54:	b2db      	uxtb	r3, r3
 800ea56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ea5a:	b2da      	uxtb	r2, r3
 800ea5c:	683b      	ldr	r3, [r7, #0]
 800ea5e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800ea62:	683b      	ldr	r3, [r7, #0]
 800ea64:	2201      	movs	r2, #1
 800ea66:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800ea6a:	2300      	movs	r3, #0
}
 800ea6c:	4618      	mov	r0, r3
 800ea6e:	370c      	adds	r7, #12
 800ea70:	46bd      	mov	sp, r7
 800ea72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea76:	4770      	bx	lr
 800ea78:	1fe00fff 	.word	0x1fe00fff

0800ea7c <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800ea7c:	b580      	push	{r7, lr}
 800ea7e:	b094      	sub	sp, #80	; 0x50
 800ea80:	af00      	add	r7, sp, #0
 800ea82:	6078      	str	r0, [r7, #4]
 800ea84:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800ea86:	2300      	movs	r3, #0
 800ea88:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800ea92:	b2db      	uxtb	r3, r3
 800ea94:	2b03      	cmp	r3, #3
 800ea96:	d101      	bne.n	800ea9c <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 800ea98:	2301      	movs	r3, #1
 800ea9a:	e0a7      	b.n	800ebec <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800ea9c:	f107 0308 	add.w	r3, r7, #8
 800eaa0:	4619      	mov	r1, r3
 800eaa2:	6878      	ldr	r0, [r7, #4]
 800eaa4:	f000 fb62 	bl	800f16c <SD_SendSDStatus>
 800eaa8:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800eaaa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	d011      	beq.n	800ead4 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	4a4f      	ldr	r2, [pc, #316]	; (800ebf4 <HAL_SD_GetCardStatus+0x178>)
 800eab6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800eabc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800eabe:	431a      	orrs	r2, r3
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	2201      	movs	r2, #1
 800eac8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 800eacc:	2301      	movs	r3, #1
 800eace:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800ead2:	e070      	b.n	800ebb6 <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800ead4:	68bb      	ldr	r3, [r7, #8]
 800ead6:	099b      	lsrs	r3, r3, #6
 800ead8:	b2db      	uxtb	r3, r3
 800eada:	f003 0303 	and.w	r3, r3, #3
 800eade:	b2da      	uxtb	r2, r3
 800eae0:	683b      	ldr	r3, [r7, #0]
 800eae2:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800eae4:	68bb      	ldr	r3, [r7, #8]
 800eae6:	095b      	lsrs	r3, r3, #5
 800eae8:	b2db      	uxtb	r3, r3
 800eaea:	f003 0301 	and.w	r3, r3, #1
 800eaee:	b2da      	uxtb	r2, r3
 800eaf0:	683b      	ldr	r3, [r7, #0]
 800eaf2:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800eaf4:	68bb      	ldr	r3, [r7, #8]
 800eaf6:	0a1b      	lsrs	r3, r3, #8
 800eaf8:	b29b      	uxth	r3, r3
 800eafa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800eafe:	b29a      	uxth	r2, r3
 800eb00:	68bb      	ldr	r3, [r7, #8]
 800eb02:	0e1b      	lsrs	r3, r3, #24
 800eb04:	b29b      	uxth	r3, r3
 800eb06:	4313      	orrs	r3, r2
 800eb08:	b29a      	uxth	r2, r3
 800eb0a:	683b      	ldr	r3, [r7, #0]
 800eb0c:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	061a      	lsls	r2, r3, #24
 800eb12:	68fb      	ldr	r3, [r7, #12]
 800eb14:	021b      	lsls	r3, r3, #8
 800eb16:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800eb1a:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800eb1c:	68fb      	ldr	r3, [r7, #12]
 800eb1e:	0a1b      	lsrs	r3, r3, #8
 800eb20:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800eb24:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800eb26:	68fb      	ldr	r3, [r7, #12]
 800eb28:	0e1b      	lsrs	r3, r3, #24
 800eb2a:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800eb2c:	683b      	ldr	r3, [r7, #0]
 800eb2e:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800eb30:	693b      	ldr	r3, [r7, #16]
 800eb32:	b2da      	uxtb	r2, r3
 800eb34:	683b      	ldr	r3, [r7, #0]
 800eb36:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800eb38:	693b      	ldr	r3, [r7, #16]
 800eb3a:	0a1b      	lsrs	r3, r3, #8
 800eb3c:	b2da      	uxtb	r2, r3
 800eb3e:	683b      	ldr	r3, [r7, #0]
 800eb40:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800eb42:	693b      	ldr	r3, [r7, #16]
 800eb44:	0d1b      	lsrs	r3, r3, #20
 800eb46:	b2db      	uxtb	r3, r3
 800eb48:	f003 030f 	and.w	r3, r3, #15
 800eb4c:	b2da      	uxtb	r2, r3
 800eb4e:	683b      	ldr	r3, [r7, #0]
 800eb50:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800eb52:	693b      	ldr	r3, [r7, #16]
 800eb54:	0c1b      	lsrs	r3, r3, #16
 800eb56:	b29b      	uxth	r3, r3
 800eb58:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800eb5c:	b29a      	uxth	r2, r3
 800eb5e:	697b      	ldr	r3, [r7, #20]
 800eb60:	b29b      	uxth	r3, r3
 800eb62:	b2db      	uxtb	r3, r3
 800eb64:	b29b      	uxth	r3, r3
 800eb66:	4313      	orrs	r3, r2
 800eb68:	b29a      	uxth	r2, r3
 800eb6a:	683b      	ldr	r3, [r7, #0]
 800eb6c:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800eb6e:	697b      	ldr	r3, [r7, #20]
 800eb70:	0a9b      	lsrs	r3, r3, #10
 800eb72:	b2db      	uxtb	r3, r3
 800eb74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800eb78:	b2da      	uxtb	r2, r3
 800eb7a:	683b      	ldr	r3, [r7, #0]
 800eb7c:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800eb7e:	697b      	ldr	r3, [r7, #20]
 800eb80:	0a1b      	lsrs	r3, r3, #8
 800eb82:	b2db      	uxtb	r3, r3
 800eb84:	f003 0303 	and.w	r3, r3, #3
 800eb88:	b2da      	uxtb	r2, r3
 800eb8a:	683b      	ldr	r3, [r7, #0]
 800eb8c:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800eb8e:	697b      	ldr	r3, [r7, #20]
 800eb90:	091b      	lsrs	r3, r3, #4
 800eb92:	b2db      	uxtb	r3, r3
 800eb94:	f003 030f 	and.w	r3, r3, #15
 800eb98:	b2da      	uxtb	r2, r3
 800eb9a:	683b      	ldr	r3, [r7, #0]
 800eb9c:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800eb9e:	697b      	ldr	r3, [r7, #20]
 800eba0:	b2db      	uxtb	r3, r3
 800eba2:	f003 030f 	and.w	r3, r3, #15
 800eba6:	b2da      	uxtb	r2, r3
 800eba8:	683b      	ldr	r3, [r7, #0]
 800ebaa:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800ebac:	69bb      	ldr	r3, [r7, #24]
 800ebae:	0e1b      	lsrs	r3, r3, #24
 800ebb0:	b2da      	uxtb	r2, r3
 800ebb2:	683b      	ldr	r3, [r7, #0]
 800ebb4:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	681b      	ldr	r3, [r3, #0]
 800ebba:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ebbe:	4618      	mov	r0, r3
 800ebc0:	f004 f9e2 	bl	8012f88 <SDMMC_CmdBlockLength>
 800ebc4:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800ebc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	d00d      	beq.n	800ebe8 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	681b      	ldr	r3, [r3, #0]
 800ebd0:	4a08      	ldr	r2, [pc, #32]	; (800ebf4 <HAL_SD_GetCardStatus+0x178>)
 800ebd2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ebd8:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	2201      	movs	r2, #1
 800ebde:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 800ebe2:	2301      	movs	r3, #1
 800ebe4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }


  return status;
 800ebe8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 800ebec:	4618      	mov	r0, r3
 800ebee:	3750      	adds	r7, #80	; 0x50
 800ebf0:	46bd      	mov	sp, r7
 800ebf2:	bd80      	pop	{r7, pc}
 800ebf4:	1fe00fff 	.word	0x1fe00fff

0800ebf8 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800ebf8:	b480      	push	{r7}
 800ebfa:	b083      	sub	sp, #12
 800ebfc:	af00      	add	r7, sp, #0
 800ebfe:	6078      	str	r0, [r7, #4]
 800ec00:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ec06:	683b      	ldr	r3, [r7, #0]
 800ec08:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ec0e:	683b      	ldr	r3, [r7, #0]
 800ec10:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800ec12:	687b      	ldr	r3, [r7, #4]
 800ec14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ec16:	683b      	ldr	r3, [r7, #0]
 800ec18:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ec1e:	683b      	ldr	r3, [r7, #0]
 800ec20:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ec26:	683b      	ldr	r3, [r7, #0]
 800ec28:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ec2e:	683b      	ldr	r3, [r7, #0]
 800ec30:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ec36:	683b      	ldr	r3, [r7, #0]
 800ec38:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ec3e:	683b      	ldr	r3, [r7, #0]
 800ec40:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800ec42:	2300      	movs	r3, #0
}
 800ec44:	4618      	mov	r0, r3
 800ec46:	370c      	adds	r7, #12
 800ec48:	46bd      	mov	sp, r7
 800ec4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec4e:	4770      	bx	lr

0800ec50 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800ec50:	b590      	push	{r4, r7, lr}
 800ec52:	b08d      	sub	sp, #52	; 0x34
 800ec54:	af02      	add	r7, sp, #8
 800ec56:	6078      	str	r0, [r7, #4]
 800ec58:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 800ec5a:	2300      	movs	r3, #0
 800ec5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	2203      	movs	r2, #3
 800ec64:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ec6c:	2b03      	cmp	r3, #3
 800ec6e:	d02e      	beq.n	800ecce <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800ec70:	683b      	ldr	r3, [r7, #0]
 800ec72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ec76:	d106      	bne.n	800ec86 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ec7c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	635a      	str	r2, [r3, #52]	; 0x34
 800ec84:	e029      	b.n	800ecda <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800ec86:	683b      	ldr	r3, [r7, #0]
 800ec88:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ec8c:	d10a      	bne.n	800eca4 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800ec8e:	6878      	ldr	r0, [r7, #4]
 800ec90:	f000 fb64 	bl	800f35c <SD_WideBus_Enable>
 800ec94:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ec9a:	6a3b      	ldr	r3, [r7, #32]
 800ec9c:	431a      	orrs	r2, r3
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	635a      	str	r2, [r3, #52]	; 0x34
 800eca2:	e01a      	b.n	800ecda <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800eca4:	683b      	ldr	r3, [r7, #0]
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	d10a      	bne.n	800ecc0 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800ecaa:	6878      	ldr	r0, [r7, #4]
 800ecac:	f000 fba1 	bl	800f3f2 <SD_WideBus_Disable>
 800ecb0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ecb6:	6a3b      	ldr	r3, [r7, #32]
 800ecb8:	431a      	orrs	r2, r3
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	635a      	str	r2, [r3, #52]	; 0x34
 800ecbe:	e00c      	b.n	800ecda <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ecc4:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	635a      	str	r2, [r3, #52]	; 0x34
 800eccc:	e005      	b.n	800ecda <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ecd2:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	635a      	str	r2, [r3, #52]	; 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ecde:	2b00      	cmp	r3, #0
 800ece0:	d007      	beq.n	800ecf2 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	4a5f      	ldr	r2, [pc, #380]	; (800ee64 <HAL_SD_ConfigWideBusOperation+0x214>)
 800ece8:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800ecea:	2301      	movs	r3, #1
 800ecec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ecf0:	e096      	b.n	800ee20 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800ecf2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800ecf6:	f04f 0100 	mov.w	r1, #0
 800ecfa:	f7fd fea3 	bl	800ca44 <HAL_RCCEx_GetPeriphCLKFreq>
 800ecfe:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 800ed00:	69fb      	ldr	r3, [r7, #28]
 800ed02:	2b00      	cmp	r3, #0
 800ed04:	f000 8083 	beq.w	800ee0e <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	685b      	ldr	r3, [r3, #4]
 800ed0c:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	689b      	ldr	r3, [r3, #8]
 800ed12:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 800ed14:	683b      	ldr	r3, [r7, #0]
 800ed16:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	691b      	ldr	r3, [r3, #16]
 800ed1c:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	695a      	ldr	r2, [r3, #20]
 800ed22:	69fb      	ldr	r3, [r7, #28]
 800ed24:	4950      	ldr	r1, [pc, #320]	; (800ee68 <HAL_SD_ConfigWideBusOperation+0x218>)
 800ed26:	fba1 1303 	umull	r1, r3, r1, r3
 800ed2a:	0e1b      	lsrs	r3, r3, #24
 800ed2c:	429a      	cmp	r2, r3
 800ed2e:	d303      	bcc.n	800ed38 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	695b      	ldr	r3, [r3, #20]
 800ed34:	61bb      	str	r3, [r7, #24]
 800ed36:	e05a      	b.n	800edee <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ed3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ed40:	d103      	bne.n	800ed4a <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	695b      	ldr	r3, [r3, #20]
 800ed46:	61bb      	str	r3, [r7, #24]
 800ed48:	e051      	b.n	800edee <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ed4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ed52:	d126      	bne.n	800eda2 <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	695b      	ldr	r3, [r3, #20]
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	d10e      	bne.n	800ed7a <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800ed5c:	69fb      	ldr	r3, [r7, #28]
 800ed5e:	4a43      	ldr	r2, [pc, #268]	; (800ee6c <HAL_SD_ConfigWideBusOperation+0x21c>)
 800ed60:	4293      	cmp	r3, r2
 800ed62:	d906      	bls.n	800ed72 <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800ed64:	69fb      	ldr	r3, [r7, #28]
 800ed66:	4a40      	ldr	r2, [pc, #256]	; (800ee68 <HAL_SD_ConfigWideBusOperation+0x218>)
 800ed68:	fba2 2303 	umull	r2, r3, r2, r3
 800ed6c:	0e5b      	lsrs	r3, r3, #25
 800ed6e:	61bb      	str	r3, [r7, #24]
 800ed70:	e03d      	b.n	800edee <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	695b      	ldr	r3, [r3, #20]
 800ed76:	61bb      	str	r3, [r7, #24]
 800ed78:	e039      	b.n	800edee <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	695b      	ldr	r3, [r3, #20]
 800ed7e:	005b      	lsls	r3, r3, #1
 800ed80:	69fa      	ldr	r2, [r7, #28]
 800ed82:	fbb2 f3f3 	udiv	r3, r2, r3
 800ed86:	4a39      	ldr	r2, [pc, #228]	; (800ee6c <HAL_SD_ConfigWideBusOperation+0x21c>)
 800ed88:	4293      	cmp	r3, r2
 800ed8a:	d906      	bls.n	800ed9a <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800ed8c:	69fb      	ldr	r3, [r7, #28]
 800ed8e:	4a36      	ldr	r2, [pc, #216]	; (800ee68 <HAL_SD_ConfigWideBusOperation+0x218>)
 800ed90:	fba2 2303 	umull	r2, r3, r2, r3
 800ed94:	0e5b      	lsrs	r3, r3, #25
 800ed96:	61bb      	str	r3, [r7, #24]
 800ed98:	e029      	b.n	800edee <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	695b      	ldr	r3, [r3, #20]
 800ed9e:	61bb      	str	r3, [r7, #24]
 800eda0:	e025      	b.n	800edee <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	695b      	ldr	r3, [r3, #20]
 800eda6:	2b00      	cmp	r3, #0
 800eda8:	d10e      	bne.n	800edc8 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800edaa:	69fb      	ldr	r3, [r7, #28]
 800edac:	4a30      	ldr	r2, [pc, #192]	; (800ee70 <HAL_SD_ConfigWideBusOperation+0x220>)
 800edae:	4293      	cmp	r3, r2
 800edb0:	d906      	bls.n	800edc0 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800edb2:	69fb      	ldr	r3, [r7, #28]
 800edb4:	4a2c      	ldr	r2, [pc, #176]	; (800ee68 <HAL_SD_ConfigWideBusOperation+0x218>)
 800edb6:	fba2 2303 	umull	r2, r3, r2, r3
 800edba:	0e1b      	lsrs	r3, r3, #24
 800edbc:	61bb      	str	r3, [r7, #24]
 800edbe:	e016      	b.n	800edee <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	695b      	ldr	r3, [r3, #20]
 800edc4:	61bb      	str	r3, [r7, #24]
 800edc6:	e012      	b.n	800edee <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	695b      	ldr	r3, [r3, #20]
 800edcc:	005b      	lsls	r3, r3, #1
 800edce:	69fa      	ldr	r2, [r7, #28]
 800edd0:	fbb2 f3f3 	udiv	r3, r2, r3
 800edd4:	4a26      	ldr	r2, [pc, #152]	; (800ee70 <HAL_SD_ConfigWideBusOperation+0x220>)
 800edd6:	4293      	cmp	r3, r2
 800edd8:	d906      	bls.n	800ede8 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800edda:	69fb      	ldr	r3, [r7, #28]
 800eddc:	4a22      	ldr	r2, [pc, #136]	; (800ee68 <HAL_SD_ConfigWideBusOperation+0x218>)
 800edde:	fba2 2303 	umull	r2, r3, r2, r3
 800ede2:	0e1b      	lsrs	r3, r3, #24
 800ede4:	61bb      	str	r3, [r7, #24]
 800ede6:	e002      	b.n	800edee <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	695b      	ldr	r3, [r3, #20]
 800edec:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	681c      	ldr	r4, [r3, #0]
 800edf2:	466a      	mov	r2, sp
 800edf4:	f107 0314 	add.w	r3, r7, #20
 800edf8:	e893 0003 	ldmia.w	r3, {r0, r1}
 800edfc:	e882 0003 	stmia.w	r2, {r0, r1}
 800ee00:	f107 0308 	add.w	r3, r7, #8
 800ee04:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ee06:	4620      	mov	r0, r4
 800ee08:	f003 ffe0 	bl	8012dcc <SDMMC_Init>
 800ee0c:	e008      	b.n	800ee20 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ee12:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	635a      	str	r2, [r3, #52]	; 0x34
      status = HAL_ERROR;
 800ee1a:	2301      	movs	r3, #1
 800ee1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	681b      	ldr	r3, [r3, #0]
 800ee24:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ee28:	4618      	mov	r0, r3
 800ee2a:	f004 f8ad 	bl	8012f88 <SDMMC_CmdBlockLength>
 800ee2e:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800ee30:	6a3b      	ldr	r3, [r7, #32]
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	d00c      	beq.n	800ee50 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	681b      	ldr	r3, [r3, #0]
 800ee3a:	4a0a      	ldr	r2, [pc, #40]	; (800ee64 <HAL_SD_ConfigWideBusOperation+0x214>)
 800ee3c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ee42:	6a3b      	ldr	r3, [r7, #32]
 800ee44:	431a      	orrs	r2, r3
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	635a      	str	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800ee4a:	2301      	movs	r3, #1
 800ee4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	2201      	movs	r2, #1
 800ee54:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 800ee58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800ee5c:	4618      	mov	r0, r3
 800ee5e:	372c      	adds	r7, #44	; 0x2c
 800ee60:	46bd      	mov	sp, r7
 800ee62:	bd90      	pop	{r4, r7, pc}
 800ee64:	1fe00fff 	.word	0x1fe00fff
 800ee68:	55e63b89 	.word	0x55e63b89
 800ee6c:	02faf080 	.word	0x02faf080
 800ee70:	017d7840 	.word	0x017d7840

0800ee74 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800ee74:	b580      	push	{r7, lr}
 800ee76:	b086      	sub	sp, #24
 800ee78:	af00      	add	r7, sp, #0
 800ee7a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800ee7c:	2300      	movs	r3, #0
 800ee7e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800ee80:	f107 030c 	add.w	r3, r7, #12
 800ee84:	4619      	mov	r1, r3
 800ee86:	6878      	ldr	r0, [r7, #4]
 800ee88:	f000 fa40 	bl	800f30c <SD_SendStatus>
 800ee8c:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800ee8e:	697b      	ldr	r3, [r7, #20]
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d005      	beq.n	800eea0 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ee98:	697b      	ldr	r3, [r7, #20]
 800ee9a:	431a      	orrs	r2, r3
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800eea0:	68fb      	ldr	r3, [r7, #12]
 800eea2:	0a5b      	lsrs	r3, r3, #9
 800eea4:	f003 030f 	and.w	r3, r3, #15
 800eea8:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800eeaa:	693b      	ldr	r3, [r7, #16]
}
 800eeac:	4618      	mov	r0, r3
 800eeae:	3718      	adds	r7, #24
 800eeb0:	46bd      	mov	sp, r7
 800eeb2:	bd80      	pop	{r7, pc}

0800eeb4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800eeb4:	b580      	push	{r7, lr}
 800eeb6:	b090      	sub	sp, #64	; 0x40
 800eeb8:	af00      	add	r7, sp, #0
 800eeba:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 800eebc:	2300      	movs	r3, #0
 800eebe:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 800eec0:	f7f5 f8e8 	bl	8004094 <HAL_GetTick>
 800eec4:	63f8      	str	r0, [r7, #60]	; 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	681b      	ldr	r3, [r3, #0]
 800eeca:	4618      	mov	r0, r3
 800eecc:	f003 ffd7 	bl	8012e7e <SDMMC_GetPowerState>
 800eed0:	4603      	mov	r3, r0
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d102      	bne.n	800eedc <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800eed6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800eeda:	e0b5      	b.n	800f048 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eee0:	2b03      	cmp	r3, #3
 800eee2:	d02e      	beq.n	800ef42 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	681b      	ldr	r3, [r3, #0]
 800eee8:	4618      	mov	r0, r3
 800eeea:	f004 fa22 	bl	8013332 <SDMMC_CmdSendCID>
 800eeee:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800eef0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	d001      	beq.n	800eefa <SD_InitCard+0x46>
    {
      return errorstate;
 800eef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eef8:	e0a6      	b.n	800f048 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	681b      	ldr	r3, [r3, #0]
 800eefe:	2100      	movs	r1, #0
 800ef00:	4618      	mov	r0, r3
 800ef02:	f004 f802 	bl	8012f0a <SDMMC_GetResponse>
 800ef06:	4602      	mov	r2, r0
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	2104      	movs	r1, #4
 800ef12:	4618      	mov	r0, r3
 800ef14:	f003 fff9 	bl	8012f0a <SDMMC_GetResponse>
 800ef18:	4602      	mov	r2, r0
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	2108      	movs	r1, #8
 800ef24:	4618      	mov	r0, r3
 800ef26:	f003 fff0 	bl	8012f0a <SDMMC_GetResponse>
 800ef2a:	4602      	mov	r2, r0
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	681b      	ldr	r3, [r3, #0]
 800ef34:	210c      	movs	r1, #12
 800ef36:	4618      	mov	r0, r3
 800ef38:	f003 ffe7 	bl	8012f0a <SDMMC_GetResponse>
 800ef3c:	4602      	mov	r2, r0
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	679a      	str	r2, [r3, #120]	; 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ef46:	2b03      	cmp	r3, #3
 800ef48:	d01d      	beq.n	800ef86 <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 800ef4a:	e019      	b.n	800ef80 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	681b      	ldr	r3, [r3, #0]
 800ef50:	f107 020a 	add.w	r2, r7, #10
 800ef54:	4611      	mov	r1, r2
 800ef56:	4618      	mov	r0, r3
 800ef58:	f004 fa2a 	bl	80133b0 <SDMMC_CmdSetRelAdd>
 800ef5c:	63b8      	str	r0, [r7, #56]	; 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 800ef5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef60:	2b00      	cmp	r3, #0
 800ef62:	d001      	beq.n	800ef68 <SD_InitCard+0xb4>
      {
        return errorstate;
 800ef64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef66:	e06f      	b.n	800f048 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800ef68:	f7f5 f894 	bl	8004094 <HAL_GetTick>
 800ef6c:	4602      	mov	r2, r0
 800ef6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ef70:	1ad3      	subs	r3, r2, r3
 800ef72:	f241 3287 	movw	r2, #4999	; 0x1387
 800ef76:	4293      	cmp	r3, r2
 800ef78:	d902      	bls.n	800ef80 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800ef7a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ef7e:	e063      	b.n	800f048 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 800ef80:	897b      	ldrh	r3, [r7, #10]
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d0e2      	beq.n	800ef4c <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ef8a:	2b03      	cmp	r3, #3
 800ef8c:	d036      	beq.n	800effc <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800ef8e:	897b      	ldrh	r3, [r7, #10]
 800ef90:	461a      	mov	r2, r3
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	645a      	str	r2, [r3, #68]	; 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	681a      	ldr	r2, [r3, #0]
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ef9e:	041b      	lsls	r3, r3, #16
 800efa0:	4619      	mov	r1, r3
 800efa2:	4610      	mov	r0, r2
 800efa4:	f004 f9e4 	bl	8013370 <SDMMC_CmdSendCSD>
 800efa8:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800efaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800efac:	2b00      	cmp	r3, #0
 800efae:	d001      	beq.n	800efb4 <SD_InitCard+0x100>
    {
      return errorstate;
 800efb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800efb2:	e049      	b.n	800f048 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	681b      	ldr	r3, [r3, #0]
 800efb8:	2100      	movs	r1, #0
 800efba:	4618      	mov	r0, r3
 800efbc:	f003 ffa5 	bl	8012f0a <SDMMC_GetResponse>
 800efc0:	4602      	mov	r2, r0
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	65da      	str	r2, [r3, #92]	; 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	2104      	movs	r1, #4
 800efcc:	4618      	mov	r0, r3
 800efce:	f003 ff9c 	bl	8012f0a <SDMMC_GetResponse>
 800efd2:	4602      	mov	r2, r0
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	2108      	movs	r1, #8
 800efde:	4618      	mov	r0, r3
 800efe0:	f003 ff93 	bl	8012f0a <SDMMC_GetResponse>
 800efe4:	4602      	mov	r2, r0
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	681b      	ldr	r3, [r3, #0]
 800efee:	210c      	movs	r1, #12
 800eff0:	4618      	mov	r0, r3
 800eff2:	f003 ff8a 	bl	8012f0a <SDMMC_GetResponse>
 800eff6:	4602      	mov	r2, r0
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	669a      	str	r2, [r3, #104]	; 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	2104      	movs	r1, #4
 800f002:	4618      	mov	r0, r3
 800f004:	f003 ff81 	bl	8012f0a <SDMMC_GetResponse>
 800f008:	4603      	mov	r3, r0
 800f00a:	0d1a      	lsrs	r2, r3, #20
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800f010:	f107 030c 	add.w	r3, r7, #12
 800f014:	4619      	mov	r1, r3
 800f016:	6878      	ldr	r0, [r7, #4]
 800f018:	f7ff fb8c 	bl	800e734 <HAL_SD_GetCardCSD>
 800f01c:	4603      	mov	r3, r0
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d002      	beq.n	800f028 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800f022:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800f026:	e00f      	b.n	800f048 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	681a      	ldr	r2, [r3, #0]
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f030:	041b      	lsls	r3, r3, #16
 800f032:	4619      	mov	r1, r3
 800f034:	4610      	mov	r0, r2
 800f036:	f004 f893 	bl	8013160 <SDMMC_CmdSelDesel>
 800f03a:	63b8      	str	r0, [r7, #56]	; 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 800f03c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f03e:	2b00      	cmp	r3, #0
 800f040:	d001      	beq.n	800f046 <SD_InitCard+0x192>
  {
    return errorstate;
 800f042:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f044:	e000      	b.n	800f048 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800f046:	2300      	movs	r3, #0
}
 800f048:	4618      	mov	r0, r3
 800f04a:	3740      	adds	r7, #64	; 0x40
 800f04c:	46bd      	mov	sp, r7
 800f04e:	bd80      	pop	{r7, pc}

0800f050 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800f050:	b580      	push	{r7, lr}
 800f052:	b086      	sub	sp, #24
 800f054:	af00      	add	r7, sp, #0
 800f056:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f058:	2300      	movs	r3, #0
 800f05a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 800f05c:	2300      	movs	r3, #0
 800f05e:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 800f060:	2300      	movs	r3, #0
 800f062:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	681b      	ldr	r3, [r3, #0]
 800f068:	4618      	mov	r0, r3
 800f06a:	f004 f89c 	bl	80131a6 <SDMMC_CmdGoIdleState>
 800f06e:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f070:	68fb      	ldr	r3, [r7, #12]
 800f072:	2b00      	cmp	r3, #0
 800f074:	d001      	beq.n	800f07a <SD_PowerON+0x2a>
  {
    return errorstate;
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	e072      	b.n	800f160 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	681b      	ldr	r3, [r3, #0]
 800f07e:	4618      	mov	r0, r3
 800f080:	f004 f8af 	bl	80131e2 <SDMMC_CmdOperCond>
 800f084:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800f086:	68fb      	ldr	r3, [r7, #12]
 800f088:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f08c:	d10d      	bne.n	800f0aa <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	2200      	movs	r2, #0
 800f092:	63da      	str	r2, [r3, #60]	; 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	681b      	ldr	r3, [r3, #0]
 800f098:	4618      	mov	r0, r3
 800f09a:	f004 f884 	bl	80131a6 <SDMMC_CmdGoIdleState>
 800f09e:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f0a0:	68fb      	ldr	r3, [r7, #12]
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	d004      	beq.n	800f0b0 <SD_PowerON+0x60>
    {
      return errorstate;
 800f0a6:	68fb      	ldr	r3, [r7, #12]
 800f0a8:	e05a      	b.n	800f160 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	2201      	movs	r2, #1
 800f0ae:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f0b4:	2b01      	cmp	r3, #1
 800f0b6:	d137      	bne.n	800f128 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	681b      	ldr	r3, [r3, #0]
 800f0bc:	2100      	movs	r1, #0
 800f0be:	4618      	mov	r0, r3
 800f0c0:	f004 f8af 	bl	8013222 <SDMMC_CmdAppCommand>
 800f0c4:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d02d      	beq.n	800f128 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800f0cc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800f0d0:	e046      	b.n	800f160 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	681b      	ldr	r3, [r3, #0]
 800f0d6:	2100      	movs	r1, #0
 800f0d8:	4618      	mov	r0, r3
 800f0da:	f004 f8a2 	bl	8013222 <SDMMC_CmdAppCommand>
 800f0de:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f0e0:	68fb      	ldr	r3, [r7, #12]
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	d001      	beq.n	800f0ea <SD_PowerON+0x9a>
    {
      return errorstate;
 800f0e6:	68fb      	ldr	r3, [r7, #12]
 800f0e8:	e03a      	b.n	800f160 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	681b      	ldr	r3, [r3, #0]
 800f0ee:	491e      	ldr	r1, [pc, #120]	; (800f168 <SD_PowerON+0x118>)
 800f0f0:	4618      	mov	r0, r3
 800f0f2:	f004 f8b9 	bl	8013268 <SDMMC_CmdAppOperCommand>
 800f0f6:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 800f0f8:	68fb      	ldr	r3, [r7, #12]
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	d002      	beq.n	800f104 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800f0fe:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800f102:	e02d      	b.n	800f160 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800f104:	687b      	ldr	r3, [r7, #4]
 800f106:	681b      	ldr	r3, [r3, #0]
 800f108:	2100      	movs	r1, #0
 800f10a:	4618      	mov	r0, r3
 800f10c:	f003 fefd 	bl	8012f0a <SDMMC_GetResponse>
 800f110:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800f112:	697b      	ldr	r3, [r7, #20]
 800f114:	0fdb      	lsrs	r3, r3, #31
 800f116:	2b01      	cmp	r3, #1
 800f118:	d101      	bne.n	800f11e <SD_PowerON+0xce>
 800f11a:	2301      	movs	r3, #1
 800f11c:	e000      	b.n	800f120 <SD_PowerON+0xd0>
 800f11e:	2300      	movs	r3, #0
 800f120:	613b      	str	r3, [r7, #16]

    count++;
 800f122:	68bb      	ldr	r3, [r7, #8]
 800f124:	3301      	adds	r3, #1
 800f126:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800f128:	68bb      	ldr	r3, [r7, #8]
 800f12a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800f12e:	4293      	cmp	r3, r2
 800f130:	d802      	bhi.n	800f138 <SD_PowerON+0xe8>
 800f132:	693b      	ldr	r3, [r7, #16]
 800f134:	2b00      	cmp	r3, #0
 800f136:	d0cc      	beq.n	800f0d2 <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800f138:	68bb      	ldr	r3, [r7, #8]
 800f13a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800f13e:	4293      	cmp	r3, r2
 800f140:	d902      	bls.n	800f148 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800f142:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800f146:	e00b      	b.n	800f160 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	2200      	movs	r2, #0
 800f14c:	639a      	str	r2, [r3, #56]	; 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800f14e:	697b      	ldr	r3, [r7, #20]
 800f150:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800f154:	2b00      	cmp	r3, #0
 800f156:	d002      	beq.n	800f15e <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	2201      	movs	r2, #1
 800f15c:	639a      	str	r2, [r3, #56]	; 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800f15e:	2300      	movs	r3, #0
}
 800f160:	4618      	mov	r0, r3
 800f162:	3718      	adds	r7, #24
 800f164:	46bd      	mov	sp, r7
 800f166:	bd80      	pop	{r7, pc}
 800f168:	c1100000 	.word	0xc1100000

0800f16c <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800f16c:	b580      	push	{r7, lr}
 800f16e:	b08c      	sub	sp, #48	; 0x30
 800f170:	af00      	add	r7, sp, #0
 800f172:	6078      	str	r0, [r7, #4]
 800f174:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800f176:	f7f4 ff8d 	bl	8004094 <HAL_GetTick>
 800f17a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800f17c:	683b      	ldr	r3, [r7, #0]
 800f17e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	681b      	ldr	r3, [r3, #0]
 800f184:	2100      	movs	r1, #0
 800f186:	4618      	mov	r0, r3
 800f188:	f003 febf 	bl	8012f0a <SDMMC_GetResponse>
 800f18c:	4603      	mov	r3, r0
 800f18e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f192:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800f196:	d102      	bne.n	800f19e <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800f198:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f19c:	e0b0      	b.n	800f300 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	2140      	movs	r1, #64	; 0x40
 800f1a4:	4618      	mov	r0, r3
 800f1a6:	f003 feef 	bl	8012f88 <SDMMC_CmdBlockLength>
 800f1aa:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f1ac:	6a3b      	ldr	r3, [r7, #32]
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d005      	beq.n	800f1be <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800f1ba:	6a3b      	ldr	r3, [r7, #32]
 800f1bc:	e0a0      	b.n	800f300 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	681a      	ldr	r2, [r3, #0]
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f1c6:	041b      	lsls	r3, r3, #16
 800f1c8:	4619      	mov	r1, r3
 800f1ca:	4610      	mov	r0, r2
 800f1cc:	f004 f829 	bl	8013222 <SDMMC_CmdAppCommand>
 800f1d0:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f1d2:	6a3b      	ldr	r3, [r7, #32]
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d005      	beq.n	800f1e4 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800f1e0:	6a3b      	ldr	r3, [r7, #32]
 800f1e2:	e08d      	b.n	800f300 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800f1e4:	f04f 33ff 	mov.w	r3, #4294967295
 800f1e8:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800f1ea:	2340      	movs	r3, #64	; 0x40
 800f1ec:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800f1ee:	2360      	movs	r3, #96	; 0x60
 800f1f0:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800f1f2:	2302      	movs	r3, #2
 800f1f4:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800f1f6:	2300      	movs	r3, #0
 800f1f8:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800f1fa:	2301      	movs	r3, #1
 800f1fc:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	681b      	ldr	r3, [r3, #0]
 800f202:	f107 0208 	add.w	r2, r7, #8
 800f206:	4611      	mov	r1, r2
 800f208:	4618      	mov	r0, r3
 800f20a:	f003 fe91 	bl	8012f30 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	681b      	ldr	r3, [r3, #0]
 800f212:	4618      	mov	r0, r3
 800f214:	f004 f911 	bl	801343a <SDMMC_CmdStatusRegister>
 800f218:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f21a:	6a3b      	ldr	r3, [r7, #32]
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	d02b      	beq.n	800f278 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800f228:	6a3b      	ldr	r3, [r7, #32]
 800f22a:	e069      	b.n	800f300 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	681b      	ldr	r3, [r3, #0]
 800f230:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f232:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f236:	2b00      	cmp	r3, #0
 800f238:	d013      	beq.n	800f262 <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 800f23a:	2300      	movs	r3, #0
 800f23c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f23e:	e00d      	b.n	800f25c <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	681b      	ldr	r3, [r3, #0]
 800f244:	4618      	mov	r0, r3
 800f246:	f003 fdeb 	bl	8012e20 <SDMMC_ReadFIFO>
 800f24a:	4602      	mov	r2, r0
 800f24c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f24e:	601a      	str	r2, [r3, #0]
        pData++;
 800f250:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f252:	3304      	adds	r3, #4
 800f254:	62bb      	str	r3, [r7, #40]	; 0x28
      for (count = 0U; count < 8U; count++)
 800f256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f258:	3301      	adds	r3, #1
 800f25a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f25c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f25e:	2b07      	cmp	r3, #7
 800f260:	d9ee      	bls.n	800f240 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800f262:	f7f4 ff17 	bl	8004094 <HAL_GetTick>
 800f266:	4602      	mov	r2, r0
 800f268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f26a:	1ad3      	subs	r3, r2, r3
 800f26c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f270:	d102      	bne.n	800f278 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800f272:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f276:	e043      	b.n	800f300 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f27e:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 800f282:	2b00      	cmp	r3, #0
 800f284:	d0d2      	beq.n	800f22c <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	681b      	ldr	r3, [r3, #0]
 800f28a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f28c:	f003 0308 	and.w	r3, r3, #8
 800f290:	2b00      	cmp	r3, #0
 800f292:	d001      	beq.n	800f298 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800f294:	2308      	movs	r3, #8
 800f296:	e033      	b.n	800f300 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	681b      	ldr	r3, [r3, #0]
 800f29c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f29e:	f003 0302 	and.w	r3, r3, #2
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d001      	beq.n	800f2aa <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800f2a6:	2302      	movs	r3, #2
 800f2a8:	e02a      	b.n	800f300 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	681b      	ldr	r3, [r3, #0]
 800f2ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f2b0:	f003 0320 	and.w	r3, r3, #32
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	d017      	beq.n	800f2e8 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800f2b8:	2320      	movs	r3, #32
 800f2ba:	e021      	b.n	800f300 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	4618      	mov	r0, r3
 800f2c2:	f003 fdad 	bl	8012e20 <SDMMC_ReadFIFO>
 800f2c6:	4602      	mov	r2, r0
 800f2c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f2ca:	601a      	str	r2, [r3, #0]
    pData++;
 800f2cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f2ce:	3304      	adds	r3, #4
 800f2d0:	62bb      	str	r3, [r7, #40]	; 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800f2d2:	f7f4 fedf 	bl	8004094 <HAL_GetTick>
 800f2d6:	4602      	mov	r2, r0
 800f2d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f2da:	1ad3      	subs	r3, r2, r3
 800f2dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f2e0:	d102      	bne.n	800f2e8 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800f2e2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f2e6:	e00b      	b.n	800f300 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	681b      	ldr	r3, [r3, #0]
 800f2ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f2ee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800f2f2:	2b00      	cmp	r3, #0
 800f2f4:	d1e2      	bne.n	800f2bc <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	681b      	ldr	r3, [r3, #0]
 800f2fa:	4a03      	ldr	r2, [pc, #12]	; (800f308 <SD_SendSDStatus+0x19c>)
 800f2fc:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 800f2fe:	2300      	movs	r3, #0
}
 800f300:	4618      	mov	r0, r3
 800f302:	3730      	adds	r7, #48	; 0x30
 800f304:	46bd      	mov	sp, r7
 800f306:	bd80      	pop	{r7, pc}
 800f308:	18000f3a 	.word	0x18000f3a

0800f30c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800f30c:	b580      	push	{r7, lr}
 800f30e:	b084      	sub	sp, #16
 800f310:	af00      	add	r7, sp, #0
 800f312:	6078      	str	r0, [r7, #4]
 800f314:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800f316:	683b      	ldr	r3, [r7, #0]
 800f318:	2b00      	cmp	r3, #0
 800f31a:	d102      	bne.n	800f322 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800f31c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f320:	e018      	b.n	800f354 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	681a      	ldr	r2, [r3, #0]
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f32a:	041b      	lsls	r3, r3, #16
 800f32c:	4619      	mov	r1, r3
 800f32e:	4610      	mov	r0, r2
 800f330:	f004 f860 	bl	80133f4 <SDMMC_CmdSendStatus>
 800f334:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f336:	68fb      	ldr	r3, [r7, #12]
 800f338:	2b00      	cmp	r3, #0
 800f33a:	d001      	beq.n	800f340 <SD_SendStatus+0x34>
  {
    return errorstate;
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	e009      	b.n	800f354 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	681b      	ldr	r3, [r3, #0]
 800f344:	2100      	movs	r1, #0
 800f346:	4618      	mov	r0, r3
 800f348:	f003 fddf 	bl	8012f0a <SDMMC_GetResponse>
 800f34c:	4602      	mov	r2, r0
 800f34e:	683b      	ldr	r3, [r7, #0]
 800f350:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800f352:	2300      	movs	r3, #0
}
 800f354:	4618      	mov	r0, r3
 800f356:	3710      	adds	r7, #16
 800f358:	46bd      	mov	sp, r7
 800f35a:	bd80      	pop	{r7, pc}

0800f35c <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800f35c:	b580      	push	{r7, lr}
 800f35e:	b086      	sub	sp, #24
 800f360:	af00      	add	r7, sp, #0
 800f362:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800f364:	2300      	movs	r3, #0
 800f366:	60fb      	str	r3, [r7, #12]
 800f368:	2300      	movs	r3, #0
 800f36a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	681b      	ldr	r3, [r3, #0]
 800f370:	2100      	movs	r1, #0
 800f372:	4618      	mov	r0, r3
 800f374:	f003 fdc9 	bl	8012f0a <SDMMC_GetResponse>
 800f378:	4603      	mov	r3, r0
 800f37a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f37e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800f382:	d102      	bne.n	800f38a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800f384:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f388:	e02f      	b.n	800f3ea <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800f38a:	f107 030c 	add.w	r3, r7, #12
 800f38e:	4619      	mov	r1, r3
 800f390:	6878      	ldr	r0, [r7, #4]
 800f392:	f000 f879 	bl	800f488 <SD_FindSCR>
 800f396:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f398:	697b      	ldr	r3, [r7, #20]
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	d001      	beq.n	800f3a2 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800f39e:	697b      	ldr	r3, [r7, #20]
 800f3a0:	e023      	b.n	800f3ea <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800f3a2:	693b      	ldr	r3, [r7, #16]
 800f3a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d01c      	beq.n	800f3e6 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	681a      	ldr	r2, [r3, #0]
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f3b4:	041b      	lsls	r3, r3, #16
 800f3b6:	4619      	mov	r1, r3
 800f3b8:	4610      	mov	r0, r2
 800f3ba:	f003 ff32 	bl	8013222 <SDMMC_CmdAppCommand>
 800f3be:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f3c0:	697b      	ldr	r3, [r7, #20]
 800f3c2:	2b00      	cmp	r3, #0
 800f3c4:	d001      	beq.n	800f3ca <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800f3c6:	697b      	ldr	r3, [r7, #20]
 800f3c8:	e00f      	b.n	800f3ea <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	681b      	ldr	r3, [r3, #0]
 800f3ce:	2102      	movs	r1, #2
 800f3d0:	4618      	mov	r0, r3
 800f3d2:	f003 ff69 	bl	80132a8 <SDMMC_CmdBusWidth>
 800f3d6:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f3d8:	697b      	ldr	r3, [r7, #20]
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	d001      	beq.n	800f3e2 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800f3de:	697b      	ldr	r3, [r7, #20]
 800f3e0:	e003      	b.n	800f3ea <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800f3e2:	2300      	movs	r3, #0
 800f3e4:	e001      	b.n	800f3ea <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800f3e6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800f3ea:	4618      	mov	r0, r3
 800f3ec:	3718      	adds	r7, #24
 800f3ee:	46bd      	mov	sp, r7
 800f3f0:	bd80      	pop	{r7, pc}

0800f3f2 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800f3f2:	b580      	push	{r7, lr}
 800f3f4:	b086      	sub	sp, #24
 800f3f6:	af00      	add	r7, sp, #0
 800f3f8:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800f3fa:	2300      	movs	r3, #0
 800f3fc:	60fb      	str	r3, [r7, #12]
 800f3fe:	2300      	movs	r3, #0
 800f400:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	2100      	movs	r1, #0
 800f408:	4618      	mov	r0, r3
 800f40a:	f003 fd7e 	bl	8012f0a <SDMMC_GetResponse>
 800f40e:	4603      	mov	r3, r0
 800f410:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f414:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800f418:	d102      	bne.n	800f420 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800f41a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f41e:	e02f      	b.n	800f480 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800f420:	f107 030c 	add.w	r3, r7, #12
 800f424:	4619      	mov	r1, r3
 800f426:	6878      	ldr	r0, [r7, #4]
 800f428:	f000 f82e 	bl	800f488 <SD_FindSCR>
 800f42c:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800f42e:	697b      	ldr	r3, [r7, #20]
 800f430:	2b00      	cmp	r3, #0
 800f432:	d001      	beq.n	800f438 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800f434:	697b      	ldr	r3, [r7, #20]
 800f436:	e023      	b.n	800f480 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800f438:	693b      	ldr	r3, [r7, #16]
 800f43a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d01c      	beq.n	800f47c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	681a      	ldr	r2, [r3, #0]
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f44a:	041b      	lsls	r3, r3, #16
 800f44c:	4619      	mov	r1, r3
 800f44e:	4610      	mov	r0, r2
 800f450:	f003 fee7 	bl	8013222 <SDMMC_CmdAppCommand>
 800f454:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f456:	697b      	ldr	r3, [r7, #20]
 800f458:	2b00      	cmp	r3, #0
 800f45a:	d001      	beq.n	800f460 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800f45c:	697b      	ldr	r3, [r7, #20]
 800f45e:	e00f      	b.n	800f480 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	681b      	ldr	r3, [r3, #0]
 800f464:	2100      	movs	r1, #0
 800f466:	4618      	mov	r0, r3
 800f468:	f003 ff1e 	bl	80132a8 <SDMMC_CmdBusWidth>
 800f46c:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800f46e:	697b      	ldr	r3, [r7, #20]
 800f470:	2b00      	cmp	r3, #0
 800f472:	d001      	beq.n	800f478 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800f474:	697b      	ldr	r3, [r7, #20]
 800f476:	e003      	b.n	800f480 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800f478:	2300      	movs	r3, #0
 800f47a:	e001      	b.n	800f480 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800f47c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800f480:	4618      	mov	r0, r3
 800f482:	3718      	adds	r7, #24
 800f484:	46bd      	mov	sp, r7
 800f486:	bd80      	pop	{r7, pc}

0800f488 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800f488:	b580      	push	{r7, lr}
 800f48a:	b08e      	sub	sp, #56	; 0x38
 800f48c:	af00      	add	r7, sp, #0
 800f48e:	6078      	str	r0, [r7, #4]
 800f490:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800f492:	f7f4 fdff 	bl	8004094 <HAL_GetTick>
 800f496:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800f498:	2300      	movs	r3, #0
 800f49a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800f49c:	2300      	movs	r3, #0
 800f49e:	60bb      	str	r3, [r7, #8]
 800f4a0:	2300      	movs	r3, #0
 800f4a2:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800f4a4:	683b      	ldr	r3, [r7, #0]
 800f4a6:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	681b      	ldr	r3, [r3, #0]
 800f4ac:	2108      	movs	r1, #8
 800f4ae:	4618      	mov	r0, r3
 800f4b0:	f003 fd6a 	bl	8012f88 <SDMMC_CmdBlockLength>
 800f4b4:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800f4b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d001      	beq.n	800f4c0 <SD_FindSCR+0x38>
  {
    return errorstate;
 800f4bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4be:	e0ad      	b.n	800f61c <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	681a      	ldr	r2, [r3, #0]
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f4c8:	041b      	lsls	r3, r3, #16
 800f4ca:	4619      	mov	r1, r3
 800f4cc:	4610      	mov	r0, r2
 800f4ce:	f003 fea8 	bl	8013222 <SDMMC_CmdAppCommand>
 800f4d2:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800f4d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4d6:	2b00      	cmp	r3, #0
 800f4d8:	d001      	beq.n	800f4de <SD_FindSCR+0x56>
  {
    return errorstate;
 800f4da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4dc:	e09e      	b.n	800f61c <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800f4de:	f04f 33ff 	mov.w	r3, #4294967295
 800f4e2:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800f4e4:	2308      	movs	r3, #8
 800f4e6:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800f4e8:	2330      	movs	r3, #48	; 0x30
 800f4ea:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800f4ec:	2302      	movs	r3, #2
 800f4ee:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800f4f0:	2300      	movs	r3, #0
 800f4f2:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800f4f4:	2301      	movs	r3, #1
 800f4f6:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	681b      	ldr	r3, [r3, #0]
 800f4fc:	f107 0210 	add.w	r2, r7, #16
 800f500:	4611      	mov	r1, r2
 800f502:	4618      	mov	r0, r3
 800f504:	f003 fd14 	bl	8012f30 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	681b      	ldr	r3, [r3, #0]
 800f50c:	4618      	mov	r0, r3
 800f50e:	f003 feee 	bl	80132ee <SDMMC_CmdSendSCR>
 800f512:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800f514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f516:	2b00      	cmp	r3, #0
 800f518:	d027      	beq.n	800f56a <SD_FindSCR+0xe2>
  {
    return errorstate;
 800f51a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f51c:	e07e      	b.n	800f61c <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	681b      	ldr	r3, [r3, #0]
 800f522:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f524:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d113      	bne.n	800f554 <SD_FindSCR+0xcc>
 800f52c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f52e:	2b00      	cmp	r3, #0
 800f530:	d110      	bne.n	800f554 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	681b      	ldr	r3, [r3, #0]
 800f536:	4618      	mov	r0, r3
 800f538:	f003 fc72 	bl	8012e20 <SDMMC_ReadFIFO>
 800f53c:	4603      	mov	r3, r0
 800f53e:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	681b      	ldr	r3, [r3, #0]
 800f544:	4618      	mov	r0, r3
 800f546:	f003 fc6b 	bl	8012e20 <SDMMC_ReadFIFO>
 800f54a:	4603      	mov	r3, r0
 800f54c:	60fb      	str	r3, [r7, #12]
      index++;
 800f54e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f550:	3301      	adds	r3, #1
 800f552:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800f554:	f7f4 fd9e 	bl	8004094 <HAL_GetTick>
 800f558:	4602      	mov	r2, r0
 800f55a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f55c:	1ad3      	subs	r3, r2, r3
 800f55e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f562:	d102      	bne.n	800f56a <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800f564:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800f568:	e058      	b.n	800f61c <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	681b      	ldr	r3, [r3, #0]
 800f56e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f570:	f240 532a 	movw	r3, #1322	; 0x52a
 800f574:	4013      	ands	r3, r2
 800f576:	2b00      	cmp	r3, #0
 800f578:	d0d1      	beq.n	800f51e <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	681b      	ldr	r3, [r3, #0]
 800f57e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f580:	f003 0308 	and.w	r3, r3, #8
 800f584:	2b00      	cmp	r3, #0
 800f586:	d005      	beq.n	800f594 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	681b      	ldr	r3, [r3, #0]
 800f58c:	2208      	movs	r2, #8
 800f58e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800f590:	2308      	movs	r3, #8
 800f592:	e043      	b.n	800f61c <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	681b      	ldr	r3, [r3, #0]
 800f598:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f59a:	f003 0302 	and.w	r3, r3, #2
 800f59e:	2b00      	cmp	r3, #0
 800f5a0:	d005      	beq.n	800f5ae <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	2202      	movs	r2, #2
 800f5a8:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800f5aa:	2302      	movs	r3, #2
 800f5ac:	e036      	b.n	800f61c <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	681b      	ldr	r3, [r3, #0]
 800f5b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f5b4:	f003 0320 	and.w	r3, r3, #32
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	d005      	beq.n	800f5c8 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	681b      	ldr	r3, [r3, #0]
 800f5c0:	2220      	movs	r2, #32
 800f5c2:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800f5c4:	2320      	movs	r3, #32
 800f5c6:	e029      	b.n	800f61c <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	681b      	ldr	r3, [r3, #0]
 800f5cc:	4a15      	ldr	r2, [pc, #84]	; (800f624 <SD_FindSCR+0x19c>)
 800f5ce:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800f5d0:	68fb      	ldr	r3, [r7, #12]
 800f5d2:	061a      	lsls	r2, r3, #24
 800f5d4:	68fb      	ldr	r3, [r7, #12]
 800f5d6:	021b      	lsls	r3, r3, #8
 800f5d8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f5dc:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800f5de:	68fb      	ldr	r3, [r7, #12]
 800f5e0:	0a1b      	lsrs	r3, r3, #8
 800f5e2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800f5e6:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800f5e8:	68fb      	ldr	r3, [r7, #12]
 800f5ea:	0e1b      	lsrs	r3, r3, #24
 800f5ec:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800f5ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f5f0:	601a      	str	r2, [r3, #0]
    scr++;
 800f5f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f5f4:	3304      	adds	r3, #4
 800f5f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800f5f8:	68bb      	ldr	r3, [r7, #8]
 800f5fa:	061a      	lsls	r2, r3, #24
 800f5fc:	68bb      	ldr	r3, [r7, #8]
 800f5fe:	021b      	lsls	r3, r3, #8
 800f600:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f604:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800f606:	68bb      	ldr	r3, [r7, #8]
 800f608:	0a1b      	lsrs	r3, r3, #8
 800f60a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800f60e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800f610:	68bb      	ldr	r3, [r7, #8]
 800f612:	0e1b      	lsrs	r3, r3, #24
 800f614:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800f616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f618:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800f61a:	2300      	movs	r3, #0
}
 800f61c:	4618      	mov	r0, r3
 800f61e:	3738      	adds	r7, #56	; 0x38
 800f620:	46bd      	mov	sp, r7
 800f622:	bd80      	pop	{r7, pc}
 800f624:	18000f3a 	.word	0x18000f3a

0800f628 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800f628:	b580      	push	{r7, lr}
 800f62a:	b086      	sub	sp, #24
 800f62c:	af00      	add	r7, sp, #0
 800f62e:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f634:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= 32U)
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f63a:	2b1f      	cmp	r3, #31
 800f63c:	d936      	bls.n	800f6ac <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < 8U; count++)
 800f63e:	2300      	movs	r3, #0
 800f640:	617b      	str	r3, [r7, #20]
 800f642:	e027      	b.n	800f694 <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	681b      	ldr	r3, [r3, #0]
 800f648:	4618      	mov	r0, r3
 800f64a:	f003 fbe9 	bl	8012e20 <SDMMC_ReadFIFO>
 800f64e:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 800f650:	68fb      	ldr	r3, [r7, #12]
 800f652:	b2da      	uxtb	r2, r3
 800f654:	693b      	ldr	r3, [r7, #16]
 800f656:	701a      	strb	r2, [r3, #0]
      tmp++;
 800f658:	693b      	ldr	r3, [r7, #16]
 800f65a:	3301      	adds	r3, #1
 800f65c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800f65e:	68fb      	ldr	r3, [r7, #12]
 800f660:	0a1b      	lsrs	r3, r3, #8
 800f662:	b2da      	uxtb	r2, r3
 800f664:	693b      	ldr	r3, [r7, #16]
 800f666:	701a      	strb	r2, [r3, #0]
      tmp++;
 800f668:	693b      	ldr	r3, [r7, #16]
 800f66a:	3301      	adds	r3, #1
 800f66c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	0c1b      	lsrs	r3, r3, #16
 800f672:	b2da      	uxtb	r2, r3
 800f674:	693b      	ldr	r3, [r7, #16]
 800f676:	701a      	strb	r2, [r3, #0]
      tmp++;
 800f678:	693b      	ldr	r3, [r7, #16]
 800f67a:	3301      	adds	r3, #1
 800f67c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800f67e:	68fb      	ldr	r3, [r7, #12]
 800f680:	0e1b      	lsrs	r3, r3, #24
 800f682:	b2da      	uxtb	r2, r3
 800f684:	693b      	ldr	r3, [r7, #16]
 800f686:	701a      	strb	r2, [r3, #0]
      tmp++;
 800f688:	693b      	ldr	r3, [r7, #16]
 800f68a:	3301      	adds	r3, #1
 800f68c:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < 8U; count++)
 800f68e:	697b      	ldr	r3, [r7, #20]
 800f690:	3301      	adds	r3, #1
 800f692:	617b      	str	r3, [r7, #20]
 800f694:	697b      	ldr	r3, [r7, #20]
 800f696:	2b07      	cmp	r3, #7
 800f698:	d9d4      	bls.n	800f644 <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	693a      	ldr	r2, [r7, #16]
 800f69e:	625a      	str	r2, [r3, #36]	; 0x24
    hsd->RxXferSize -= 32U;
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f6a4:	f1a3 0220 	sub.w	r2, r3, #32
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	629a      	str	r2, [r3, #40]	; 0x28
  }
}
 800f6ac:	bf00      	nop
 800f6ae:	3718      	adds	r7, #24
 800f6b0:	46bd      	mov	sp, r7
 800f6b2:	bd80      	pop	{r7, pc}

0800f6b4 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800f6b4:	b580      	push	{r7, lr}
 800f6b6:	b086      	sub	sp, #24
 800f6b8:	af00      	add	r7, sp, #0
 800f6ba:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	69db      	ldr	r3, [r3, #28]
 800f6c0:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= 32U)
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	6a1b      	ldr	r3, [r3, #32]
 800f6c6:	2b1f      	cmp	r3, #31
 800f6c8:	d93a      	bls.n	800f740 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < 8U; count++)
 800f6ca:	2300      	movs	r3, #0
 800f6cc:	617b      	str	r3, [r7, #20]
 800f6ce:	e02b      	b.n	800f728 <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 800f6d0:	693b      	ldr	r3, [r7, #16]
 800f6d2:	781b      	ldrb	r3, [r3, #0]
 800f6d4:	60fb      	str	r3, [r7, #12]
      tmp++;
 800f6d6:	693b      	ldr	r3, [r7, #16]
 800f6d8:	3301      	adds	r3, #1
 800f6da:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800f6dc:	693b      	ldr	r3, [r7, #16]
 800f6de:	781b      	ldrb	r3, [r3, #0]
 800f6e0:	021a      	lsls	r2, r3, #8
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	4313      	orrs	r3, r2
 800f6e6:	60fb      	str	r3, [r7, #12]
      tmp++;
 800f6e8:	693b      	ldr	r3, [r7, #16]
 800f6ea:	3301      	adds	r3, #1
 800f6ec:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800f6ee:	693b      	ldr	r3, [r7, #16]
 800f6f0:	781b      	ldrb	r3, [r3, #0]
 800f6f2:	041a      	lsls	r2, r3, #16
 800f6f4:	68fb      	ldr	r3, [r7, #12]
 800f6f6:	4313      	orrs	r3, r2
 800f6f8:	60fb      	str	r3, [r7, #12]
      tmp++;
 800f6fa:	693b      	ldr	r3, [r7, #16]
 800f6fc:	3301      	adds	r3, #1
 800f6fe:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800f700:	693b      	ldr	r3, [r7, #16]
 800f702:	781b      	ldrb	r3, [r3, #0]
 800f704:	061a      	lsls	r2, r3, #24
 800f706:	68fb      	ldr	r3, [r7, #12]
 800f708:	4313      	orrs	r3, r2
 800f70a:	60fb      	str	r3, [r7, #12]
      tmp++;
 800f70c:	693b      	ldr	r3, [r7, #16]
 800f70e:	3301      	adds	r3, #1
 800f710:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	681b      	ldr	r3, [r3, #0]
 800f716:	f107 020c 	add.w	r2, r7, #12
 800f71a:	4611      	mov	r1, r2
 800f71c:	4618      	mov	r0, r3
 800f71e:	f003 fb8c 	bl	8012e3a <SDMMC_WriteFIFO>
    for (count = 0U; count < 8U; count++)
 800f722:	697b      	ldr	r3, [r7, #20]
 800f724:	3301      	adds	r3, #1
 800f726:	617b      	str	r3, [r7, #20]
 800f728:	697b      	ldr	r3, [r7, #20]
 800f72a:	2b07      	cmp	r3, #7
 800f72c:	d9d0      	bls.n	800f6d0 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	693a      	ldr	r2, [r7, #16]
 800f732:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= 32U;
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	6a1b      	ldr	r3, [r3, #32]
 800f738:	f1a3 0220 	sub.w	r2, r3, #32
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	621a      	str	r2, [r3, #32]
  }
}
 800f740:	bf00      	nop
 800f742:	3718      	adds	r7, #24
 800f744:	46bd      	mov	sp, r7
 800f746:	bd80      	pop	{r7, pc}

0800f748 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800f748:	b480      	push	{r7}
 800f74a:	b083      	sub	sp, #12
 800f74c:	af00      	add	r7, sp, #0
 800f74e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800f750:	bf00      	nop
 800f752:	370c      	adds	r7, #12
 800f754:	46bd      	mov	sp, r7
 800f756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f75a:	4770      	bx	lr

0800f75c <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800f75c:	b480      	push	{r7}
 800f75e:	b083      	sub	sp, #12
 800f760:	af00      	add	r7, sp, #0
 800f762:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800f764:	bf00      	nop
 800f766:	370c      	adds	r7, #12
 800f768:	46bd      	mov	sp, r7
 800f76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f76e:	4770      	bx	lr

0800f770 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800f770:	b480      	push	{r7}
 800f772:	b083      	sub	sp, #12
 800f774:	af00      	add	r7, sp, #0
 800f776:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800f778:	bf00      	nop
 800f77a:	370c      	adds	r7, #12
 800f77c:	46bd      	mov	sp, r7
 800f77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f782:	4770      	bx	lr

0800f784 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800f784:	b480      	push	{r7}
 800f786:	b083      	sub	sp, #12
 800f788:	af00      	add	r7, sp, #0
 800f78a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800f78c:	bf00      	nop
 800f78e:	370c      	adds	r7, #12
 800f790:	46bd      	mov	sp, r7
 800f792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f796:	4770      	bx	lr

0800f798 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800f798:	b580      	push	{r7, lr}
 800f79a:	b084      	sub	sp, #16
 800f79c:	af00      	add	r7, sp, #0
 800f79e:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d101      	bne.n	800f7aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800f7a6:	2301      	movs	r3, #1
 800f7a8:	e10f      	b.n	800f9ca <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	2200      	movs	r2, #0
 800f7ae:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	681b      	ldr	r3, [r3, #0]
 800f7b4:	4a87      	ldr	r2, [pc, #540]	; (800f9d4 <HAL_SPI_Init+0x23c>)
 800f7b6:	4293      	cmp	r3, r2
 800f7b8:	d00f      	beq.n	800f7da <HAL_SPI_Init+0x42>
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	681b      	ldr	r3, [r3, #0]
 800f7be:	4a86      	ldr	r2, [pc, #536]	; (800f9d8 <HAL_SPI_Init+0x240>)
 800f7c0:	4293      	cmp	r3, r2
 800f7c2:	d00a      	beq.n	800f7da <HAL_SPI_Init+0x42>
 800f7c4:	687b      	ldr	r3, [r7, #4]
 800f7c6:	681b      	ldr	r3, [r3, #0]
 800f7c8:	4a84      	ldr	r2, [pc, #528]	; (800f9dc <HAL_SPI_Init+0x244>)
 800f7ca:	4293      	cmp	r3, r2
 800f7cc:	d005      	beq.n	800f7da <HAL_SPI_Init+0x42>
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	68db      	ldr	r3, [r3, #12]
 800f7d2:	2b0f      	cmp	r3, #15
 800f7d4:	d901      	bls.n	800f7da <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800f7d6:	2301      	movs	r3, #1
 800f7d8:	e0f7      	b.n	800f9ca <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800f7da:	6878      	ldr	r0, [r7, #4]
 800f7dc:	f000 fd5a 	bl	8010294 <SPI_GetPacketSize>
 800f7e0:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	681b      	ldr	r3, [r3, #0]
 800f7e6:	4a7b      	ldr	r2, [pc, #492]	; (800f9d4 <HAL_SPI_Init+0x23c>)
 800f7e8:	4293      	cmp	r3, r2
 800f7ea:	d00c      	beq.n	800f806 <HAL_SPI_Init+0x6e>
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	681b      	ldr	r3, [r3, #0]
 800f7f0:	4a79      	ldr	r2, [pc, #484]	; (800f9d8 <HAL_SPI_Init+0x240>)
 800f7f2:	4293      	cmp	r3, r2
 800f7f4:	d007      	beq.n	800f806 <HAL_SPI_Init+0x6e>
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	681b      	ldr	r3, [r3, #0]
 800f7fa:	4a78      	ldr	r2, [pc, #480]	; (800f9dc <HAL_SPI_Init+0x244>)
 800f7fc:	4293      	cmp	r3, r2
 800f7fe:	d002      	beq.n	800f806 <HAL_SPI_Init+0x6e>
 800f800:	68fb      	ldr	r3, [r7, #12]
 800f802:	2b08      	cmp	r3, #8
 800f804:	d811      	bhi.n	800f82a <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800f80a:	4a72      	ldr	r2, [pc, #456]	; (800f9d4 <HAL_SPI_Init+0x23c>)
 800f80c:	4293      	cmp	r3, r2
 800f80e:	d009      	beq.n	800f824 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	681b      	ldr	r3, [r3, #0]
 800f814:	4a70      	ldr	r2, [pc, #448]	; (800f9d8 <HAL_SPI_Init+0x240>)
 800f816:	4293      	cmp	r3, r2
 800f818:	d004      	beq.n	800f824 <HAL_SPI_Init+0x8c>
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	681b      	ldr	r3, [r3, #0]
 800f81e:	4a6f      	ldr	r2, [pc, #444]	; (800f9dc <HAL_SPI_Init+0x244>)
 800f820:	4293      	cmp	r3, r2
 800f822:	d104      	bne.n	800f82e <HAL_SPI_Init+0x96>
 800f824:	68fb      	ldr	r3, [r7, #12]
 800f826:	2b10      	cmp	r3, #16
 800f828:	d901      	bls.n	800f82e <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800f82a:	2301      	movs	r3, #1
 800f82c:	e0cd      	b.n	800f9ca <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800f834:	b2db      	uxtb	r3, r3
 800f836:	2b00      	cmp	r3, #0
 800f838:	d106      	bne.n	800f848 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800f83a:	687b      	ldr	r3, [r7, #4]
 800f83c:	2200      	movs	r2, #0
 800f83e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800f842:	6878      	ldr	r0, [r7, #4]
 800f844:	f7f3 fd96 	bl	8003374 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	2202      	movs	r2, #2
 800f84c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	681b      	ldr	r3, [r3, #0]
 800f854:	681a      	ldr	r2, [r3, #0]
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	f022 0201 	bic.w	r2, r2, #1
 800f85e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	681b      	ldr	r3, [r3, #0]
 800f864:	689b      	ldr	r3, [r3, #8]
 800f866:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800f86a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	699b      	ldr	r3, [r3, #24]
 800f870:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800f874:	d119      	bne.n	800f8aa <HAL_SPI_Init+0x112>
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	685b      	ldr	r3, [r3, #4]
 800f87a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800f87e:	d103      	bne.n	800f888 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800f884:	2b00      	cmp	r3, #0
 800f886:	d008      	beq.n	800f89a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800f88c:	2b00      	cmp	r3, #0
 800f88e:	d10c      	bne.n	800f8aa <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800f894:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800f898:	d107      	bne.n	800f8aa <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	681b      	ldr	r3, [r3, #0]
 800f89e:	681a      	ldr	r2, [r3, #0]
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	681b      	ldr	r3, [r3, #0]
 800f8a4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800f8a8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	685b      	ldr	r3, [r3, #4]
 800f8ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	d00f      	beq.n	800f8d6 <HAL_SPI_Init+0x13e>
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	68db      	ldr	r3, [r3, #12]
 800f8ba:	2b06      	cmp	r3, #6
 800f8bc:	d90b      	bls.n	800f8d6 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	681b      	ldr	r3, [r3, #0]
 800f8c2:	681b      	ldr	r3, [r3, #0]
 800f8c4:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	681b      	ldr	r3, [r3, #0]
 800f8d0:	430a      	orrs	r2, r1
 800f8d2:	601a      	str	r2, [r3, #0]
 800f8d4:	e007      	b.n	800f8e6 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	681b      	ldr	r3, [r3, #0]
 800f8da:	681a      	ldr	r2, [r3, #0]
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	681b      	ldr	r3, [r3, #0]
 800f8e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800f8e4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	69da      	ldr	r2, [r3, #28]
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f8ee:	431a      	orrs	r2, r3
 800f8f0:	68bb      	ldr	r3, [r7, #8]
 800f8f2:	431a      	orrs	r2, r3
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f8f8:	ea42 0103 	orr.w	r1, r2, r3
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	68da      	ldr	r2, [r3, #12]
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	681b      	ldr	r3, [r3, #0]
 800f904:	430a      	orrs	r2, r1
 800f906:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f910:	431a      	orrs	r2, r3
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f916:	431a      	orrs	r2, r3
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	699b      	ldr	r3, [r3, #24]
 800f91c:	431a      	orrs	r2, r3
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	691b      	ldr	r3, [r3, #16]
 800f922:	431a      	orrs	r2, r3
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	695b      	ldr	r3, [r3, #20]
 800f928:	431a      	orrs	r2, r3
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	6a1b      	ldr	r3, [r3, #32]
 800f92e:	431a      	orrs	r2, r3
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	685b      	ldr	r3, [r3, #4]
 800f934:	431a      	orrs	r2, r3
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f93a:	431a      	orrs	r2, r3
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	689b      	ldr	r3, [r3, #8]
 800f940:	431a      	orrs	r2, r3
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f946:	ea42 0103 	orr.w	r1, r2, r3
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	681b      	ldr	r3, [r3, #0]
 800f952:	430a      	orrs	r2, r1
 800f954:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	685b      	ldr	r3, [r3, #4]
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	d113      	bne.n	800f986 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	681b      	ldr	r3, [r3, #0]
 800f962:	689b      	ldr	r3, [r3, #8]
 800f964:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	681b      	ldr	r3, [r3, #0]
 800f96c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f970:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	681b      	ldr	r3, [r3, #0]
 800f976:	689b      	ldr	r3, [r3, #8]
 800f978:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	681b      	ldr	r3, [r3, #0]
 800f980:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800f984:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800f986:	687b      	ldr	r3, [r7, #4]
 800f988:	681b      	ldr	r3, [r3, #0]
 800f98a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	681b      	ldr	r3, [r3, #0]
 800f990:	f022 0201 	bic.w	r2, r2, #1
 800f994:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	685b      	ldr	r3, [r3, #4]
 800f99a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	d00a      	beq.n	800f9b8 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	681b      	ldr	r3, [r3, #0]
 800f9a6:	68db      	ldr	r3, [r3, #12]
 800f9a8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	681b      	ldr	r3, [r3, #0]
 800f9b4:	430a      	orrs	r2, r1
 800f9b6:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	2200      	movs	r2, #0
 800f9bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	2201      	movs	r2, #1
 800f9c4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800f9c8:	2300      	movs	r3, #0
}
 800f9ca:	4618      	mov	r0, r3
 800f9cc:	3710      	adds	r7, #16
 800f9ce:	46bd      	mov	sp, r7
 800f9d0:	bd80      	pop	{r7, pc}
 800f9d2:	bf00      	nop
 800f9d4:	40013000 	.word	0x40013000
 800f9d8:	40003800 	.word	0x40003800
 800f9dc:	40003c00 	.word	0x40003c00

0800f9e0 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f9e0:	b580      	push	{r7, lr}
 800f9e2:	b08a      	sub	sp, #40	; 0x28
 800f9e4:	af02      	add	r7, sp, #8
 800f9e6:	60f8      	str	r0, [r7, #12]
 800f9e8:	60b9      	str	r1, [r7, #8]
 800f9ea:	603b      	str	r3, [r7, #0]
 800f9ec:	4613      	mov	r3, r2
 800f9ee:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800f9f0:	68fb      	ldr	r3, [r7, #12]
 800f9f2:	681b      	ldr	r3, [r3, #0]
 800f9f4:	3320      	adds	r3, #32
 800f9f6:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800f9f8:	2300      	movs	r3, #0
 800f9fa:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800f9fc:	68fb      	ldr	r3, [r7, #12]
 800f9fe:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800fa02:	2b01      	cmp	r3, #1
 800fa04:	d101      	bne.n	800fa0a <HAL_SPI_Transmit+0x2a>
 800fa06:	2302      	movs	r3, #2
 800fa08:	e1e1      	b.n	800fdce <HAL_SPI_Transmit+0x3ee>
 800fa0a:	68fb      	ldr	r3, [r7, #12]
 800fa0c:	2201      	movs	r2, #1
 800fa0e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800fa12:	f7f4 fb3f 	bl	8004094 <HAL_GetTick>
 800fa16:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800fa18:	68fb      	ldr	r3, [r7, #12]
 800fa1a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800fa1e:	b2db      	uxtb	r3, r3
 800fa20:	2b01      	cmp	r3, #1
 800fa22:	d007      	beq.n	800fa34 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 800fa24:	2302      	movs	r3, #2
 800fa26:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800fa28:	68fb      	ldr	r3, [r7, #12]
 800fa2a:	2200      	movs	r2, #0
 800fa2c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800fa30:	7efb      	ldrb	r3, [r7, #27]
 800fa32:	e1cc      	b.n	800fdce <HAL_SPI_Transmit+0x3ee>
  }

  if ((pData == NULL) || (Size == 0UL))
 800fa34:	68bb      	ldr	r3, [r7, #8]
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	d002      	beq.n	800fa40 <HAL_SPI_Transmit+0x60>
 800fa3a:	88fb      	ldrh	r3, [r7, #6]
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	d107      	bne.n	800fa50 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 800fa40:	2301      	movs	r3, #1
 800fa42:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800fa44:	68fb      	ldr	r3, [r7, #12]
 800fa46:	2200      	movs	r2, #0
 800fa48:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800fa4c:	7efb      	ldrb	r3, [r7, #27]
 800fa4e:	e1be      	b.n	800fdce <HAL_SPI_Transmit+0x3ee>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800fa50:	68fb      	ldr	r3, [r7, #12]
 800fa52:	2203      	movs	r2, #3
 800fa54:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800fa58:	68fb      	ldr	r3, [r7, #12]
 800fa5a:	2200      	movs	r2, #0
 800fa5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	68ba      	ldr	r2, [r7, #8]
 800fa64:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800fa66:	68fb      	ldr	r3, [r7, #12]
 800fa68:	88fa      	ldrh	r2, [r7, #6]
 800fa6a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800fa6e:	68fb      	ldr	r3, [r7, #12]
 800fa70:	88fa      	ldrh	r2, [r7, #6]
 800fa72:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800fa76:	68fb      	ldr	r3, [r7, #12]
 800fa78:	2200      	movs	r2, #0
 800fa7a:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800fa7c:	68fb      	ldr	r3, [r7, #12]
 800fa7e:	2200      	movs	r2, #0
 800fa80:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800fa84:	68fb      	ldr	r3, [r7, #12]
 800fa86:	2200      	movs	r2, #0
 800fa88:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	2200      	movs	r2, #0
 800fa90:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 800fa92:	68fb      	ldr	r3, [r7, #12]
 800fa94:	2200      	movs	r2, #0
 800fa96:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fa98:	68fb      	ldr	r3, [r7, #12]
 800fa9a:	689b      	ldr	r3, [r3, #8]
 800fa9c:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800faa0:	d108      	bne.n	800fab4 <HAL_SPI_Transmit+0xd4>
  {
    SPI_1LINE_TX(hspi);
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	681b      	ldr	r3, [r3, #0]
 800faa6:	681a      	ldr	r2, [r3, #0]
 800faa8:	68fb      	ldr	r3, [r7, #12]
 800faaa:	681b      	ldr	r3, [r3, #0]
 800faac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800fab0:	601a      	str	r2, [r3, #0]
 800fab2:	e009      	b.n	800fac8 <HAL_SPI_Transmit+0xe8>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800fab4:	68fb      	ldr	r3, [r7, #12]
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	68db      	ldr	r3, [r3, #12]
 800faba:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 800fabe:	68fb      	ldr	r3, [r7, #12]
 800fac0:	681b      	ldr	r3, [r3, #0]
 800fac2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800fac6:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800fac8:	68fb      	ldr	r3, [r7, #12]
 800faca:	681b      	ldr	r3, [r3, #0]
 800facc:	685a      	ldr	r2, [r3, #4]
 800face:	4b96      	ldr	r3, [pc, #600]	; (800fd28 <HAL_SPI_Transmit+0x348>)
 800fad0:	4013      	ands	r3, r2
 800fad2:	88f9      	ldrh	r1, [r7, #6]
 800fad4:	68fa      	ldr	r2, [r7, #12]
 800fad6:	6812      	ldr	r2, [r2, #0]
 800fad8:	430b      	orrs	r3, r1
 800fada:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800fadc:	68fb      	ldr	r3, [r7, #12]
 800fade:	681b      	ldr	r3, [r3, #0]
 800fae0:	681a      	ldr	r2, [r3, #0]
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	681b      	ldr	r3, [r3, #0]
 800fae6:	f042 0201 	orr.w	r2, r2, #1
 800faea:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800faec:	68fb      	ldr	r3, [r7, #12]
 800faee:	685b      	ldr	r3, [r3, #4]
 800faf0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800faf4:	d107      	bne.n	800fb06 <HAL_SPI_Transmit+0x126>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800faf6:	68fb      	ldr	r3, [r7, #12]
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	681a      	ldr	r2, [r3, #0]
 800fafc:	68fb      	ldr	r3, [r7, #12]
 800fafe:	681b      	ldr	r3, [r3, #0]
 800fb00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800fb04:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800fb06:	68fb      	ldr	r3, [r7, #12]
 800fb08:	68db      	ldr	r3, [r3, #12]
 800fb0a:	2b0f      	cmp	r3, #15
 800fb0c:	d947      	bls.n	800fb9e <HAL_SPI_Transmit+0x1be>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800fb0e:	e03f      	b.n	800fb90 <HAL_SPI_Transmit+0x1b0>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800fb10:	68fb      	ldr	r3, [r7, #12]
 800fb12:	681b      	ldr	r3, [r3, #0]
 800fb14:	695b      	ldr	r3, [r3, #20]
 800fb16:	f003 0302 	and.w	r3, r3, #2
 800fb1a:	2b02      	cmp	r3, #2
 800fb1c:	d114      	bne.n	800fb48 <HAL_SPI_Transmit+0x168>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800fb1e:	68fb      	ldr	r3, [r7, #12]
 800fb20:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800fb22:	68fb      	ldr	r3, [r7, #12]
 800fb24:	681b      	ldr	r3, [r3, #0]
 800fb26:	6812      	ldr	r2, [r2, #0]
 800fb28:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800fb2a:	68fb      	ldr	r3, [r7, #12]
 800fb2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fb2e:	1d1a      	adds	r2, r3, #4
 800fb30:	68fb      	ldr	r3, [r7, #12]
 800fb32:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800fb34:	68fb      	ldr	r3, [r7, #12]
 800fb36:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fb3a:	b29b      	uxth	r3, r3
 800fb3c:	3b01      	subs	r3, #1
 800fb3e:	b29a      	uxth	r2, r3
 800fb40:	68fb      	ldr	r3, [r7, #12]
 800fb42:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800fb46:	e023      	b.n	800fb90 <HAL_SPI_Transmit+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fb48:	f7f4 faa4 	bl	8004094 <HAL_GetTick>
 800fb4c:	4602      	mov	r2, r0
 800fb4e:	697b      	ldr	r3, [r7, #20]
 800fb50:	1ad3      	subs	r3, r2, r3
 800fb52:	683a      	ldr	r2, [r7, #0]
 800fb54:	429a      	cmp	r2, r3
 800fb56:	d803      	bhi.n	800fb60 <HAL_SPI_Transmit+0x180>
 800fb58:	683b      	ldr	r3, [r7, #0]
 800fb5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb5e:	d102      	bne.n	800fb66 <HAL_SPI_Transmit+0x186>
 800fb60:	683b      	ldr	r3, [r7, #0]
 800fb62:	2b00      	cmp	r3, #0
 800fb64:	d114      	bne.n	800fb90 <HAL_SPI_Transmit+0x1b0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800fb66:	68f8      	ldr	r0, [r7, #12]
 800fb68:	f000 fac6 	bl	80100f8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	2200      	movs	r2, #0
 800fb70:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800fb74:	68fb      	ldr	r3, [r7, #12]
 800fb76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fb7a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800fb7e:	68fb      	ldr	r3, [r7, #12]
 800fb80:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800fb84:	68fb      	ldr	r3, [r7, #12]
 800fb86:	2201      	movs	r2, #1
 800fb88:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800fb8c:	2303      	movs	r3, #3
 800fb8e:	e11e      	b.n	800fdce <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fb96:	b29b      	uxth	r3, r3
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	d1b9      	bne.n	800fb10 <HAL_SPI_Transmit+0x130>
 800fb9c:	e0f1      	b.n	800fd82 <HAL_SPI_Transmit+0x3a2>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800fb9e:	68fb      	ldr	r3, [r7, #12]
 800fba0:	68db      	ldr	r3, [r3, #12]
 800fba2:	2b07      	cmp	r3, #7
 800fba4:	f240 80e6 	bls.w	800fd74 <HAL_SPI_Transmit+0x394>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800fba8:	e05d      	b.n	800fc66 <HAL_SPI_Transmit+0x286>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800fbaa:	68fb      	ldr	r3, [r7, #12]
 800fbac:	681b      	ldr	r3, [r3, #0]
 800fbae:	695b      	ldr	r3, [r3, #20]
 800fbb0:	f003 0302 	and.w	r3, r3, #2
 800fbb4:	2b02      	cmp	r3, #2
 800fbb6:	d132      	bne.n	800fc1e <HAL_SPI_Transmit+0x23e>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800fbb8:	68fb      	ldr	r3, [r7, #12]
 800fbba:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fbbe:	b29b      	uxth	r3, r3
 800fbc0:	2b01      	cmp	r3, #1
 800fbc2:	d918      	bls.n	800fbf6 <HAL_SPI_Transmit+0x216>
 800fbc4:	68fb      	ldr	r3, [r7, #12]
 800fbc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	d014      	beq.n	800fbf6 <HAL_SPI_Transmit+0x216>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800fbcc:	68fb      	ldr	r3, [r7, #12]
 800fbce:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800fbd0:	68fb      	ldr	r3, [r7, #12]
 800fbd2:	681b      	ldr	r3, [r3, #0]
 800fbd4:	6812      	ldr	r2, [r2, #0]
 800fbd6:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800fbd8:	68fb      	ldr	r3, [r7, #12]
 800fbda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fbdc:	1d1a      	adds	r2, r3, #4
 800fbde:	68fb      	ldr	r3, [r7, #12]
 800fbe0:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800fbe2:	68fb      	ldr	r3, [r7, #12]
 800fbe4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fbe8:	b29b      	uxth	r3, r3
 800fbea:	3b02      	subs	r3, #2
 800fbec:	b29a      	uxth	r2, r3
 800fbee:	68fb      	ldr	r3, [r7, #12]
 800fbf0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800fbf4:	e037      	b.n	800fc66 <HAL_SPI_Transmit+0x286>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800fbf6:	68fb      	ldr	r3, [r7, #12]
 800fbf8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fbfa:	881a      	ldrh	r2, [r3, #0]
 800fbfc:	69fb      	ldr	r3, [r7, #28]
 800fbfe:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800fc00:	68fb      	ldr	r3, [r7, #12]
 800fc02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fc04:	1c9a      	adds	r2, r3, #2
 800fc06:	68fb      	ldr	r3, [r7, #12]
 800fc08:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800fc0a:	68fb      	ldr	r3, [r7, #12]
 800fc0c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fc10:	b29b      	uxth	r3, r3
 800fc12:	3b01      	subs	r3, #1
 800fc14:	b29a      	uxth	r2, r3
 800fc16:	68fb      	ldr	r3, [r7, #12]
 800fc18:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800fc1c:	e023      	b.n	800fc66 <HAL_SPI_Transmit+0x286>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fc1e:	f7f4 fa39 	bl	8004094 <HAL_GetTick>
 800fc22:	4602      	mov	r2, r0
 800fc24:	697b      	ldr	r3, [r7, #20]
 800fc26:	1ad3      	subs	r3, r2, r3
 800fc28:	683a      	ldr	r2, [r7, #0]
 800fc2a:	429a      	cmp	r2, r3
 800fc2c:	d803      	bhi.n	800fc36 <HAL_SPI_Transmit+0x256>
 800fc2e:	683b      	ldr	r3, [r7, #0]
 800fc30:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc34:	d102      	bne.n	800fc3c <HAL_SPI_Transmit+0x25c>
 800fc36:	683b      	ldr	r3, [r7, #0]
 800fc38:	2b00      	cmp	r3, #0
 800fc3a:	d114      	bne.n	800fc66 <HAL_SPI_Transmit+0x286>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800fc3c:	68f8      	ldr	r0, [r7, #12]
 800fc3e:	f000 fa5b 	bl	80100f8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800fc42:	68fb      	ldr	r3, [r7, #12]
 800fc44:	2200      	movs	r2, #0
 800fc46:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800fc4a:	68fb      	ldr	r3, [r7, #12]
 800fc4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fc50:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800fc54:	68fb      	ldr	r3, [r7, #12]
 800fc56:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800fc5a:	68fb      	ldr	r3, [r7, #12]
 800fc5c:	2201      	movs	r2, #1
 800fc5e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800fc62:	2303      	movs	r3, #3
 800fc64:	e0b3      	b.n	800fdce <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fc6c:	b29b      	uxth	r3, r3
 800fc6e:	2b00      	cmp	r3, #0
 800fc70:	d19b      	bne.n	800fbaa <HAL_SPI_Transmit+0x1ca>
 800fc72:	e086      	b.n	800fd82 <HAL_SPI_Transmit+0x3a2>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800fc74:	68fb      	ldr	r3, [r7, #12]
 800fc76:	681b      	ldr	r3, [r3, #0]
 800fc78:	695b      	ldr	r3, [r3, #20]
 800fc7a:	f003 0302 	and.w	r3, r3, #2
 800fc7e:	2b02      	cmp	r3, #2
 800fc80:	d154      	bne.n	800fd2c <HAL_SPI_Transmit+0x34c>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800fc82:	68fb      	ldr	r3, [r7, #12]
 800fc84:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fc88:	b29b      	uxth	r3, r3
 800fc8a:	2b03      	cmp	r3, #3
 800fc8c:	d918      	bls.n	800fcc0 <HAL_SPI_Transmit+0x2e0>
 800fc8e:	68fb      	ldr	r3, [r7, #12]
 800fc90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fc92:	2b40      	cmp	r3, #64	; 0x40
 800fc94:	d914      	bls.n	800fcc0 <HAL_SPI_Transmit+0x2e0>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800fc96:	68fb      	ldr	r3, [r7, #12]
 800fc98:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800fc9a:	68fb      	ldr	r3, [r7, #12]
 800fc9c:	681b      	ldr	r3, [r3, #0]
 800fc9e:	6812      	ldr	r2, [r2, #0]
 800fca0:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800fca2:	68fb      	ldr	r3, [r7, #12]
 800fca4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fca6:	1d1a      	adds	r2, r3, #4
 800fca8:	68fb      	ldr	r3, [r7, #12]
 800fcaa:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800fcac:	68fb      	ldr	r3, [r7, #12]
 800fcae:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fcb2:	b29b      	uxth	r3, r3
 800fcb4:	3b04      	subs	r3, #4
 800fcb6:	b29a      	uxth	r2, r3
 800fcb8:	68fb      	ldr	r3, [r7, #12]
 800fcba:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800fcbe:	e059      	b.n	800fd74 <HAL_SPI_Transmit+0x394>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800fcc0:	68fb      	ldr	r3, [r7, #12]
 800fcc2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fcc6:	b29b      	uxth	r3, r3
 800fcc8:	2b01      	cmp	r3, #1
 800fcca:	d917      	bls.n	800fcfc <HAL_SPI_Transmit+0x31c>
 800fccc:	68fb      	ldr	r3, [r7, #12]
 800fcce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fcd0:	2b00      	cmp	r3, #0
 800fcd2:	d013      	beq.n	800fcfc <HAL_SPI_Transmit+0x31c>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800fcd4:	68fb      	ldr	r3, [r7, #12]
 800fcd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fcd8:	881a      	ldrh	r2, [r3, #0]
 800fcda:	69fb      	ldr	r3, [r7, #28]
 800fcdc:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800fcde:	68fb      	ldr	r3, [r7, #12]
 800fce0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fce2:	1c9a      	adds	r2, r3, #2
 800fce4:	68fb      	ldr	r3, [r7, #12]
 800fce6:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800fce8:	68fb      	ldr	r3, [r7, #12]
 800fcea:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fcee:	b29b      	uxth	r3, r3
 800fcf0:	3b02      	subs	r3, #2
 800fcf2:	b29a      	uxth	r2, r3
 800fcf4:	68fb      	ldr	r3, [r7, #12]
 800fcf6:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800fcfa:	e03b      	b.n	800fd74 <HAL_SPI_Transmit+0x394>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800fcfc:	68fb      	ldr	r3, [r7, #12]
 800fcfe:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800fd00:	68fb      	ldr	r3, [r7, #12]
 800fd02:	681b      	ldr	r3, [r3, #0]
 800fd04:	3320      	adds	r3, #32
 800fd06:	7812      	ldrb	r2, [r2, #0]
 800fd08:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800fd0a:	68fb      	ldr	r3, [r7, #12]
 800fd0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fd0e:	1c5a      	adds	r2, r3, #1
 800fd10:	68fb      	ldr	r3, [r7, #12]
 800fd12:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800fd14:	68fb      	ldr	r3, [r7, #12]
 800fd16:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fd1a:	b29b      	uxth	r3, r3
 800fd1c:	3b01      	subs	r3, #1
 800fd1e:	b29a      	uxth	r2, r3
 800fd20:	68fb      	ldr	r3, [r7, #12]
 800fd22:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800fd26:	e025      	b.n	800fd74 <HAL_SPI_Transmit+0x394>
 800fd28:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800fd2c:	f7f4 f9b2 	bl	8004094 <HAL_GetTick>
 800fd30:	4602      	mov	r2, r0
 800fd32:	697b      	ldr	r3, [r7, #20]
 800fd34:	1ad3      	subs	r3, r2, r3
 800fd36:	683a      	ldr	r2, [r7, #0]
 800fd38:	429a      	cmp	r2, r3
 800fd3a:	d803      	bhi.n	800fd44 <HAL_SPI_Transmit+0x364>
 800fd3c:	683b      	ldr	r3, [r7, #0]
 800fd3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd42:	d102      	bne.n	800fd4a <HAL_SPI_Transmit+0x36a>
 800fd44:	683b      	ldr	r3, [r7, #0]
 800fd46:	2b00      	cmp	r3, #0
 800fd48:	d114      	bne.n	800fd74 <HAL_SPI_Transmit+0x394>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800fd4a:	68f8      	ldr	r0, [r7, #12]
 800fd4c:	f000 f9d4 	bl	80100f8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800fd50:	68fb      	ldr	r3, [r7, #12]
 800fd52:	2200      	movs	r2, #0
 800fd54:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800fd58:	68fb      	ldr	r3, [r7, #12]
 800fd5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fd5e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800fd62:	68fb      	ldr	r3, [r7, #12]
 800fd64:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800fd68:	68fb      	ldr	r3, [r7, #12]
 800fd6a:	2201      	movs	r2, #1
 800fd6c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800fd70:	2303      	movs	r3, #3
 800fd72:	e02c      	b.n	800fdce <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 800fd74:	68fb      	ldr	r3, [r7, #12]
 800fd76:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800fd7a:	b29b      	uxth	r3, r3
 800fd7c:	2b00      	cmp	r3, #0
 800fd7e:	f47f af79 	bne.w	800fc74 <HAL_SPI_Transmit+0x294>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800fd82:	697b      	ldr	r3, [r7, #20]
 800fd84:	9300      	str	r3, [sp, #0]
 800fd86:	683b      	ldr	r3, [r7, #0]
 800fd88:	2200      	movs	r2, #0
 800fd8a:	2108      	movs	r1, #8
 800fd8c:	68f8      	ldr	r0, [r7, #12]
 800fd8e:	f000 fa53 	bl	8010238 <SPI_WaitOnFlagUntilTimeout>
 800fd92:	4603      	mov	r3, r0
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	d007      	beq.n	800fda8 <HAL_SPI_Transmit+0x3c8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800fd98:	68fb      	ldr	r3, [r7, #12]
 800fd9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fd9e:	f043 0220 	orr.w	r2, r3, #32
 800fda2:	68fb      	ldr	r3, [r7, #12]
 800fda4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800fda8:	68f8      	ldr	r0, [r7, #12]
 800fdaa:	f000 f9a5 	bl	80100f8 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800fdae:	68fb      	ldr	r3, [r7, #12]
 800fdb0:	2200      	movs	r2, #0
 800fdb2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	2201      	movs	r2, #1
 800fdba:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800fdbe:	68fb      	ldr	r3, [r7, #12]
 800fdc0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fdc4:	2b00      	cmp	r3, #0
 800fdc6:	d001      	beq.n	800fdcc <HAL_SPI_Transmit+0x3ec>
  {
    return HAL_ERROR;
 800fdc8:	2301      	movs	r3, #1
 800fdca:	e000      	b.n	800fdce <HAL_SPI_Transmit+0x3ee>
  }
  return errorcode;
 800fdcc:	7efb      	ldrb	r3, [r7, #27]
}
 800fdce:	4618      	mov	r0, r3
 800fdd0:	3720      	adds	r7, #32
 800fdd2:	46bd      	mov	sp, r7
 800fdd4:	bd80      	pop	{r7, pc}
 800fdd6:	bf00      	nop

0800fdd8 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fdd8:	b580      	push	{r7, lr}
 800fdda:	b088      	sub	sp, #32
 800fddc:	af00      	add	r7, sp, #0
 800fdde:	60f8      	str	r0, [r7, #12]
 800fde0:	60b9      	str	r1, [r7, #8]
 800fde2:	603b      	str	r3, [r7, #0]
 800fde4:	4613      	mov	r3, r2
 800fde6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800fde8:	2300      	movs	r3, #0
 800fdea:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800fdec:	68fb      	ldr	r3, [r7, #12]
 800fdee:	681b      	ldr	r3, [r3, #0]
 800fdf0:	3330      	adds	r3, #48	; 0x30
 800fdf2:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800fdf4:	68fb      	ldr	r3, [r7, #12]
 800fdf6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800fdfa:	2b01      	cmp	r3, #1
 800fdfc:	d101      	bne.n	800fe02 <HAL_SPI_Receive+0x2a>
 800fdfe:	2302      	movs	r3, #2
 800fe00:	e173      	b.n	80100ea <HAL_SPI_Receive+0x312>
 800fe02:	68fb      	ldr	r3, [r7, #12]
 800fe04:	2201      	movs	r2, #1
 800fe06:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800fe0a:	f7f4 f943 	bl	8004094 <HAL_GetTick>
 800fe0e:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800fe10:	68fb      	ldr	r3, [r7, #12]
 800fe12:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800fe16:	b2db      	uxtb	r3, r3
 800fe18:	2b01      	cmp	r3, #1
 800fe1a:	d007      	beq.n	800fe2c <HAL_SPI_Receive+0x54>
  {
    errorcode = HAL_BUSY;
 800fe1c:	2302      	movs	r3, #2
 800fe1e:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800fe20:	68fb      	ldr	r3, [r7, #12]
 800fe22:	2200      	movs	r2, #0
 800fe24:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800fe28:	7ffb      	ldrb	r3, [r7, #31]
 800fe2a:	e15e      	b.n	80100ea <HAL_SPI_Receive+0x312>
  }

  if ((pData == NULL) || (Size == 0UL))
 800fe2c:	68bb      	ldr	r3, [r7, #8]
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	d002      	beq.n	800fe38 <HAL_SPI_Receive+0x60>
 800fe32:	88fb      	ldrh	r3, [r7, #6]
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	d107      	bne.n	800fe48 <HAL_SPI_Receive+0x70>
  {
    errorcode = HAL_ERROR;
 800fe38:	2301      	movs	r3, #1
 800fe3a:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800fe3c:	68fb      	ldr	r3, [r7, #12]
 800fe3e:	2200      	movs	r2, #0
 800fe40:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800fe44:	7ffb      	ldrb	r3, [r7, #31]
 800fe46:	e150      	b.n	80100ea <HAL_SPI_Receive+0x312>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800fe48:	68fb      	ldr	r3, [r7, #12]
 800fe4a:	2204      	movs	r2, #4
 800fe4c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800fe50:	68fb      	ldr	r3, [r7, #12]
 800fe52:	2200      	movs	r2, #0
 800fe54:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800fe58:	68fb      	ldr	r3, [r7, #12]
 800fe5a:	68ba      	ldr	r2, [r7, #8]
 800fe5c:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800fe5e:	68fb      	ldr	r3, [r7, #12]
 800fe60:	88fa      	ldrh	r2, [r7, #6]
 800fe62:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 800fe66:	68fb      	ldr	r3, [r7, #12]
 800fe68:	88fa      	ldrh	r2, [r7, #6]
 800fe6a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800fe6e:	68fb      	ldr	r3, [r7, #12]
 800fe70:	2200      	movs	r2, #0
 800fe72:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800fe74:	68fb      	ldr	r3, [r7, #12]
 800fe76:	2200      	movs	r2, #0
 800fe78:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800fe7c:	68fb      	ldr	r3, [r7, #12]
 800fe7e:	2200      	movs	r2, #0
 800fe80:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 800fe84:	68fb      	ldr	r3, [r7, #12]
 800fe86:	2200      	movs	r2, #0
 800fe88:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800fe8a:	68fb      	ldr	r3, [r7, #12]
 800fe8c:	2200      	movs	r2, #0
 800fe8e:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800fe90:	68fb      	ldr	r3, [r7, #12]
 800fe92:	689b      	ldr	r3, [r3, #8]
 800fe94:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800fe98:	d108      	bne.n	800feac <HAL_SPI_Receive+0xd4>
  {
    SPI_1LINE_RX(hspi);
 800fe9a:	68fb      	ldr	r3, [r7, #12]
 800fe9c:	681b      	ldr	r3, [r3, #0]
 800fe9e:	681a      	ldr	r2, [r3, #0]
 800fea0:	68fb      	ldr	r3, [r7, #12]
 800fea2:	681b      	ldr	r3, [r3, #0]
 800fea4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800fea8:	601a      	str	r2, [r3, #0]
 800feaa:	e009      	b.n	800fec0 <HAL_SPI_Receive+0xe8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	68db      	ldr	r3, [r3, #12]
 800feb2:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 800feb6:	68fb      	ldr	r3, [r7, #12]
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800febe:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800fec0:	68fb      	ldr	r3, [r7, #12]
 800fec2:	681b      	ldr	r3, [r3, #0]
 800fec4:	685a      	ldr	r2, [r3, #4]
 800fec6:	4b8b      	ldr	r3, [pc, #556]	; (80100f4 <HAL_SPI_Receive+0x31c>)
 800fec8:	4013      	ands	r3, r2
 800feca:	88f9      	ldrh	r1, [r7, #6]
 800fecc:	68fa      	ldr	r2, [r7, #12]
 800fece:	6812      	ldr	r2, [r2, #0]
 800fed0:	430b      	orrs	r3, r1
 800fed2:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800fed4:	68fb      	ldr	r3, [r7, #12]
 800fed6:	681b      	ldr	r3, [r3, #0]
 800fed8:	681a      	ldr	r2, [r3, #0]
 800feda:	68fb      	ldr	r3, [r7, #12]
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	f042 0201 	orr.w	r2, r2, #1
 800fee2:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800fee4:	68fb      	ldr	r3, [r7, #12]
 800fee6:	685b      	ldr	r3, [r3, #4]
 800fee8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800feec:	d107      	bne.n	800fefe <HAL_SPI_Receive+0x126>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800feee:	68fb      	ldr	r3, [r7, #12]
 800fef0:	681b      	ldr	r3, [r3, #0]
 800fef2:	681a      	ldr	r2, [r3, #0]
 800fef4:	68fb      	ldr	r3, [r7, #12]
 800fef6:	681b      	ldr	r3, [r3, #0]
 800fef8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800fefc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800fefe:	68fb      	ldr	r3, [r7, #12]
 800ff00:	68db      	ldr	r3, [r3, #12]
 800ff02:	2b0f      	cmp	r3, #15
 800ff04:	d948      	bls.n	800ff98 <HAL_SPI_Receive+0x1c0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800ff06:	e040      	b.n	800ff8a <HAL_SPI_Receive+0x1b2>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 800ff08:	68fb      	ldr	r3, [r7, #12]
 800ff0a:	681b      	ldr	r3, [r3, #0]
 800ff0c:	695a      	ldr	r2, [r3, #20]
 800ff0e:	f248 0308 	movw	r3, #32776	; 0x8008
 800ff12:	4013      	ands	r3, r2
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d014      	beq.n	800ff42 <HAL_SPI_Receive+0x16a>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800ff18:	68fb      	ldr	r3, [r7, #12]
 800ff1a:	681a      	ldr	r2, [r3, #0]
 800ff1c:	68fb      	ldr	r3, [r7, #12]
 800ff1e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ff20:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800ff22:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800ff24:	68fb      	ldr	r3, [r7, #12]
 800ff26:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ff28:	1d1a      	adds	r2, r3, #4
 800ff2a:	68fb      	ldr	r3, [r7, #12]
 800ff2c:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800ff2e:	68fb      	ldr	r3, [r7, #12]
 800ff30:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ff34:	b29b      	uxth	r3, r3
 800ff36:	3b01      	subs	r3, #1
 800ff38:	b29a      	uxth	r2, r3
 800ff3a:	68fb      	ldr	r3, [r7, #12]
 800ff3c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800ff40:	e023      	b.n	800ff8a <HAL_SPI_Receive+0x1b2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ff42:	f7f4 f8a7 	bl	8004094 <HAL_GetTick>
 800ff46:	4602      	mov	r2, r0
 800ff48:	697b      	ldr	r3, [r7, #20]
 800ff4a:	1ad3      	subs	r3, r2, r3
 800ff4c:	683a      	ldr	r2, [r7, #0]
 800ff4e:	429a      	cmp	r2, r3
 800ff50:	d803      	bhi.n	800ff5a <HAL_SPI_Receive+0x182>
 800ff52:	683b      	ldr	r3, [r7, #0]
 800ff54:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff58:	d102      	bne.n	800ff60 <HAL_SPI_Receive+0x188>
 800ff5a:	683b      	ldr	r3, [r7, #0]
 800ff5c:	2b00      	cmp	r3, #0
 800ff5e:	d114      	bne.n	800ff8a <HAL_SPI_Receive+0x1b2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800ff60:	68f8      	ldr	r0, [r7, #12]
 800ff62:	f000 f8c9 	bl	80100f8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800ff66:	68fb      	ldr	r3, [r7, #12]
 800ff68:	2200      	movs	r2, #0
 800ff6a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ff6e:	68fb      	ldr	r3, [r7, #12]
 800ff70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ff74:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800ff78:	68fb      	ldr	r3, [r7, #12]
 800ff7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ff7e:	68fb      	ldr	r3, [r7, #12]
 800ff80:	2201      	movs	r2, #1
 800ff82:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800ff86:	2303      	movs	r3, #3
 800ff88:	e0af      	b.n	80100ea <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 800ff8a:	68fb      	ldr	r3, [r7, #12]
 800ff8c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ff90:	b29b      	uxth	r3, r3
 800ff92:	2b00      	cmp	r3, #0
 800ff94:	d1b8      	bne.n	800ff08 <HAL_SPI_Receive+0x130>
 800ff96:	e095      	b.n	80100c4 <HAL_SPI_Receive+0x2ec>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ff98:	68fb      	ldr	r3, [r7, #12]
 800ff9a:	68db      	ldr	r3, [r3, #12]
 800ff9c:	2b07      	cmp	r3, #7
 800ff9e:	f240 808b 	bls.w	80100b8 <HAL_SPI_Receive+0x2e0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800ffa2:	e03f      	b.n	8010024 <HAL_SPI_Receive+0x24c>
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800ffa4:	68fb      	ldr	r3, [r7, #12]
 800ffa6:	681b      	ldr	r3, [r3, #0]
 800ffa8:	695b      	ldr	r3, [r3, #20]
 800ffaa:	f003 0301 	and.w	r3, r3, #1
 800ffae:	2b01      	cmp	r3, #1
 800ffb0:	d114      	bne.n	800ffdc <HAL_SPI_Receive+0x204>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800ffb2:	68fb      	ldr	r3, [r7, #12]
 800ffb4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ffb6:	69ba      	ldr	r2, [r7, #24]
 800ffb8:	8812      	ldrh	r2, [r2, #0]
 800ffba:	b292      	uxth	r2, r2
 800ffbc:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ffbe:	68fb      	ldr	r3, [r7, #12]
 800ffc0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ffc2:	1c9a      	adds	r2, r3, #2
 800ffc4:	68fb      	ldr	r3, [r7, #12]
 800ffc6:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800ffc8:	68fb      	ldr	r3, [r7, #12]
 800ffca:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ffce:	b29b      	uxth	r3, r3
 800ffd0:	3b01      	subs	r3, #1
 800ffd2:	b29a      	uxth	r2, r3
 800ffd4:	68fb      	ldr	r3, [r7, #12]
 800ffd6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800ffda:	e023      	b.n	8010024 <HAL_SPI_Receive+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ffdc:	f7f4 f85a 	bl	8004094 <HAL_GetTick>
 800ffe0:	4602      	mov	r2, r0
 800ffe2:	697b      	ldr	r3, [r7, #20]
 800ffe4:	1ad3      	subs	r3, r2, r3
 800ffe6:	683a      	ldr	r2, [r7, #0]
 800ffe8:	429a      	cmp	r2, r3
 800ffea:	d803      	bhi.n	800fff4 <HAL_SPI_Receive+0x21c>
 800ffec:	683b      	ldr	r3, [r7, #0]
 800ffee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fff2:	d102      	bne.n	800fffa <HAL_SPI_Receive+0x222>
 800fff4:	683b      	ldr	r3, [r7, #0]
 800fff6:	2b00      	cmp	r3, #0
 800fff8:	d114      	bne.n	8010024 <HAL_SPI_Receive+0x24c>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800fffa:	68f8      	ldr	r0, [r7, #12]
 800fffc:	f000 f87c 	bl	80100f8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8010000:	68fb      	ldr	r3, [r7, #12]
 8010002:	2200      	movs	r2, #0
 8010004:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8010008:	68fb      	ldr	r3, [r7, #12]
 801000a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801000e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8010012:	68fb      	ldr	r3, [r7, #12]
 8010014:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8010018:	68fb      	ldr	r3, [r7, #12]
 801001a:	2201      	movs	r2, #1
 801001c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8010020:	2303      	movs	r3, #3
 8010022:	e062      	b.n	80100ea <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 8010024:	68fb      	ldr	r3, [r7, #12]
 8010026:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 801002a:	b29b      	uxth	r3, r3
 801002c:	2b00      	cmp	r3, #0
 801002e:	d1b9      	bne.n	800ffa4 <HAL_SPI_Receive+0x1cc>
 8010030:	e048      	b.n	80100c4 <HAL_SPI_Receive+0x2ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8010032:	68fb      	ldr	r3, [r7, #12]
 8010034:	681b      	ldr	r3, [r3, #0]
 8010036:	695b      	ldr	r3, [r3, #20]
 8010038:	f003 0301 	and.w	r3, r3, #1
 801003c:	2b01      	cmp	r3, #1
 801003e:	d117      	bne.n	8010070 <HAL_SPI_Receive+0x298>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8010040:	68fb      	ldr	r3, [r7, #12]
 8010042:	681b      	ldr	r3, [r3, #0]
 8010044:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8010048:	68fb      	ldr	r3, [r7, #12]
 801004a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801004c:	7812      	ldrb	r2, [r2, #0]
 801004e:	b2d2      	uxtb	r2, r2
 8010050:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8010052:	68fb      	ldr	r3, [r7, #12]
 8010054:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010056:	1c5a      	adds	r2, r3, #1
 8010058:	68fb      	ldr	r3, [r7, #12]
 801005a:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 801005c:	68fb      	ldr	r3, [r7, #12]
 801005e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8010062:	b29b      	uxth	r3, r3
 8010064:	3b01      	subs	r3, #1
 8010066:	b29a      	uxth	r2, r3
 8010068:	68fb      	ldr	r3, [r7, #12]
 801006a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 801006e:	e023      	b.n	80100b8 <HAL_SPI_Receive+0x2e0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010070:	f7f4 f810 	bl	8004094 <HAL_GetTick>
 8010074:	4602      	mov	r2, r0
 8010076:	697b      	ldr	r3, [r7, #20]
 8010078:	1ad3      	subs	r3, r2, r3
 801007a:	683a      	ldr	r2, [r7, #0]
 801007c:	429a      	cmp	r2, r3
 801007e:	d803      	bhi.n	8010088 <HAL_SPI_Receive+0x2b0>
 8010080:	683b      	ldr	r3, [r7, #0]
 8010082:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010086:	d102      	bne.n	801008e <HAL_SPI_Receive+0x2b6>
 8010088:	683b      	ldr	r3, [r7, #0]
 801008a:	2b00      	cmp	r3, #0
 801008c:	d114      	bne.n	80100b8 <HAL_SPI_Receive+0x2e0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 801008e:	68f8      	ldr	r0, [r7, #12]
 8010090:	f000 f832 	bl	80100f8 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8010094:	68fb      	ldr	r3, [r7, #12]
 8010096:	2200      	movs	r2, #0
 8010098:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801009c:	68fb      	ldr	r3, [r7, #12]
 801009e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80100a2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80100a6:	68fb      	ldr	r3, [r7, #12]
 80100a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80100ac:	68fb      	ldr	r3, [r7, #12]
 80100ae:	2201      	movs	r2, #1
 80100b0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 80100b4:	2303      	movs	r3, #3
 80100b6:	e018      	b.n	80100ea <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 80100b8:	68fb      	ldr	r3, [r7, #12]
 80100ba:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80100be:	b29b      	uxth	r3, r3
 80100c0:	2b00      	cmp	r3, #0
 80100c2:	d1b6      	bne.n	8010032 <HAL_SPI_Receive+0x25a>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80100c4:	68f8      	ldr	r0, [r7, #12]
 80100c6:	f000 f817 	bl	80100f8 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80100ca:	68fb      	ldr	r3, [r7, #12]
 80100cc:	2200      	movs	r2, #0
 80100ce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 80100d2:	68fb      	ldr	r3, [r7, #12]
 80100d4:	2201      	movs	r2, #1
 80100d6:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80100da:	68fb      	ldr	r3, [r7, #12]
 80100dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80100e0:	2b00      	cmp	r3, #0
 80100e2:	d001      	beq.n	80100e8 <HAL_SPI_Receive+0x310>
  {
    return HAL_ERROR;
 80100e4:	2301      	movs	r3, #1
 80100e6:	e000      	b.n	80100ea <HAL_SPI_Receive+0x312>
  }
  return errorcode;
 80100e8:	7ffb      	ldrb	r3, [r7, #31]
}
 80100ea:	4618      	mov	r0, r3
 80100ec:	3720      	adds	r7, #32
 80100ee:	46bd      	mov	sp, r7
 80100f0:	bd80      	pop	{r7, pc}
 80100f2:	bf00      	nop
 80100f4:	ffff0000 	.word	0xffff0000

080100f8 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80100f8:	b480      	push	{r7}
 80100fa:	b085      	sub	sp, #20
 80100fc:	af00      	add	r7, sp, #0
 80100fe:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	681b      	ldr	r3, [r3, #0]
 8010104:	695b      	ldr	r3, [r3, #20]
 8010106:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	681b      	ldr	r3, [r3, #0]
 801010c:	699a      	ldr	r2, [r3, #24]
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	681b      	ldr	r3, [r3, #0]
 8010112:	f042 0208 	orr.w	r2, r2, #8
 8010116:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	681b      	ldr	r3, [r3, #0]
 801011c:	699a      	ldr	r2, [r3, #24]
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	681b      	ldr	r3, [r3, #0]
 8010122:	f042 0210 	orr.w	r2, r2, #16
 8010126:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8010128:	687b      	ldr	r3, [r7, #4]
 801012a:	681b      	ldr	r3, [r3, #0]
 801012c:	681a      	ldr	r2, [r3, #0]
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	681b      	ldr	r3, [r3, #0]
 8010132:	f022 0201 	bic.w	r2, r2, #1
 8010136:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	681b      	ldr	r3, [r3, #0]
 801013c:	6919      	ldr	r1, [r3, #16]
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	681a      	ldr	r2, [r3, #0]
 8010142:	4b3c      	ldr	r3, [pc, #240]	; (8010234 <SPI_CloseTransfer+0x13c>)
 8010144:	400b      	ands	r3, r1
 8010146:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	681b      	ldr	r3, [r3, #0]
 801014c:	689a      	ldr	r2, [r3, #8]
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	681b      	ldr	r3, [r3, #0]
 8010152:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8010156:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 801015e:	b2db      	uxtb	r3, r3
 8010160:	2b04      	cmp	r3, #4
 8010162:	d014      	beq.n	801018e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8010164:	68fb      	ldr	r3, [r7, #12]
 8010166:	f003 0320 	and.w	r3, r3, #32
 801016a:	2b00      	cmp	r3, #0
 801016c:	d00f      	beq.n	801018e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010174:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 801017e:	687b      	ldr	r3, [r7, #4]
 8010180:	681b      	ldr	r3, [r3, #0]
 8010182:	699a      	ldr	r2, [r3, #24]
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	681b      	ldr	r3, [r3, #0]
 8010188:	f042 0220 	orr.w	r2, r2, #32
 801018c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 801018e:	687b      	ldr	r3, [r7, #4]
 8010190:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8010194:	b2db      	uxtb	r3, r3
 8010196:	2b03      	cmp	r3, #3
 8010198:	d014      	beq.n	80101c4 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 801019a:	68fb      	ldr	r3, [r7, #12]
 801019c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d00f      	beq.n	80101c4 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80101a4:	687b      	ldr	r3, [r7, #4]
 80101a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80101aa:	f043 0204 	orr.w	r2, r3, #4
 80101ae:	687b      	ldr	r3, [r7, #4]
 80101b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80101b4:	687b      	ldr	r3, [r7, #4]
 80101b6:	681b      	ldr	r3, [r3, #0]
 80101b8:	699a      	ldr	r2, [r3, #24]
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	681b      	ldr	r3, [r3, #0]
 80101be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80101c2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80101c4:	68fb      	ldr	r3, [r7, #12]
 80101c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80101ca:	2b00      	cmp	r3, #0
 80101cc:	d00f      	beq.n	80101ee <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80101ce:	687b      	ldr	r3, [r7, #4]
 80101d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80101d4:	f043 0201 	orr.w	r2, r3, #1
 80101d8:	687b      	ldr	r3, [r7, #4]
 80101da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80101de:	687b      	ldr	r3, [r7, #4]
 80101e0:	681b      	ldr	r3, [r3, #0]
 80101e2:	699a      	ldr	r2, [r3, #24]
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	681b      	ldr	r3, [r3, #0]
 80101e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80101ec:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80101ee:	68fb      	ldr	r3, [r7, #12]
 80101f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80101f4:	2b00      	cmp	r3, #0
 80101f6:	d00f      	beq.n	8010218 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80101fe:	f043 0208 	orr.w	r2, r3, #8
 8010202:	687b      	ldr	r3, [r7, #4]
 8010204:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	681b      	ldr	r3, [r3, #0]
 801020c:	699a      	ldr	r2, [r3, #24]
 801020e:	687b      	ldr	r3, [r7, #4]
 8010210:	681b      	ldr	r3, [r3, #0]
 8010212:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8010216:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	2200      	movs	r2, #0
 801021c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	2200      	movs	r2, #0
 8010224:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 8010228:	bf00      	nop
 801022a:	3714      	adds	r7, #20
 801022c:	46bd      	mov	sp, r7
 801022e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010232:	4770      	bx	lr
 8010234:	fffffc90 	.word	0xfffffc90

08010238 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8010238:	b580      	push	{r7, lr}
 801023a:	b084      	sub	sp, #16
 801023c:	af00      	add	r7, sp, #0
 801023e:	60f8      	str	r0, [r7, #12]
 8010240:	60b9      	str	r1, [r7, #8]
 8010242:	603b      	str	r3, [r7, #0]
 8010244:	4613      	mov	r3, r2
 8010246:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8010248:	e010      	b.n	801026c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801024a:	f7f3 ff23 	bl	8004094 <HAL_GetTick>
 801024e:	4602      	mov	r2, r0
 8010250:	69bb      	ldr	r3, [r7, #24]
 8010252:	1ad3      	subs	r3, r2, r3
 8010254:	683a      	ldr	r2, [r7, #0]
 8010256:	429a      	cmp	r2, r3
 8010258:	d803      	bhi.n	8010262 <SPI_WaitOnFlagUntilTimeout+0x2a>
 801025a:	683b      	ldr	r3, [r7, #0]
 801025c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010260:	d102      	bne.n	8010268 <SPI_WaitOnFlagUntilTimeout+0x30>
 8010262:	683b      	ldr	r3, [r7, #0]
 8010264:	2b00      	cmp	r3, #0
 8010266:	d101      	bne.n	801026c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8010268:	2303      	movs	r3, #3
 801026a:	e00f      	b.n	801028c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 801026c:	68fb      	ldr	r3, [r7, #12]
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	695a      	ldr	r2, [r3, #20]
 8010272:	68bb      	ldr	r3, [r7, #8]
 8010274:	4013      	ands	r3, r2
 8010276:	68ba      	ldr	r2, [r7, #8]
 8010278:	429a      	cmp	r2, r3
 801027a:	bf0c      	ite	eq
 801027c:	2301      	moveq	r3, #1
 801027e:	2300      	movne	r3, #0
 8010280:	b2db      	uxtb	r3, r3
 8010282:	461a      	mov	r2, r3
 8010284:	79fb      	ldrb	r3, [r7, #7]
 8010286:	429a      	cmp	r2, r3
 8010288:	d0df      	beq.n	801024a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 801028a:	2300      	movs	r3, #0
}
 801028c:	4618      	mov	r0, r3
 801028e:	3710      	adds	r7, #16
 8010290:	46bd      	mov	sp, r7
 8010292:	bd80      	pop	{r7, pc}

08010294 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8010294:	b480      	push	{r7}
 8010296:	b085      	sub	sp, #20
 8010298:	af00      	add	r7, sp, #0
 801029a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80102a0:	095b      	lsrs	r3, r3, #5
 80102a2:	3301      	adds	r3, #1
 80102a4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80102a6:	687b      	ldr	r3, [r7, #4]
 80102a8:	68db      	ldr	r3, [r3, #12]
 80102aa:	3301      	adds	r3, #1
 80102ac:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80102ae:	68bb      	ldr	r3, [r7, #8]
 80102b0:	3307      	adds	r3, #7
 80102b2:	08db      	lsrs	r3, r3, #3
 80102b4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80102b6:	68bb      	ldr	r3, [r7, #8]
 80102b8:	68fa      	ldr	r2, [r7, #12]
 80102ba:	fb02 f303 	mul.w	r3, r2, r3
}
 80102be:	4618      	mov	r0, r3
 80102c0:	3714      	adds	r7, #20
 80102c2:	46bd      	mov	sp, r7
 80102c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102c8:	4770      	bx	lr

080102ca <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80102ca:	b580      	push	{r7, lr}
 80102cc:	b082      	sub	sp, #8
 80102ce:	af00      	add	r7, sp, #0
 80102d0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80102d2:	687b      	ldr	r3, [r7, #4]
 80102d4:	2b00      	cmp	r3, #0
 80102d6:	d101      	bne.n	80102dc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80102d8:	2301      	movs	r3, #1
 80102da:	e049      	b.n	8010370 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80102dc:	687b      	ldr	r3, [r7, #4]
 80102de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80102e2:	b2db      	uxtb	r3, r3
 80102e4:	2b00      	cmp	r3, #0
 80102e6:	d106      	bne.n	80102f6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	2200      	movs	r2, #0
 80102ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80102f0:	6878      	ldr	r0, [r7, #4]
 80102f2:	f7f3 fa91 	bl	8003818 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	2202      	movs	r2, #2
 80102fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	681a      	ldr	r2, [r3, #0]
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	3304      	adds	r3, #4
 8010306:	4619      	mov	r1, r3
 8010308:	4610      	mov	r0, r2
 801030a:	f000 ff29 	bl	8011160 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	2201      	movs	r2, #1
 8010312:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010316:	687b      	ldr	r3, [r7, #4]
 8010318:	2201      	movs	r2, #1
 801031a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	2201      	movs	r2, #1
 8010322:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	2201      	movs	r2, #1
 801032a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	2201      	movs	r2, #1
 8010332:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8010336:	687b      	ldr	r3, [r7, #4]
 8010338:	2201      	movs	r2, #1
 801033a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 801033e:	687b      	ldr	r3, [r7, #4]
 8010340:	2201      	movs	r2, #1
 8010342:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	2201      	movs	r2, #1
 801034a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801034e:	687b      	ldr	r3, [r7, #4]
 8010350:	2201      	movs	r2, #1
 8010352:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	2201      	movs	r2, #1
 801035a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	2201      	movs	r2, #1
 8010362:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	2201      	movs	r2, #1
 801036a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 801036e:	2300      	movs	r3, #0
}
 8010370:	4618      	mov	r0, r3
 8010372:	3708      	adds	r7, #8
 8010374:	46bd      	mov	sp, r7
 8010376:	bd80      	pop	{r7, pc}

08010378 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8010378:	b580      	push	{r7, lr}
 801037a:	b082      	sub	sp, #8
 801037c:	af00      	add	r7, sp, #0
 801037e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	2b00      	cmp	r3, #0
 8010384:	d101      	bne.n	801038a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8010386:	2301      	movs	r3, #1
 8010388:	e049      	b.n	801041e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8010390:	b2db      	uxtb	r3, r3
 8010392:	2b00      	cmp	r3, #0
 8010394:	d106      	bne.n	80103a4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	2200      	movs	r2, #0
 801039a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 801039e:	6878      	ldr	r0, [r7, #4]
 80103a0:	f7f3 f8a4 	bl	80034ec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	2202      	movs	r2, #2
 80103a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80103ac:	687b      	ldr	r3, [r7, #4]
 80103ae:	681a      	ldr	r2, [r3, #0]
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	3304      	adds	r3, #4
 80103b4:	4619      	mov	r1, r3
 80103b6:	4610      	mov	r0, r2
 80103b8:	f000 fed2 	bl	8011160 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	2201      	movs	r2, #1
 80103c0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	2201      	movs	r2, #1
 80103c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	2201      	movs	r2, #1
 80103d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	2201      	movs	r2, #1
 80103d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	2201      	movs	r2, #1
 80103e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	2201      	movs	r2, #1
 80103e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	2201      	movs	r2, #1
 80103f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	2201      	movs	r2, #1
 80103f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	2201      	movs	r2, #1
 8010400:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	2201      	movs	r2, #1
 8010408:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 801040c:	687b      	ldr	r3, [r7, #4]
 801040e:	2201      	movs	r2, #1
 8010410:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	2201      	movs	r2, #1
 8010418:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 801041c:	2300      	movs	r3, #0
}
 801041e:	4618      	mov	r0, r3
 8010420:	3708      	adds	r7, #8
 8010422:	46bd      	mov	sp, r7
 8010424:	bd80      	pop	{r7, pc}
	...

08010428 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8010428:	b580      	push	{r7, lr}
 801042a:	b084      	sub	sp, #16
 801042c:	af00      	add	r7, sp, #0
 801042e:	6078      	str	r0, [r7, #4]
 8010430:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8010432:	683b      	ldr	r3, [r7, #0]
 8010434:	2b00      	cmp	r3, #0
 8010436:	d109      	bne.n	801044c <HAL_TIM_PWM_Start+0x24>
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 801043e:	b2db      	uxtb	r3, r3
 8010440:	2b01      	cmp	r3, #1
 8010442:	bf14      	ite	ne
 8010444:	2301      	movne	r3, #1
 8010446:	2300      	moveq	r3, #0
 8010448:	b2db      	uxtb	r3, r3
 801044a:	e03c      	b.n	80104c6 <HAL_TIM_PWM_Start+0x9e>
 801044c:	683b      	ldr	r3, [r7, #0]
 801044e:	2b04      	cmp	r3, #4
 8010450:	d109      	bne.n	8010466 <HAL_TIM_PWM_Start+0x3e>
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8010458:	b2db      	uxtb	r3, r3
 801045a:	2b01      	cmp	r3, #1
 801045c:	bf14      	ite	ne
 801045e:	2301      	movne	r3, #1
 8010460:	2300      	moveq	r3, #0
 8010462:	b2db      	uxtb	r3, r3
 8010464:	e02f      	b.n	80104c6 <HAL_TIM_PWM_Start+0x9e>
 8010466:	683b      	ldr	r3, [r7, #0]
 8010468:	2b08      	cmp	r3, #8
 801046a:	d109      	bne.n	8010480 <HAL_TIM_PWM_Start+0x58>
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8010472:	b2db      	uxtb	r3, r3
 8010474:	2b01      	cmp	r3, #1
 8010476:	bf14      	ite	ne
 8010478:	2301      	movne	r3, #1
 801047a:	2300      	moveq	r3, #0
 801047c:	b2db      	uxtb	r3, r3
 801047e:	e022      	b.n	80104c6 <HAL_TIM_PWM_Start+0x9e>
 8010480:	683b      	ldr	r3, [r7, #0]
 8010482:	2b0c      	cmp	r3, #12
 8010484:	d109      	bne.n	801049a <HAL_TIM_PWM_Start+0x72>
 8010486:	687b      	ldr	r3, [r7, #4]
 8010488:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 801048c:	b2db      	uxtb	r3, r3
 801048e:	2b01      	cmp	r3, #1
 8010490:	bf14      	ite	ne
 8010492:	2301      	movne	r3, #1
 8010494:	2300      	moveq	r3, #0
 8010496:	b2db      	uxtb	r3, r3
 8010498:	e015      	b.n	80104c6 <HAL_TIM_PWM_Start+0x9e>
 801049a:	683b      	ldr	r3, [r7, #0]
 801049c:	2b10      	cmp	r3, #16
 801049e:	d109      	bne.n	80104b4 <HAL_TIM_PWM_Start+0x8c>
 80104a0:	687b      	ldr	r3, [r7, #4]
 80104a2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80104a6:	b2db      	uxtb	r3, r3
 80104a8:	2b01      	cmp	r3, #1
 80104aa:	bf14      	ite	ne
 80104ac:	2301      	movne	r3, #1
 80104ae:	2300      	moveq	r3, #0
 80104b0:	b2db      	uxtb	r3, r3
 80104b2:	e008      	b.n	80104c6 <HAL_TIM_PWM_Start+0x9e>
 80104b4:	687b      	ldr	r3, [r7, #4]
 80104b6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80104ba:	b2db      	uxtb	r3, r3
 80104bc:	2b01      	cmp	r3, #1
 80104be:	bf14      	ite	ne
 80104c0:	2301      	movne	r3, #1
 80104c2:	2300      	moveq	r3, #0
 80104c4:	b2db      	uxtb	r3, r3
 80104c6:	2b00      	cmp	r3, #0
 80104c8:	d001      	beq.n	80104ce <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80104ca:	2301      	movs	r3, #1
 80104cc:	e0ab      	b.n	8010626 <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80104ce:	683b      	ldr	r3, [r7, #0]
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d104      	bne.n	80104de <HAL_TIM_PWM_Start+0xb6>
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	2202      	movs	r2, #2
 80104d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80104dc:	e023      	b.n	8010526 <HAL_TIM_PWM_Start+0xfe>
 80104de:	683b      	ldr	r3, [r7, #0]
 80104e0:	2b04      	cmp	r3, #4
 80104e2:	d104      	bne.n	80104ee <HAL_TIM_PWM_Start+0xc6>
 80104e4:	687b      	ldr	r3, [r7, #4]
 80104e6:	2202      	movs	r2, #2
 80104e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80104ec:	e01b      	b.n	8010526 <HAL_TIM_PWM_Start+0xfe>
 80104ee:	683b      	ldr	r3, [r7, #0]
 80104f0:	2b08      	cmp	r3, #8
 80104f2:	d104      	bne.n	80104fe <HAL_TIM_PWM_Start+0xd6>
 80104f4:	687b      	ldr	r3, [r7, #4]
 80104f6:	2202      	movs	r2, #2
 80104f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80104fc:	e013      	b.n	8010526 <HAL_TIM_PWM_Start+0xfe>
 80104fe:	683b      	ldr	r3, [r7, #0]
 8010500:	2b0c      	cmp	r3, #12
 8010502:	d104      	bne.n	801050e <HAL_TIM_PWM_Start+0xe6>
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	2202      	movs	r2, #2
 8010508:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 801050c:	e00b      	b.n	8010526 <HAL_TIM_PWM_Start+0xfe>
 801050e:	683b      	ldr	r3, [r7, #0]
 8010510:	2b10      	cmp	r3, #16
 8010512:	d104      	bne.n	801051e <HAL_TIM_PWM_Start+0xf6>
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	2202      	movs	r2, #2
 8010518:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 801051c:	e003      	b.n	8010526 <HAL_TIM_PWM_Start+0xfe>
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	2202      	movs	r2, #2
 8010522:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	681b      	ldr	r3, [r3, #0]
 801052a:	2201      	movs	r2, #1
 801052c:	6839      	ldr	r1, [r7, #0]
 801052e:	4618      	mov	r0, r3
 8010530:	f001 f992 	bl	8011858 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	681b      	ldr	r3, [r3, #0]
 8010538:	4a3d      	ldr	r2, [pc, #244]	; (8010630 <HAL_TIM_PWM_Start+0x208>)
 801053a:	4293      	cmp	r3, r2
 801053c:	d013      	beq.n	8010566 <HAL_TIM_PWM_Start+0x13e>
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	4a3c      	ldr	r2, [pc, #240]	; (8010634 <HAL_TIM_PWM_Start+0x20c>)
 8010544:	4293      	cmp	r3, r2
 8010546:	d00e      	beq.n	8010566 <HAL_TIM_PWM_Start+0x13e>
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	681b      	ldr	r3, [r3, #0]
 801054c:	4a3a      	ldr	r2, [pc, #232]	; (8010638 <HAL_TIM_PWM_Start+0x210>)
 801054e:	4293      	cmp	r3, r2
 8010550:	d009      	beq.n	8010566 <HAL_TIM_PWM_Start+0x13e>
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	681b      	ldr	r3, [r3, #0]
 8010556:	4a39      	ldr	r2, [pc, #228]	; (801063c <HAL_TIM_PWM_Start+0x214>)
 8010558:	4293      	cmp	r3, r2
 801055a:	d004      	beq.n	8010566 <HAL_TIM_PWM_Start+0x13e>
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	681b      	ldr	r3, [r3, #0]
 8010560:	4a37      	ldr	r2, [pc, #220]	; (8010640 <HAL_TIM_PWM_Start+0x218>)
 8010562:	4293      	cmp	r3, r2
 8010564:	d101      	bne.n	801056a <HAL_TIM_PWM_Start+0x142>
 8010566:	2301      	movs	r3, #1
 8010568:	e000      	b.n	801056c <HAL_TIM_PWM_Start+0x144>
 801056a:	2300      	movs	r3, #0
 801056c:	2b00      	cmp	r3, #0
 801056e:	d007      	beq.n	8010580 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	681b      	ldr	r3, [r3, #0]
 8010574:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	681b      	ldr	r3, [r3, #0]
 801057a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 801057e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	4a2a      	ldr	r2, [pc, #168]	; (8010630 <HAL_TIM_PWM_Start+0x208>)
 8010586:	4293      	cmp	r3, r2
 8010588:	d02c      	beq.n	80105e4 <HAL_TIM_PWM_Start+0x1bc>
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	681b      	ldr	r3, [r3, #0]
 801058e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010592:	d027      	beq.n	80105e4 <HAL_TIM_PWM_Start+0x1bc>
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	681b      	ldr	r3, [r3, #0]
 8010598:	4a2a      	ldr	r2, [pc, #168]	; (8010644 <HAL_TIM_PWM_Start+0x21c>)
 801059a:	4293      	cmp	r3, r2
 801059c:	d022      	beq.n	80105e4 <HAL_TIM_PWM_Start+0x1bc>
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	681b      	ldr	r3, [r3, #0]
 80105a2:	4a29      	ldr	r2, [pc, #164]	; (8010648 <HAL_TIM_PWM_Start+0x220>)
 80105a4:	4293      	cmp	r3, r2
 80105a6:	d01d      	beq.n	80105e4 <HAL_TIM_PWM_Start+0x1bc>
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	681b      	ldr	r3, [r3, #0]
 80105ac:	4a27      	ldr	r2, [pc, #156]	; (801064c <HAL_TIM_PWM_Start+0x224>)
 80105ae:	4293      	cmp	r3, r2
 80105b0:	d018      	beq.n	80105e4 <HAL_TIM_PWM_Start+0x1bc>
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	4a1f      	ldr	r2, [pc, #124]	; (8010634 <HAL_TIM_PWM_Start+0x20c>)
 80105b8:	4293      	cmp	r3, r2
 80105ba:	d013      	beq.n	80105e4 <HAL_TIM_PWM_Start+0x1bc>
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	681b      	ldr	r3, [r3, #0]
 80105c0:	4a23      	ldr	r2, [pc, #140]	; (8010650 <HAL_TIM_PWM_Start+0x228>)
 80105c2:	4293      	cmp	r3, r2
 80105c4:	d00e      	beq.n	80105e4 <HAL_TIM_PWM_Start+0x1bc>
 80105c6:	687b      	ldr	r3, [r7, #4]
 80105c8:	681b      	ldr	r3, [r3, #0]
 80105ca:	4a1b      	ldr	r2, [pc, #108]	; (8010638 <HAL_TIM_PWM_Start+0x210>)
 80105cc:	4293      	cmp	r3, r2
 80105ce:	d009      	beq.n	80105e4 <HAL_TIM_PWM_Start+0x1bc>
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	681b      	ldr	r3, [r3, #0]
 80105d4:	4a1f      	ldr	r2, [pc, #124]	; (8010654 <HAL_TIM_PWM_Start+0x22c>)
 80105d6:	4293      	cmp	r3, r2
 80105d8:	d004      	beq.n	80105e4 <HAL_TIM_PWM_Start+0x1bc>
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	681b      	ldr	r3, [r3, #0]
 80105de:	4a1e      	ldr	r2, [pc, #120]	; (8010658 <HAL_TIM_PWM_Start+0x230>)
 80105e0:	4293      	cmp	r3, r2
 80105e2:	d115      	bne.n	8010610 <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	681b      	ldr	r3, [r3, #0]
 80105e8:	689a      	ldr	r2, [r3, #8]
 80105ea:	4b1c      	ldr	r3, [pc, #112]	; (801065c <HAL_TIM_PWM_Start+0x234>)
 80105ec:	4013      	ands	r3, r2
 80105ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80105f0:	68fb      	ldr	r3, [r7, #12]
 80105f2:	2b06      	cmp	r3, #6
 80105f4:	d015      	beq.n	8010622 <HAL_TIM_PWM_Start+0x1fa>
 80105f6:	68fb      	ldr	r3, [r7, #12]
 80105f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80105fc:	d011      	beq.n	8010622 <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	681b      	ldr	r3, [r3, #0]
 8010602:	681a      	ldr	r2, [r3, #0]
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	681b      	ldr	r3, [r3, #0]
 8010608:	f042 0201 	orr.w	r2, r2, #1
 801060c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801060e:	e008      	b.n	8010622 <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	681b      	ldr	r3, [r3, #0]
 8010614:	681a      	ldr	r2, [r3, #0]
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	681b      	ldr	r3, [r3, #0]
 801061a:	f042 0201 	orr.w	r2, r2, #1
 801061e:	601a      	str	r2, [r3, #0]
 8010620:	e000      	b.n	8010624 <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010622:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8010624:	2300      	movs	r3, #0
}
 8010626:	4618      	mov	r0, r3
 8010628:	3710      	adds	r7, #16
 801062a:	46bd      	mov	sp, r7
 801062c:	bd80      	pop	{r7, pc}
 801062e:	bf00      	nop
 8010630:	40010000 	.word	0x40010000
 8010634:	40010400 	.word	0x40010400
 8010638:	40014000 	.word	0x40014000
 801063c:	40014400 	.word	0x40014400
 8010640:	40014800 	.word	0x40014800
 8010644:	40000400 	.word	0x40000400
 8010648:	40000800 	.word	0x40000800
 801064c:	40000c00 	.word	0x40000c00
 8010650:	40001800 	.word	0x40001800
 8010654:	4000e000 	.word	0x4000e000
 8010658:	4000e400 	.word	0x4000e400
 801065c:	00010007 	.word	0x00010007

08010660 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8010660:	b580      	push	{r7, lr}
 8010662:	b086      	sub	sp, #24
 8010664:	af00      	add	r7, sp, #0
 8010666:	60f8      	str	r0, [r7, #12]
 8010668:	60b9      	str	r1, [r7, #8]
 801066a:	607a      	str	r2, [r7, #4]
 801066c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 801066e:	2300      	movs	r3, #0
 8010670:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8010672:	68bb      	ldr	r3, [r7, #8]
 8010674:	2b00      	cmp	r3, #0
 8010676:	d109      	bne.n	801068c <HAL_TIM_PWM_Start_DMA+0x2c>
 8010678:	68fb      	ldr	r3, [r7, #12]
 801067a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 801067e:	b2db      	uxtb	r3, r3
 8010680:	2b02      	cmp	r3, #2
 8010682:	bf0c      	ite	eq
 8010684:	2301      	moveq	r3, #1
 8010686:	2300      	movne	r3, #0
 8010688:	b2db      	uxtb	r3, r3
 801068a:	e03c      	b.n	8010706 <HAL_TIM_PWM_Start_DMA+0xa6>
 801068c:	68bb      	ldr	r3, [r7, #8]
 801068e:	2b04      	cmp	r3, #4
 8010690:	d109      	bne.n	80106a6 <HAL_TIM_PWM_Start_DMA+0x46>
 8010692:	68fb      	ldr	r3, [r7, #12]
 8010694:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8010698:	b2db      	uxtb	r3, r3
 801069a:	2b02      	cmp	r3, #2
 801069c:	bf0c      	ite	eq
 801069e:	2301      	moveq	r3, #1
 80106a0:	2300      	movne	r3, #0
 80106a2:	b2db      	uxtb	r3, r3
 80106a4:	e02f      	b.n	8010706 <HAL_TIM_PWM_Start_DMA+0xa6>
 80106a6:	68bb      	ldr	r3, [r7, #8]
 80106a8:	2b08      	cmp	r3, #8
 80106aa:	d109      	bne.n	80106c0 <HAL_TIM_PWM_Start_DMA+0x60>
 80106ac:	68fb      	ldr	r3, [r7, #12]
 80106ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80106b2:	b2db      	uxtb	r3, r3
 80106b4:	2b02      	cmp	r3, #2
 80106b6:	bf0c      	ite	eq
 80106b8:	2301      	moveq	r3, #1
 80106ba:	2300      	movne	r3, #0
 80106bc:	b2db      	uxtb	r3, r3
 80106be:	e022      	b.n	8010706 <HAL_TIM_PWM_Start_DMA+0xa6>
 80106c0:	68bb      	ldr	r3, [r7, #8]
 80106c2:	2b0c      	cmp	r3, #12
 80106c4:	d109      	bne.n	80106da <HAL_TIM_PWM_Start_DMA+0x7a>
 80106c6:	68fb      	ldr	r3, [r7, #12]
 80106c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80106cc:	b2db      	uxtb	r3, r3
 80106ce:	2b02      	cmp	r3, #2
 80106d0:	bf0c      	ite	eq
 80106d2:	2301      	moveq	r3, #1
 80106d4:	2300      	movne	r3, #0
 80106d6:	b2db      	uxtb	r3, r3
 80106d8:	e015      	b.n	8010706 <HAL_TIM_PWM_Start_DMA+0xa6>
 80106da:	68bb      	ldr	r3, [r7, #8]
 80106dc:	2b10      	cmp	r3, #16
 80106de:	d109      	bne.n	80106f4 <HAL_TIM_PWM_Start_DMA+0x94>
 80106e0:	68fb      	ldr	r3, [r7, #12]
 80106e2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80106e6:	b2db      	uxtb	r3, r3
 80106e8:	2b02      	cmp	r3, #2
 80106ea:	bf0c      	ite	eq
 80106ec:	2301      	moveq	r3, #1
 80106ee:	2300      	movne	r3, #0
 80106f0:	b2db      	uxtb	r3, r3
 80106f2:	e008      	b.n	8010706 <HAL_TIM_PWM_Start_DMA+0xa6>
 80106f4:	68fb      	ldr	r3, [r7, #12]
 80106f6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80106fa:	b2db      	uxtb	r3, r3
 80106fc:	2b02      	cmp	r3, #2
 80106fe:	bf0c      	ite	eq
 8010700:	2301      	moveq	r3, #1
 8010702:	2300      	movne	r3, #0
 8010704:	b2db      	uxtb	r3, r3
 8010706:	2b00      	cmp	r3, #0
 8010708:	d001      	beq.n	801070e <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 801070a:	2302      	movs	r3, #2
 801070c:	e1ba      	b.n	8010a84 <HAL_TIM_PWM_Start_DMA+0x424>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 801070e:	68bb      	ldr	r3, [r7, #8]
 8010710:	2b00      	cmp	r3, #0
 8010712:	d109      	bne.n	8010728 <HAL_TIM_PWM_Start_DMA+0xc8>
 8010714:	68fb      	ldr	r3, [r7, #12]
 8010716:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 801071a:	b2db      	uxtb	r3, r3
 801071c:	2b01      	cmp	r3, #1
 801071e:	bf0c      	ite	eq
 8010720:	2301      	moveq	r3, #1
 8010722:	2300      	movne	r3, #0
 8010724:	b2db      	uxtb	r3, r3
 8010726:	e03c      	b.n	80107a2 <HAL_TIM_PWM_Start_DMA+0x142>
 8010728:	68bb      	ldr	r3, [r7, #8]
 801072a:	2b04      	cmp	r3, #4
 801072c:	d109      	bne.n	8010742 <HAL_TIM_PWM_Start_DMA+0xe2>
 801072e:	68fb      	ldr	r3, [r7, #12]
 8010730:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8010734:	b2db      	uxtb	r3, r3
 8010736:	2b01      	cmp	r3, #1
 8010738:	bf0c      	ite	eq
 801073a:	2301      	moveq	r3, #1
 801073c:	2300      	movne	r3, #0
 801073e:	b2db      	uxtb	r3, r3
 8010740:	e02f      	b.n	80107a2 <HAL_TIM_PWM_Start_DMA+0x142>
 8010742:	68bb      	ldr	r3, [r7, #8]
 8010744:	2b08      	cmp	r3, #8
 8010746:	d109      	bne.n	801075c <HAL_TIM_PWM_Start_DMA+0xfc>
 8010748:	68fb      	ldr	r3, [r7, #12]
 801074a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801074e:	b2db      	uxtb	r3, r3
 8010750:	2b01      	cmp	r3, #1
 8010752:	bf0c      	ite	eq
 8010754:	2301      	moveq	r3, #1
 8010756:	2300      	movne	r3, #0
 8010758:	b2db      	uxtb	r3, r3
 801075a:	e022      	b.n	80107a2 <HAL_TIM_PWM_Start_DMA+0x142>
 801075c:	68bb      	ldr	r3, [r7, #8]
 801075e:	2b0c      	cmp	r3, #12
 8010760:	d109      	bne.n	8010776 <HAL_TIM_PWM_Start_DMA+0x116>
 8010762:	68fb      	ldr	r3, [r7, #12]
 8010764:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8010768:	b2db      	uxtb	r3, r3
 801076a:	2b01      	cmp	r3, #1
 801076c:	bf0c      	ite	eq
 801076e:	2301      	moveq	r3, #1
 8010770:	2300      	movne	r3, #0
 8010772:	b2db      	uxtb	r3, r3
 8010774:	e015      	b.n	80107a2 <HAL_TIM_PWM_Start_DMA+0x142>
 8010776:	68bb      	ldr	r3, [r7, #8]
 8010778:	2b10      	cmp	r3, #16
 801077a:	d109      	bne.n	8010790 <HAL_TIM_PWM_Start_DMA+0x130>
 801077c:	68fb      	ldr	r3, [r7, #12]
 801077e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8010782:	b2db      	uxtb	r3, r3
 8010784:	2b01      	cmp	r3, #1
 8010786:	bf0c      	ite	eq
 8010788:	2301      	moveq	r3, #1
 801078a:	2300      	movne	r3, #0
 801078c:	b2db      	uxtb	r3, r3
 801078e:	e008      	b.n	80107a2 <HAL_TIM_PWM_Start_DMA+0x142>
 8010790:	68fb      	ldr	r3, [r7, #12]
 8010792:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8010796:	b2db      	uxtb	r3, r3
 8010798:	2b01      	cmp	r3, #1
 801079a:	bf0c      	ite	eq
 801079c:	2301      	moveq	r3, #1
 801079e:	2300      	movne	r3, #0
 80107a0:	b2db      	uxtb	r3, r3
 80107a2:	2b00      	cmp	r3, #0
 80107a4:	d034      	beq.n	8010810 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 80107a6:	687b      	ldr	r3, [r7, #4]
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	d002      	beq.n	80107b2 <HAL_TIM_PWM_Start_DMA+0x152>
 80107ac:	887b      	ldrh	r3, [r7, #2]
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d101      	bne.n	80107b6 <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 80107b2:	2301      	movs	r3, #1
 80107b4:	e166      	b.n	8010a84 <HAL_TIM_PWM_Start_DMA+0x424>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80107b6:	68bb      	ldr	r3, [r7, #8]
 80107b8:	2b00      	cmp	r3, #0
 80107ba:	d104      	bne.n	80107c6 <HAL_TIM_PWM_Start_DMA+0x166>
 80107bc:	68fb      	ldr	r3, [r7, #12]
 80107be:	2202      	movs	r2, #2
 80107c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80107c4:	e026      	b.n	8010814 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80107c6:	68bb      	ldr	r3, [r7, #8]
 80107c8:	2b04      	cmp	r3, #4
 80107ca:	d104      	bne.n	80107d6 <HAL_TIM_PWM_Start_DMA+0x176>
 80107cc:	68fb      	ldr	r3, [r7, #12]
 80107ce:	2202      	movs	r2, #2
 80107d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80107d4:	e01e      	b.n	8010814 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80107d6:	68bb      	ldr	r3, [r7, #8]
 80107d8:	2b08      	cmp	r3, #8
 80107da:	d104      	bne.n	80107e6 <HAL_TIM_PWM_Start_DMA+0x186>
 80107dc:	68fb      	ldr	r3, [r7, #12]
 80107de:	2202      	movs	r2, #2
 80107e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80107e4:	e016      	b.n	8010814 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80107e6:	68bb      	ldr	r3, [r7, #8]
 80107e8:	2b0c      	cmp	r3, #12
 80107ea:	d104      	bne.n	80107f6 <HAL_TIM_PWM_Start_DMA+0x196>
 80107ec:	68fb      	ldr	r3, [r7, #12]
 80107ee:	2202      	movs	r2, #2
 80107f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80107f4:	e00e      	b.n	8010814 <HAL_TIM_PWM_Start_DMA+0x1b4>
 80107f6:	68bb      	ldr	r3, [r7, #8]
 80107f8:	2b10      	cmp	r3, #16
 80107fa:	d104      	bne.n	8010806 <HAL_TIM_PWM_Start_DMA+0x1a6>
 80107fc:	68fb      	ldr	r3, [r7, #12]
 80107fe:	2202      	movs	r2, #2
 8010800:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8010804:	e006      	b.n	8010814 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8010806:	68fb      	ldr	r3, [r7, #12]
 8010808:	2202      	movs	r2, #2
 801080a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 801080e:	e001      	b.n	8010814 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8010810:	2301      	movs	r3, #1
 8010812:	e137      	b.n	8010a84 <HAL_TIM_PWM_Start_DMA+0x424>
  }

  switch (Channel)
 8010814:	68bb      	ldr	r3, [r7, #8]
 8010816:	2b0c      	cmp	r3, #12
 8010818:	f200 80ae 	bhi.w	8010978 <HAL_TIM_PWM_Start_DMA+0x318>
 801081c:	a201      	add	r2, pc, #4	; (adr r2, 8010824 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 801081e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010822:	bf00      	nop
 8010824:	08010859 	.word	0x08010859
 8010828:	08010979 	.word	0x08010979
 801082c:	08010979 	.word	0x08010979
 8010830:	08010979 	.word	0x08010979
 8010834:	080108a1 	.word	0x080108a1
 8010838:	08010979 	.word	0x08010979
 801083c:	08010979 	.word	0x08010979
 8010840:	08010979 	.word	0x08010979
 8010844:	080108e9 	.word	0x080108e9
 8010848:	08010979 	.word	0x08010979
 801084c:	08010979 	.word	0x08010979
 8010850:	08010979 	.word	0x08010979
 8010854:	08010931 	.word	0x08010931
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8010858:	68fb      	ldr	r3, [r7, #12]
 801085a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801085c:	4a8b      	ldr	r2, [pc, #556]	; (8010a8c <HAL_TIM_PWM_Start_DMA+0x42c>)
 801085e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8010860:	68fb      	ldr	r3, [r7, #12]
 8010862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010864:	4a8a      	ldr	r2, [pc, #552]	; (8010a90 <HAL_TIM_PWM_Start_DMA+0x430>)
 8010866:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8010868:	68fb      	ldr	r3, [r7, #12]
 801086a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801086c:	4a89      	ldr	r2, [pc, #548]	; (8010a94 <HAL_TIM_PWM_Start_DMA+0x434>)
 801086e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8010870:	68fb      	ldr	r3, [r7, #12]
 8010872:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8010874:	6879      	ldr	r1, [r7, #4]
 8010876:	68fb      	ldr	r3, [r7, #12]
 8010878:	681b      	ldr	r3, [r3, #0]
 801087a:	3334      	adds	r3, #52	; 0x34
 801087c:	461a      	mov	r2, r3
 801087e:	887b      	ldrh	r3, [r7, #2]
 8010880:	f7f6 f872 	bl	8006968 <HAL_DMA_Start_IT>
 8010884:	4603      	mov	r3, r0
 8010886:	2b00      	cmp	r3, #0
 8010888:	d001      	beq.n	801088e <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 801088a:	2301      	movs	r3, #1
 801088c:	e0fa      	b.n	8010a84 <HAL_TIM_PWM_Start_DMA+0x424>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 801088e:	68fb      	ldr	r3, [r7, #12]
 8010890:	681b      	ldr	r3, [r3, #0]
 8010892:	68da      	ldr	r2, [r3, #12]
 8010894:	68fb      	ldr	r3, [r7, #12]
 8010896:	681b      	ldr	r3, [r3, #0]
 8010898:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801089c:	60da      	str	r2, [r3, #12]
      break;
 801089e:	e06e      	b.n	801097e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80108a0:	68fb      	ldr	r3, [r7, #12]
 80108a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80108a4:	4a79      	ldr	r2, [pc, #484]	; (8010a8c <HAL_TIM_PWM_Start_DMA+0x42c>)
 80108a6:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80108a8:	68fb      	ldr	r3, [r7, #12]
 80108aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80108ac:	4a78      	ldr	r2, [pc, #480]	; (8010a90 <HAL_TIM_PWM_Start_DMA+0x430>)
 80108ae:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80108b0:	68fb      	ldr	r3, [r7, #12]
 80108b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80108b4:	4a77      	ldr	r2, [pc, #476]	; (8010a94 <HAL_TIM_PWM_Start_DMA+0x434>)
 80108b6:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80108b8:	68fb      	ldr	r3, [r7, #12]
 80108ba:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80108bc:	6879      	ldr	r1, [r7, #4]
 80108be:	68fb      	ldr	r3, [r7, #12]
 80108c0:	681b      	ldr	r3, [r3, #0]
 80108c2:	3338      	adds	r3, #56	; 0x38
 80108c4:	461a      	mov	r2, r3
 80108c6:	887b      	ldrh	r3, [r7, #2]
 80108c8:	f7f6 f84e 	bl	8006968 <HAL_DMA_Start_IT>
 80108cc:	4603      	mov	r3, r0
 80108ce:	2b00      	cmp	r3, #0
 80108d0:	d001      	beq.n	80108d6 <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80108d2:	2301      	movs	r3, #1
 80108d4:	e0d6      	b.n	8010a84 <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80108d6:	68fb      	ldr	r3, [r7, #12]
 80108d8:	681b      	ldr	r3, [r3, #0]
 80108da:	68da      	ldr	r2, [r3, #12]
 80108dc:	68fb      	ldr	r3, [r7, #12]
 80108de:	681b      	ldr	r3, [r3, #0]
 80108e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80108e4:	60da      	str	r2, [r3, #12]
      break;
 80108e6:	e04a      	b.n	801097e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80108e8:	68fb      	ldr	r3, [r7, #12]
 80108ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80108ec:	4a67      	ldr	r2, [pc, #412]	; (8010a8c <HAL_TIM_PWM_Start_DMA+0x42c>)
 80108ee:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80108f0:	68fb      	ldr	r3, [r7, #12]
 80108f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80108f4:	4a66      	ldr	r2, [pc, #408]	; (8010a90 <HAL_TIM_PWM_Start_DMA+0x430>)
 80108f6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80108f8:	68fb      	ldr	r3, [r7, #12]
 80108fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80108fc:	4a65      	ldr	r2, [pc, #404]	; (8010a94 <HAL_TIM_PWM_Start_DMA+0x434>)
 80108fe:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8010900:	68fb      	ldr	r3, [r7, #12]
 8010902:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8010904:	6879      	ldr	r1, [r7, #4]
 8010906:	68fb      	ldr	r3, [r7, #12]
 8010908:	681b      	ldr	r3, [r3, #0]
 801090a:	333c      	adds	r3, #60	; 0x3c
 801090c:	461a      	mov	r2, r3
 801090e:	887b      	ldrh	r3, [r7, #2]
 8010910:	f7f6 f82a 	bl	8006968 <HAL_DMA_Start_IT>
 8010914:	4603      	mov	r3, r0
 8010916:	2b00      	cmp	r3, #0
 8010918:	d001      	beq.n	801091e <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 801091a:	2301      	movs	r3, #1
 801091c:	e0b2      	b.n	8010a84 <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 801091e:	68fb      	ldr	r3, [r7, #12]
 8010920:	681b      	ldr	r3, [r3, #0]
 8010922:	68da      	ldr	r2, [r3, #12]
 8010924:	68fb      	ldr	r3, [r7, #12]
 8010926:	681b      	ldr	r3, [r3, #0]
 8010928:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801092c:	60da      	str	r2, [r3, #12]
      break;
 801092e:	e026      	b.n	801097e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8010930:	68fb      	ldr	r3, [r7, #12]
 8010932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010934:	4a55      	ldr	r2, [pc, #340]	; (8010a8c <HAL_TIM_PWM_Start_DMA+0x42c>)
 8010936:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8010938:	68fb      	ldr	r3, [r7, #12]
 801093a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801093c:	4a54      	ldr	r2, [pc, #336]	; (8010a90 <HAL_TIM_PWM_Start_DMA+0x430>)
 801093e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8010940:	68fb      	ldr	r3, [r7, #12]
 8010942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010944:	4a53      	ldr	r2, [pc, #332]	; (8010a94 <HAL_TIM_PWM_Start_DMA+0x434>)
 8010946:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8010948:	68fb      	ldr	r3, [r7, #12]
 801094a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 801094c:	6879      	ldr	r1, [r7, #4]
 801094e:	68fb      	ldr	r3, [r7, #12]
 8010950:	681b      	ldr	r3, [r3, #0]
 8010952:	3340      	adds	r3, #64	; 0x40
 8010954:	461a      	mov	r2, r3
 8010956:	887b      	ldrh	r3, [r7, #2]
 8010958:	f7f6 f806 	bl	8006968 <HAL_DMA_Start_IT>
 801095c:	4603      	mov	r3, r0
 801095e:	2b00      	cmp	r3, #0
 8010960:	d001      	beq.n	8010966 <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8010962:	2301      	movs	r3, #1
 8010964:	e08e      	b.n	8010a84 <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8010966:	68fb      	ldr	r3, [r7, #12]
 8010968:	681b      	ldr	r3, [r3, #0]
 801096a:	68da      	ldr	r2, [r3, #12]
 801096c:	68fb      	ldr	r3, [r7, #12]
 801096e:	681b      	ldr	r3, [r3, #0]
 8010970:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8010974:	60da      	str	r2, [r3, #12]
      break;
 8010976:	e002      	b.n	801097e <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 8010978:	2301      	movs	r3, #1
 801097a:	75fb      	strb	r3, [r7, #23]
      break;
 801097c:	bf00      	nop
  }

  if (status == HAL_OK)
 801097e:	7dfb      	ldrb	r3, [r7, #23]
 8010980:	2b00      	cmp	r3, #0
 8010982:	d17e      	bne.n	8010a82 <HAL_TIM_PWM_Start_DMA+0x422>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8010984:	68fb      	ldr	r3, [r7, #12]
 8010986:	681b      	ldr	r3, [r3, #0]
 8010988:	2201      	movs	r2, #1
 801098a:	68b9      	ldr	r1, [r7, #8]
 801098c:	4618      	mov	r0, r3
 801098e:	f000 ff63 	bl	8011858 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8010992:	68fb      	ldr	r3, [r7, #12]
 8010994:	681b      	ldr	r3, [r3, #0]
 8010996:	4a40      	ldr	r2, [pc, #256]	; (8010a98 <HAL_TIM_PWM_Start_DMA+0x438>)
 8010998:	4293      	cmp	r3, r2
 801099a:	d013      	beq.n	80109c4 <HAL_TIM_PWM_Start_DMA+0x364>
 801099c:	68fb      	ldr	r3, [r7, #12]
 801099e:	681b      	ldr	r3, [r3, #0]
 80109a0:	4a3e      	ldr	r2, [pc, #248]	; (8010a9c <HAL_TIM_PWM_Start_DMA+0x43c>)
 80109a2:	4293      	cmp	r3, r2
 80109a4:	d00e      	beq.n	80109c4 <HAL_TIM_PWM_Start_DMA+0x364>
 80109a6:	68fb      	ldr	r3, [r7, #12]
 80109a8:	681b      	ldr	r3, [r3, #0]
 80109aa:	4a3d      	ldr	r2, [pc, #244]	; (8010aa0 <HAL_TIM_PWM_Start_DMA+0x440>)
 80109ac:	4293      	cmp	r3, r2
 80109ae:	d009      	beq.n	80109c4 <HAL_TIM_PWM_Start_DMA+0x364>
 80109b0:	68fb      	ldr	r3, [r7, #12]
 80109b2:	681b      	ldr	r3, [r3, #0]
 80109b4:	4a3b      	ldr	r2, [pc, #236]	; (8010aa4 <HAL_TIM_PWM_Start_DMA+0x444>)
 80109b6:	4293      	cmp	r3, r2
 80109b8:	d004      	beq.n	80109c4 <HAL_TIM_PWM_Start_DMA+0x364>
 80109ba:	68fb      	ldr	r3, [r7, #12]
 80109bc:	681b      	ldr	r3, [r3, #0]
 80109be:	4a3a      	ldr	r2, [pc, #232]	; (8010aa8 <HAL_TIM_PWM_Start_DMA+0x448>)
 80109c0:	4293      	cmp	r3, r2
 80109c2:	d101      	bne.n	80109c8 <HAL_TIM_PWM_Start_DMA+0x368>
 80109c4:	2301      	movs	r3, #1
 80109c6:	e000      	b.n	80109ca <HAL_TIM_PWM_Start_DMA+0x36a>
 80109c8:	2300      	movs	r3, #0
 80109ca:	2b00      	cmp	r3, #0
 80109cc:	d007      	beq.n	80109de <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80109ce:	68fb      	ldr	r3, [r7, #12]
 80109d0:	681b      	ldr	r3, [r3, #0]
 80109d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80109d4:	68fb      	ldr	r3, [r7, #12]
 80109d6:	681b      	ldr	r3, [r3, #0]
 80109d8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80109dc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80109de:	68fb      	ldr	r3, [r7, #12]
 80109e0:	681b      	ldr	r3, [r3, #0]
 80109e2:	4a2d      	ldr	r2, [pc, #180]	; (8010a98 <HAL_TIM_PWM_Start_DMA+0x438>)
 80109e4:	4293      	cmp	r3, r2
 80109e6:	d02c      	beq.n	8010a42 <HAL_TIM_PWM_Start_DMA+0x3e2>
 80109e8:	68fb      	ldr	r3, [r7, #12]
 80109ea:	681b      	ldr	r3, [r3, #0]
 80109ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80109f0:	d027      	beq.n	8010a42 <HAL_TIM_PWM_Start_DMA+0x3e2>
 80109f2:	68fb      	ldr	r3, [r7, #12]
 80109f4:	681b      	ldr	r3, [r3, #0]
 80109f6:	4a2d      	ldr	r2, [pc, #180]	; (8010aac <HAL_TIM_PWM_Start_DMA+0x44c>)
 80109f8:	4293      	cmp	r3, r2
 80109fa:	d022      	beq.n	8010a42 <HAL_TIM_PWM_Start_DMA+0x3e2>
 80109fc:	68fb      	ldr	r3, [r7, #12]
 80109fe:	681b      	ldr	r3, [r3, #0]
 8010a00:	4a2b      	ldr	r2, [pc, #172]	; (8010ab0 <HAL_TIM_PWM_Start_DMA+0x450>)
 8010a02:	4293      	cmp	r3, r2
 8010a04:	d01d      	beq.n	8010a42 <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010a06:	68fb      	ldr	r3, [r7, #12]
 8010a08:	681b      	ldr	r3, [r3, #0]
 8010a0a:	4a2a      	ldr	r2, [pc, #168]	; (8010ab4 <HAL_TIM_PWM_Start_DMA+0x454>)
 8010a0c:	4293      	cmp	r3, r2
 8010a0e:	d018      	beq.n	8010a42 <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010a10:	68fb      	ldr	r3, [r7, #12]
 8010a12:	681b      	ldr	r3, [r3, #0]
 8010a14:	4a21      	ldr	r2, [pc, #132]	; (8010a9c <HAL_TIM_PWM_Start_DMA+0x43c>)
 8010a16:	4293      	cmp	r3, r2
 8010a18:	d013      	beq.n	8010a42 <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010a1a:	68fb      	ldr	r3, [r7, #12]
 8010a1c:	681b      	ldr	r3, [r3, #0]
 8010a1e:	4a26      	ldr	r2, [pc, #152]	; (8010ab8 <HAL_TIM_PWM_Start_DMA+0x458>)
 8010a20:	4293      	cmp	r3, r2
 8010a22:	d00e      	beq.n	8010a42 <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010a24:	68fb      	ldr	r3, [r7, #12]
 8010a26:	681b      	ldr	r3, [r3, #0]
 8010a28:	4a1d      	ldr	r2, [pc, #116]	; (8010aa0 <HAL_TIM_PWM_Start_DMA+0x440>)
 8010a2a:	4293      	cmp	r3, r2
 8010a2c:	d009      	beq.n	8010a42 <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010a2e:	68fb      	ldr	r3, [r7, #12]
 8010a30:	681b      	ldr	r3, [r3, #0]
 8010a32:	4a22      	ldr	r2, [pc, #136]	; (8010abc <HAL_TIM_PWM_Start_DMA+0x45c>)
 8010a34:	4293      	cmp	r3, r2
 8010a36:	d004      	beq.n	8010a42 <HAL_TIM_PWM_Start_DMA+0x3e2>
 8010a38:	68fb      	ldr	r3, [r7, #12]
 8010a3a:	681b      	ldr	r3, [r3, #0]
 8010a3c:	4a20      	ldr	r2, [pc, #128]	; (8010ac0 <HAL_TIM_PWM_Start_DMA+0x460>)
 8010a3e:	4293      	cmp	r3, r2
 8010a40:	d115      	bne.n	8010a6e <HAL_TIM_PWM_Start_DMA+0x40e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010a42:	68fb      	ldr	r3, [r7, #12]
 8010a44:	681b      	ldr	r3, [r3, #0]
 8010a46:	689a      	ldr	r2, [r3, #8]
 8010a48:	4b1e      	ldr	r3, [pc, #120]	; (8010ac4 <HAL_TIM_PWM_Start_DMA+0x464>)
 8010a4a:	4013      	ands	r3, r2
 8010a4c:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010a4e:	693b      	ldr	r3, [r7, #16]
 8010a50:	2b06      	cmp	r3, #6
 8010a52:	d015      	beq.n	8010a80 <HAL_TIM_PWM_Start_DMA+0x420>
 8010a54:	693b      	ldr	r3, [r7, #16]
 8010a56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010a5a:	d011      	beq.n	8010a80 <HAL_TIM_PWM_Start_DMA+0x420>
      {
        __HAL_TIM_ENABLE(htim);
 8010a5c:	68fb      	ldr	r3, [r7, #12]
 8010a5e:	681b      	ldr	r3, [r3, #0]
 8010a60:	681a      	ldr	r2, [r3, #0]
 8010a62:	68fb      	ldr	r3, [r7, #12]
 8010a64:	681b      	ldr	r3, [r3, #0]
 8010a66:	f042 0201 	orr.w	r2, r2, #1
 8010a6a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010a6c:	e008      	b.n	8010a80 <HAL_TIM_PWM_Start_DMA+0x420>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8010a6e:	68fb      	ldr	r3, [r7, #12]
 8010a70:	681b      	ldr	r3, [r3, #0]
 8010a72:	681a      	ldr	r2, [r3, #0]
 8010a74:	68fb      	ldr	r3, [r7, #12]
 8010a76:	681b      	ldr	r3, [r3, #0]
 8010a78:	f042 0201 	orr.w	r2, r2, #1
 8010a7c:	601a      	str	r2, [r3, #0]
 8010a7e:	e000      	b.n	8010a82 <HAL_TIM_PWM_Start_DMA+0x422>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010a80:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8010a82:	7dfb      	ldrb	r3, [r7, #23]
}
 8010a84:	4618      	mov	r0, r3
 8010a86:	3718      	adds	r7, #24
 8010a88:	46bd      	mov	sp, r7
 8010a8a:	bd80      	pop	{r7, pc}
 8010a8c:	0801104f 	.word	0x0801104f
 8010a90:	080110f7 	.word	0x080110f7
 8010a94:	08010fbd 	.word	0x08010fbd
 8010a98:	40010000 	.word	0x40010000
 8010a9c:	40010400 	.word	0x40010400
 8010aa0:	40014000 	.word	0x40014000
 8010aa4:	40014400 	.word	0x40014400
 8010aa8:	40014800 	.word	0x40014800
 8010aac:	40000400 	.word	0x40000400
 8010ab0:	40000800 	.word	0x40000800
 8010ab4:	40000c00 	.word	0x40000c00
 8010ab8:	40001800 	.word	0x40001800
 8010abc:	4000e000 	.word	0x4000e000
 8010ac0:	4000e400 	.word	0x4000e400
 8010ac4:	00010007 	.word	0x00010007

08010ac8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8010ac8:	b580      	push	{r7, lr}
 8010aca:	b082      	sub	sp, #8
 8010acc:	af00      	add	r7, sp, #0
 8010ace:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	681b      	ldr	r3, [r3, #0]
 8010ad4:	691b      	ldr	r3, [r3, #16]
 8010ad6:	f003 0302 	and.w	r3, r3, #2
 8010ada:	2b02      	cmp	r3, #2
 8010adc:	d122      	bne.n	8010b24 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8010ade:	687b      	ldr	r3, [r7, #4]
 8010ae0:	681b      	ldr	r3, [r3, #0]
 8010ae2:	68db      	ldr	r3, [r3, #12]
 8010ae4:	f003 0302 	and.w	r3, r3, #2
 8010ae8:	2b02      	cmp	r3, #2
 8010aea:	d11b      	bne.n	8010b24 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8010aec:	687b      	ldr	r3, [r7, #4]
 8010aee:	681b      	ldr	r3, [r3, #0]
 8010af0:	f06f 0202 	mvn.w	r2, #2
 8010af4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010af6:	687b      	ldr	r3, [r7, #4]
 8010af8:	2201      	movs	r2, #1
 8010afa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	681b      	ldr	r3, [r3, #0]
 8010b00:	699b      	ldr	r3, [r3, #24]
 8010b02:	f003 0303 	and.w	r3, r3, #3
 8010b06:	2b00      	cmp	r3, #0
 8010b08:	d003      	beq.n	8010b12 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8010b0a:	6878      	ldr	r0, [r7, #4]
 8010b0c:	f000 fa24 	bl	8010f58 <HAL_TIM_IC_CaptureCallback>
 8010b10:	e005      	b.n	8010b1e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8010b12:	6878      	ldr	r0, [r7, #4]
 8010b14:	f000 fa16 	bl	8010f44 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010b18:	6878      	ldr	r0, [r7, #4]
 8010b1a:	f000 fa27 	bl	8010f6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	2200      	movs	r2, #0
 8010b22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8010b24:	687b      	ldr	r3, [r7, #4]
 8010b26:	681b      	ldr	r3, [r3, #0]
 8010b28:	691b      	ldr	r3, [r3, #16]
 8010b2a:	f003 0304 	and.w	r3, r3, #4
 8010b2e:	2b04      	cmp	r3, #4
 8010b30:	d122      	bne.n	8010b78 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8010b32:	687b      	ldr	r3, [r7, #4]
 8010b34:	681b      	ldr	r3, [r3, #0]
 8010b36:	68db      	ldr	r3, [r3, #12]
 8010b38:	f003 0304 	and.w	r3, r3, #4
 8010b3c:	2b04      	cmp	r3, #4
 8010b3e:	d11b      	bne.n	8010b78 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	681b      	ldr	r3, [r3, #0]
 8010b44:	f06f 0204 	mvn.w	r2, #4
 8010b48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	2202      	movs	r2, #2
 8010b4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8010b50:	687b      	ldr	r3, [r7, #4]
 8010b52:	681b      	ldr	r3, [r3, #0]
 8010b54:	699b      	ldr	r3, [r3, #24]
 8010b56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8010b5a:	2b00      	cmp	r3, #0
 8010b5c:	d003      	beq.n	8010b66 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010b5e:	6878      	ldr	r0, [r7, #4]
 8010b60:	f000 f9fa 	bl	8010f58 <HAL_TIM_IC_CaptureCallback>
 8010b64:	e005      	b.n	8010b72 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010b66:	6878      	ldr	r0, [r7, #4]
 8010b68:	f000 f9ec 	bl	8010f44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010b6c:	6878      	ldr	r0, [r7, #4]
 8010b6e:	f000 f9fd 	bl	8010f6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	2200      	movs	r2, #0
 8010b76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	681b      	ldr	r3, [r3, #0]
 8010b7c:	691b      	ldr	r3, [r3, #16]
 8010b7e:	f003 0308 	and.w	r3, r3, #8
 8010b82:	2b08      	cmp	r3, #8
 8010b84:	d122      	bne.n	8010bcc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8010b86:	687b      	ldr	r3, [r7, #4]
 8010b88:	681b      	ldr	r3, [r3, #0]
 8010b8a:	68db      	ldr	r3, [r3, #12]
 8010b8c:	f003 0308 	and.w	r3, r3, #8
 8010b90:	2b08      	cmp	r3, #8
 8010b92:	d11b      	bne.n	8010bcc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	681b      	ldr	r3, [r3, #0]
 8010b98:	f06f 0208 	mvn.w	r2, #8
 8010b9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8010b9e:	687b      	ldr	r3, [r7, #4]
 8010ba0:	2204      	movs	r2, #4
 8010ba2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	681b      	ldr	r3, [r3, #0]
 8010ba8:	69db      	ldr	r3, [r3, #28]
 8010baa:	f003 0303 	and.w	r3, r3, #3
 8010bae:	2b00      	cmp	r3, #0
 8010bb0:	d003      	beq.n	8010bba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010bb2:	6878      	ldr	r0, [r7, #4]
 8010bb4:	f000 f9d0 	bl	8010f58 <HAL_TIM_IC_CaptureCallback>
 8010bb8:	e005      	b.n	8010bc6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010bba:	6878      	ldr	r0, [r7, #4]
 8010bbc:	f000 f9c2 	bl	8010f44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010bc0:	6878      	ldr	r0, [r7, #4]
 8010bc2:	f000 f9d3 	bl	8010f6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	2200      	movs	r2, #0
 8010bca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8010bcc:	687b      	ldr	r3, [r7, #4]
 8010bce:	681b      	ldr	r3, [r3, #0]
 8010bd0:	691b      	ldr	r3, [r3, #16]
 8010bd2:	f003 0310 	and.w	r3, r3, #16
 8010bd6:	2b10      	cmp	r3, #16
 8010bd8:	d122      	bne.n	8010c20 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	681b      	ldr	r3, [r3, #0]
 8010bde:	68db      	ldr	r3, [r3, #12]
 8010be0:	f003 0310 	and.w	r3, r3, #16
 8010be4:	2b10      	cmp	r3, #16
 8010be6:	d11b      	bne.n	8010c20 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	681b      	ldr	r3, [r3, #0]
 8010bec:	f06f 0210 	mvn.w	r2, #16
 8010bf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8010bf2:	687b      	ldr	r3, [r7, #4]
 8010bf4:	2208      	movs	r2, #8
 8010bf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8010bf8:	687b      	ldr	r3, [r7, #4]
 8010bfa:	681b      	ldr	r3, [r3, #0]
 8010bfc:	69db      	ldr	r3, [r3, #28]
 8010bfe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8010c02:	2b00      	cmp	r3, #0
 8010c04:	d003      	beq.n	8010c0e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010c06:	6878      	ldr	r0, [r7, #4]
 8010c08:	f000 f9a6 	bl	8010f58 <HAL_TIM_IC_CaptureCallback>
 8010c0c:	e005      	b.n	8010c1a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010c0e:	6878      	ldr	r0, [r7, #4]
 8010c10:	f000 f998 	bl	8010f44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010c14:	6878      	ldr	r0, [r7, #4]
 8010c16:	f000 f9a9 	bl	8010f6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010c1a:	687b      	ldr	r3, [r7, #4]
 8010c1c:	2200      	movs	r2, #0
 8010c1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8010c20:	687b      	ldr	r3, [r7, #4]
 8010c22:	681b      	ldr	r3, [r3, #0]
 8010c24:	691b      	ldr	r3, [r3, #16]
 8010c26:	f003 0301 	and.w	r3, r3, #1
 8010c2a:	2b01      	cmp	r3, #1
 8010c2c:	d10e      	bne.n	8010c4c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8010c2e:	687b      	ldr	r3, [r7, #4]
 8010c30:	681b      	ldr	r3, [r3, #0]
 8010c32:	68db      	ldr	r3, [r3, #12]
 8010c34:	f003 0301 	and.w	r3, r3, #1
 8010c38:	2b01      	cmp	r3, #1
 8010c3a:	d107      	bne.n	8010c4c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8010c3c:	687b      	ldr	r3, [r7, #4]
 8010c3e:	681b      	ldr	r3, [r3, #0]
 8010c40:	f06f 0201 	mvn.w	r2, #1
 8010c44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8010c46:	6878      	ldr	r0, [r7, #4]
 8010c48:	f000 f972 	bl	8010f30 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8010c4c:	687b      	ldr	r3, [r7, #4]
 8010c4e:	681b      	ldr	r3, [r3, #0]
 8010c50:	691b      	ldr	r3, [r3, #16]
 8010c52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010c56:	2b80      	cmp	r3, #128	; 0x80
 8010c58:	d10e      	bne.n	8010c78 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8010c5a:	687b      	ldr	r3, [r7, #4]
 8010c5c:	681b      	ldr	r3, [r3, #0]
 8010c5e:	68db      	ldr	r3, [r3, #12]
 8010c60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010c64:	2b80      	cmp	r3, #128	; 0x80
 8010c66:	d107      	bne.n	8010c78 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8010c68:	687b      	ldr	r3, [r7, #4]
 8010c6a:	681b      	ldr	r3, [r3, #0]
 8010c6c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8010c70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8010c72:	6878      	ldr	r0, [r7, #4]
 8010c74:	f000 febc 	bl	80119f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	681b      	ldr	r3, [r3, #0]
 8010c7c:	691b      	ldr	r3, [r3, #16]
 8010c7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010c82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010c86:	d10e      	bne.n	8010ca6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8010c88:	687b      	ldr	r3, [r7, #4]
 8010c8a:	681b      	ldr	r3, [r3, #0]
 8010c8c:	68db      	ldr	r3, [r3, #12]
 8010c8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010c92:	2b80      	cmp	r3, #128	; 0x80
 8010c94:	d107      	bne.n	8010ca6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	681b      	ldr	r3, [r3, #0]
 8010c9a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8010c9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8010ca0:	6878      	ldr	r0, [r7, #4]
 8010ca2:	f000 feaf 	bl	8011a04 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8010ca6:	687b      	ldr	r3, [r7, #4]
 8010ca8:	681b      	ldr	r3, [r3, #0]
 8010caa:	691b      	ldr	r3, [r3, #16]
 8010cac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010cb0:	2b40      	cmp	r3, #64	; 0x40
 8010cb2:	d10e      	bne.n	8010cd2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	681b      	ldr	r3, [r3, #0]
 8010cb8:	68db      	ldr	r3, [r3, #12]
 8010cba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010cbe:	2b40      	cmp	r3, #64	; 0x40
 8010cc0:	d107      	bne.n	8010cd2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	681b      	ldr	r3, [r3, #0]
 8010cc6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8010cca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8010ccc:	6878      	ldr	r0, [r7, #4]
 8010cce:	f000 f961 	bl	8010f94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	681b      	ldr	r3, [r3, #0]
 8010cd6:	691b      	ldr	r3, [r3, #16]
 8010cd8:	f003 0320 	and.w	r3, r3, #32
 8010cdc:	2b20      	cmp	r3, #32
 8010cde:	d10e      	bne.n	8010cfe <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8010ce0:	687b      	ldr	r3, [r7, #4]
 8010ce2:	681b      	ldr	r3, [r3, #0]
 8010ce4:	68db      	ldr	r3, [r3, #12]
 8010ce6:	f003 0320 	and.w	r3, r3, #32
 8010cea:	2b20      	cmp	r3, #32
 8010cec:	d107      	bne.n	8010cfe <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8010cee:	687b      	ldr	r3, [r7, #4]
 8010cf0:	681b      	ldr	r3, [r3, #0]
 8010cf2:	f06f 0220 	mvn.w	r2, #32
 8010cf6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8010cf8:	6878      	ldr	r0, [r7, #4]
 8010cfa:	f000 fe6f 	bl	80119dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8010cfe:	bf00      	nop
 8010d00:	3708      	adds	r7, #8
 8010d02:	46bd      	mov	sp, r7
 8010d04:	bd80      	pop	{r7, pc}
	...

08010d08 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8010d08:	b580      	push	{r7, lr}
 8010d0a:	b086      	sub	sp, #24
 8010d0c:	af00      	add	r7, sp, #0
 8010d0e:	60f8      	str	r0, [r7, #12]
 8010d10:	60b9      	str	r1, [r7, #8]
 8010d12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8010d14:	2300      	movs	r3, #0
 8010d16:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8010d18:	68fb      	ldr	r3, [r7, #12]
 8010d1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010d1e:	2b01      	cmp	r3, #1
 8010d20:	d101      	bne.n	8010d26 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8010d22:	2302      	movs	r3, #2
 8010d24:	e0ff      	b.n	8010f26 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8010d26:	68fb      	ldr	r3, [r7, #12]
 8010d28:	2201      	movs	r2, #1
 8010d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	2b14      	cmp	r3, #20
 8010d32:	f200 80f0 	bhi.w	8010f16 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8010d36:	a201      	add	r2, pc, #4	; (adr r2, 8010d3c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8010d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d3c:	08010d91 	.word	0x08010d91
 8010d40:	08010f17 	.word	0x08010f17
 8010d44:	08010f17 	.word	0x08010f17
 8010d48:	08010f17 	.word	0x08010f17
 8010d4c:	08010dd1 	.word	0x08010dd1
 8010d50:	08010f17 	.word	0x08010f17
 8010d54:	08010f17 	.word	0x08010f17
 8010d58:	08010f17 	.word	0x08010f17
 8010d5c:	08010e13 	.word	0x08010e13
 8010d60:	08010f17 	.word	0x08010f17
 8010d64:	08010f17 	.word	0x08010f17
 8010d68:	08010f17 	.word	0x08010f17
 8010d6c:	08010e53 	.word	0x08010e53
 8010d70:	08010f17 	.word	0x08010f17
 8010d74:	08010f17 	.word	0x08010f17
 8010d78:	08010f17 	.word	0x08010f17
 8010d7c:	08010e95 	.word	0x08010e95
 8010d80:	08010f17 	.word	0x08010f17
 8010d84:	08010f17 	.word	0x08010f17
 8010d88:	08010f17 	.word	0x08010f17
 8010d8c:	08010ed5 	.word	0x08010ed5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8010d90:	68fb      	ldr	r3, [r7, #12]
 8010d92:	681b      	ldr	r3, [r3, #0]
 8010d94:	68b9      	ldr	r1, [r7, #8]
 8010d96:	4618      	mov	r0, r3
 8010d98:	f000 fa88 	bl	80112ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8010d9c:	68fb      	ldr	r3, [r7, #12]
 8010d9e:	681b      	ldr	r3, [r3, #0]
 8010da0:	699a      	ldr	r2, [r3, #24]
 8010da2:	68fb      	ldr	r3, [r7, #12]
 8010da4:	681b      	ldr	r3, [r3, #0]
 8010da6:	f042 0208 	orr.w	r2, r2, #8
 8010daa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8010dac:	68fb      	ldr	r3, [r7, #12]
 8010dae:	681b      	ldr	r3, [r3, #0]
 8010db0:	699a      	ldr	r2, [r3, #24]
 8010db2:	68fb      	ldr	r3, [r7, #12]
 8010db4:	681b      	ldr	r3, [r3, #0]
 8010db6:	f022 0204 	bic.w	r2, r2, #4
 8010dba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8010dbc:	68fb      	ldr	r3, [r7, #12]
 8010dbe:	681b      	ldr	r3, [r3, #0]
 8010dc0:	6999      	ldr	r1, [r3, #24]
 8010dc2:	68bb      	ldr	r3, [r7, #8]
 8010dc4:	691a      	ldr	r2, [r3, #16]
 8010dc6:	68fb      	ldr	r3, [r7, #12]
 8010dc8:	681b      	ldr	r3, [r3, #0]
 8010dca:	430a      	orrs	r2, r1
 8010dcc:	619a      	str	r2, [r3, #24]
      break;
 8010dce:	e0a5      	b.n	8010f1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8010dd0:	68fb      	ldr	r3, [r7, #12]
 8010dd2:	681b      	ldr	r3, [r3, #0]
 8010dd4:	68b9      	ldr	r1, [r7, #8]
 8010dd6:	4618      	mov	r0, r3
 8010dd8:	f000 faf8 	bl	80113cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8010ddc:	68fb      	ldr	r3, [r7, #12]
 8010dde:	681b      	ldr	r3, [r3, #0]
 8010de0:	699a      	ldr	r2, [r3, #24]
 8010de2:	68fb      	ldr	r3, [r7, #12]
 8010de4:	681b      	ldr	r3, [r3, #0]
 8010de6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010dea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8010dec:	68fb      	ldr	r3, [r7, #12]
 8010dee:	681b      	ldr	r3, [r3, #0]
 8010df0:	699a      	ldr	r2, [r3, #24]
 8010df2:	68fb      	ldr	r3, [r7, #12]
 8010df4:	681b      	ldr	r3, [r3, #0]
 8010df6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010dfa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8010dfc:	68fb      	ldr	r3, [r7, #12]
 8010dfe:	681b      	ldr	r3, [r3, #0]
 8010e00:	6999      	ldr	r1, [r3, #24]
 8010e02:	68bb      	ldr	r3, [r7, #8]
 8010e04:	691b      	ldr	r3, [r3, #16]
 8010e06:	021a      	lsls	r2, r3, #8
 8010e08:	68fb      	ldr	r3, [r7, #12]
 8010e0a:	681b      	ldr	r3, [r3, #0]
 8010e0c:	430a      	orrs	r2, r1
 8010e0e:	619a      	str	r2, [r3, #24]
      break;
 8010e10:	e084      	b.n	8010f1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8010e12:	68fb      	ldr	r3, [r7, #12]
 8010e14:	681b      	ldr	r3, [r3, #0]
 8010e16:	68b9      	ldr	r1, [r7, #8]
 8010e18:	4618      	mov	r0, r3
 8010e1a:	f000 fb61 	bl	80114e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8010e1e:	68fb      	ldr	r3, [r7, #12]
 8010e20:	681b      	ldr	r3, [r3, #0]
 8010e22:	69da      	ldr	r2, [r3, #28]
 8010e24:	68fb      	ldr	r3, [r7, #12]
 8010e26:	681b      	ldr	r3, [r3, #0]
 8010e28:	f042 0208 	orr.w	r2, r2, #8
 8010e2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8010e2e:	68fb      	ldr	r3, [r7, #12]
 8010e30:	681b      	ldr	r3, [r3, #0]
 8010e32:	69da      	ldr	r2, [r3, #28]
 8010e34:	68fb      	ldr	r3, [r7, #12]
 8010e36:	681b      	ldr	r3, [r3, #0]
 8010e38:	f022 0204 	bic.w	r2, r2, #4
 8010e3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8010e3e:	68fb      	ldr	r3, [r7, #12]
 8010e40:	681b      	ldr	r3, [r3, #0]
 8010e42:	69d9      	ldr	r1, [r3, #28]
 8010e44:	68bb      	ldr	r3, [r7, #8]
 8010e46:	691a      	ldr	r2, [r3, #16]
 8010e48:	68fb      	ldr	r3, [r7, #12]
 8010e4a:	681b      	ldr	r3, [r3, #0]
 8010e4c:	430a      	orrs	r2, r1
 8010e4e:	61da      	str	r2, [r3, #28]
      break;
 8010e50:	e064      	b.n	8010f1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8010e52:	68fb      	ldr	r3, [r7, #12]
 8010e54:	681b      	ldr	r3, [r3, #0]
 8010e56:	68b9      	ldr	r1, [r7, #8]
 8010e58:	4618      	mov	r0, r3
 8010e5a:	f000 fbc9 	bl	80115f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8010e5e:	68fb      	ldr	r3, [r7, #12]
 8010e60:	681b      	ldr	r3, [r3, #0]
 8010e62:	69da      	ldr	r2, [r3, #28]
 8010e64:	68fb      	ldr	r3, [r7, #12]
 8010e66:	681b      	ldr	r3, [r3, #0]
 8010e68:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010e6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8010e6e:	68fb      	ldr	r3, [r7, #12]
 8010e70:	681b      	ldr	r3, [r3, #0]
 8010e72:	69da      	ldr	r2, [r3, #28]
 8010e74:	68fb      	ldr	r3, [r7, #12]
 8010e76:	681b      	ldr	r3, [r3, #0]
 8010e78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010e7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8010e7e:	68fb      	ldr	r3, [r7, #12]
 8010e80:	681b      	ldr	r3, [r3, #0]
 8010e82:	69d9      	ldr	r1, [r3, #28]
 8010e84:	68bb      	ldr	r3, [r7, #8]
 8010e86:	691b      	ldr	r3, [r3, #16]
 8010e88:	021a      	lsls	r2, r3, #8
 8010e8a:	68fb      	ldr	r3, [r7, #12]
 8010e8c:	681b      	ldr	r3, [r3, #0]
 8010e8e:	430a      	orrs	r2, r1
 8010e90:	61da      	str	r2, [r3, #28]
      break;
 8010e92:	e043      	b.n	8010f1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8010e94:	68fb      	ldr	r3, [r7, #12]
 8010e96:	681b      	ldr	r3, [r3, #0]
 8010e98:	68b9      	ldr	r1, [r7, #8]
 8010e9a:	4618      	mov	r0, r3
 8010e9c:	f000 fc12 	bl	80116c4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8010ea0:	68fb      	ldr	r3, [r7, #12]
 8010ea2:	681b      	ldr	r3, [r3, #0]
 8010ea4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010ea6:	68fb      	ldr	r3, [r7, #12]
 8010ea8:	681b      	ldr	r3, [r3, #0]
 8010eaa:	f042 0208 	orr.w	r2, r2, #8
 8010eae:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8010eb0:	68fb      	ldr	r3, [r7, #12]
 8010eb2:	681b      	ldr	r3, [r3, #0]
 8010eb4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010eb6:	68fb      	ldr	r3, [r7, #12]
 8010eb8:	681b      	ldr	r3, [r3, #0]
 8010eba:	f022 0204 	bic.w	r2, r2, #4
 8010ebe:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8010ec0:	68fb      	ldr	r3, [r7, #12]
 8010ec2:	681b      	ldr	r3, [r3, #0]
 8010ec4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8010ec6:	68bb      	ldr	r3, [r7, #8]
 8010ec8:	691a      	ldr	r2, [r3, #16]
 8010eca:	68fb      	ldr	r3, [r7, #12]
 8010ecc:	681b      	ldr	r3, [r3, #0]
 8010ece:	430a      	orrs	r2, r1
 8010ed0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8010ed2:	e023      	b.n	8010f1c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8010ed4:	68fb      	ldr	r3, [r7, #12]
 8010ed6:	681b      	ldr	r3, [r3, #0]
 8010ed8:	68b9      	ldr	r1, [r7, #8]
 8010eda:	4618      	mov	r0, r3
 8010edc:	f000 fc56 	bl	801178c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8010ee0:	68fb      	ldr	r3, [r7, #12]
 8010ee2:	681b      	ldr	r3, [r3, #0]
 8010ee4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010ee6:	68fb      	ldr	r3, [r7, #12]
 8010ee8:	681b      	ldr	r3, [r3, #0]
 8010eea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010eee:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8010ef0:	68fb      	ldr	r3, [r7, #12]
 8010ef2:	681b      	ldr	r3, [r3, #0]
 8010ef4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010ef6:	68fb      	ldr	r3, [r7, #12]
 8010ef8:	681b      	ldr	r3, [r3, #0]
 8010efa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010efe:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8010f00:	68fb      	ldr	r3, [r7, #12]
 8010f02:	681b      	ldr	r3, [r3, #0]
 8010f04:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8010f06:	68bb      	ldr	r3, [r7, #8]
 8010f08:	691b      	ldr	r3, [r3, #16]
 8010f0a:	021a      	lsls	r2, r3, #8
 8010f0c:	68fb      	ldr	r3, [r7, #12]
 8010f0e:	681b      	ldr	r3, [r3, #0]
 8010f10:	430a      	orrs	r2, r1
 8010f12:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8010f14:	e002      	b.n	8010f1c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8010f16:	2301      	movs	r3, #1
 8010f18:	75fb      	strb	r3, [r7, #23]
      break;
 8010f1a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8010f1c:	68fb      	ldr	r3, [r7, #12]
 8010f1e:	2200      	movs	r2, #0
 8010f20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8010f24:	7dfb      	ldrb	r3, [r7, #23]
}
 8010f26:	4618      	mov	r0, r3
 8010f28:	3718      	adds	r7, #24
 8010f2a:	46bd      	mov	sp, r7
 8010f2c:	bd80      	pop	{r7, pc}
 8010f2e:	bf00      	nop

08010f30 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010f30:	b480      	push	{r7}
 8010f32:	b083      	sub	sp, #12
 8010f34:	af00      	add	r7, sp, #0
 8010f36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8010f38:	bf00      	nop
 8010f3a:	370c      	adds	r7, #12
 8010f3c:	46bd      	mov	sp, r7
 8010f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f42:	4770      	bx	lr

08010f44 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010f44:	b480      	push	{r7}
 8010f46:	b083      	sub	sp, #12
 8010f48:	af00      	add	r7, sp, #0
 8010f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8010f4c:	bf00      	nop
 8010f4e:	370c      	adds	r7, #12
 8010f50:	46bd      	mov	sp, r7
 8010f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f56:	4770      	bx	lr

08010f58 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8010f58:	b480      	push	{r7}
 8010f5a:	b083      	sub	sp, #12
 8010f5c:	af00      	add	r7, sp, #0
 8010f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8010f60:	bf00      	nop
 8010f62:	370c      	adds	r7, #12
 8010f64:	46bd      	mov	sp, r7
 8010f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f6a:	4770      	bx	lr

08010f6c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8010f6c:	b480      	push	{r7}
 8010f6e:	b083      	sub	sp, #12
 8010f70:	af00      	add	r7, sp, #0
 8010f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8010f74:	bf00      	nop
 8010f76:	370c      	adds	r7, #12
 8010f78:	46bd      	mov	sp, r7
 8010f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f7e:	4770      	bx	lr

08010f80 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8010f80:	b480      	push	{r7}
 8010f82:	b083      	sub	sp, #12
 8010f84:	af00      	add	r7, sp, #0
 8010f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8010f88:	bf00      	nop
 8010f8a:	370c      	adds	r7, #12
 8010f8c:	46bd      	mov	sp, r7
 8010f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f92:	4770      	bx	lr

08010f94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8010f94:	b480      	push	{r7}
 8010f96:	b083      	sub	sp, #12
 8010f98:	af00      	add	r7, sp, #0
 8010f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8010f9c:	bf00      	nop
 8010f9e:	370c      	adds	r7, #12
 8010fa0:	46bd      	mov	sp, r7
 8010fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fa6:	4770      	bx	lr

08010fa8 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8010fa8:	b480      	push	{r7}
 8010faa:	b083      	sub	sp, #12
 8010fac:	af00      	add	r7, sp, #0
 8010fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8010fb0:	bf00      	nop
 8010fb2:	370c      	adds	r7, #12
 8010fb4:	46bd      	mov	sp, r7
 8010fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fba:	4770      	bx	lr

08010fbc <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8010fbc:	b580      	push	{r7, lr}
 8010fbe:	b084      	sub	sp, #16
 8010fc0:	af00      	add	r7, sp, #0
 8010fc2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010fc8:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8010fca:	68fb      	ldr	r3, [r7, #12]
 8010fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010fce:	687a      	ldr	r2, [r7, #4]
 8010fd0:	429a      	cmp	r2, r3
 8010fd2:	d107      	bne.n	8010fe4 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010fd4:	68fb      	ldr	r3, [r7, #12]
 8010fd6:	2201      	movs	r2, #1
 8010fd8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8010fda:	68fb      	ldr	r3, [r7, #12]
 8010fdc:	2201      	movs	r2, #1
 8010fde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8010fe2:	e02a      	b.n	801103a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8010fe4:	68fb      	ldr	r3, [r7, #12]
 8010fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010fe8:	687a      	ldr	r2, [r7, #4]
 8010fea:	429a      	cmp	r2, r3
 8010fec:	d107      	bne.n	8010ffe <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010fee:	68fb      	ldr	r3, [r7, #12]
 8010ff0:	2202      	movs	r2, #2
 8010ff2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8010ff4:	68fb      	ldr	r3, [r7, #12]
 8010ff6:	2201      	movs	r2, #1
 8010ff8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8010ffc:	e01d      	b.n	801103a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8010ffe:	68fb      	ldr	r3, [r7, #12]
 8011000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011002:	687a      	ldr	r2, [r7, #4]
 8011004:	429a      	cmp	r2, r3
 8011006:	d107      	bne.n	8011018 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8011008:	68fb      	ldr	r3, [r7, #12]
 801100a:	2204      	movs	r2, #4
 801100c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 801100e:	68fb      	ldr	r3, [r7, #12]
 8011010:	2201      	movs	r2, #1
 8011012:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8011016:	e010      	b.n	801103a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8011018:	68fb      	ldr	r3, [r7, #12]
 801101a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801101c:	687a      	ldr	r2, [r7, #4]
 801101e:	429a      	cmp	r2, r3
 8011020:	d107      	bne.n	8011032 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8011022:	68fb      	ldr	r3, [r7, #12]
 8011024:	2208      	movs	r2, #8
 8011026:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8011028:	68fb      	ldr	r3, [r7, #12]
 801102a:	2201      	movs	r2, #1
 801102c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8011030:	e003      	b.n	801103a <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8011032:	68fb      	ldr	r3, [r7, #12]
 8011034:	2201      	movs	r2, #1
 8011036:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 801103a:	68f8      	ldr	r0, [r7, #12]
 801103c:	f7ff ffb4 	bl	8010fa8 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011040:	68fb      	ldr	r3, [r7, #12]
 8011042:	2200      	movs	r2, #0
 8011044:	771a      	strb	r2, [r3, #28]
}
 8011046:	bf00      	nop
 8011048:	3710      	adds	r7, #16
 801104a:	46bd      	mov	sp, r7
 801104c:	bd80      	pop	{r7, pc}

0801104e <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 801104e:	b580      	push	{r7, lr}
 8011050:	b084      	sub	sp, #16
 8011052:	af00      	add	r7, sp, #0
 8011054:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8011056:	687b      	ldr	r3, [r7, #4]
 8011058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801105a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 801105c:	68fb      	ldr	r3, [r7, #12]
 801105e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011060:	687a      	ldr	r2, [r7, #4]
 8011062:	429a      	cmp	r2, r3
 8011064:	d10b      	bne.n	801107e <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8011066:	68fb      	ldr	r3, [r7, #12]
 8011068:	2201      	movs	r2, #1
 801106a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 801106c:	687b      	ldr	r3, [r7, #4]
 801106e:	69db      	ldr	r3, [r3, #28]
 8011070:	2b00      	cmp	r3, #0
 8011072:	d136      	bne.n	80110e2 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8011074:	68fb      	ldr	r3, [r7, #12]
 8011076:	2201      	movs	r2, #1
 8011078:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 801107c:	e031      	b.n	80110e2 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 801107e:	68fb      	ldr	r3, [r7, #12]
 8011080:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011082:	687a      	ldr	r2, [r7, #4]
 8011084:	429a      	cmp	r2, r3
 8011086:	d10b      	bne.n	80110a0 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8011088:	68fb      	ldr	r3, [r7, #12]
 801108a:	2202      	movs	r2, #2
 801108c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	69db      	ldr	r3, [r3, #28]
 8011092:	2b00      	cmp	r3, #0
 8011094:	d125      	bne.n	80110e2 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8011096:	68fb      	ldr	r3, [r7, #12]
 8011098:	2201      	movs	r2, #1
 801109a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 801109e:	e020      	b.n	80110e2 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80110a0:	68fb      	ldr	r3, [r7, #12]
 80110a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80110a4:	687a      	ldr	r2, [r7, #4]
 80110a6:	429a      	cmp	r2, r3
 80110a8:	d10b      	bne.n	80110c2 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80110aa:	68fb      	ldr	r3, [r7, #12]
 80110ac:	2204      	movs	r2, #4
 80110ae:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80110b0:	687b      	ldr	r3, [r7, #4]
 80110b2:	69db      	ldr	r3, [r3, #28]
 80110b4:	2b00      	cmp	r3, #0
 80110b6:	d114      	bne.n	80110e2 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80110b8:	68fb      	ldr	r3, [r7, #12]
 80110ba:	2201      	movs	r2, #1
 80110bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80110c0:	e00f      	b.n	80110e2 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80110c2:	68fb      	ldr	r3, [r7, #12]
 80110c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80110c6:	687a      	ldr	r2, [r7, #4]
 80110c8:	429a      	cmp	r2, r3
 80110ca:	d10a      	bne.n	80110e2 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80110cc:	68fb      	ldr	r3, [r7, #12]
 80110ce:	2208      	movs	r2, #8
 80110d0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80110d2:	687b      	ldr	r3, [r7, #4]
 80110d4:	69db      	ldr	r3, [r3, #28]
 80110d6:	2b00      	cmp	r3, #0
 80110d8:	d103      	bne.n	80110e2 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80110da:	68fb      	ldr	r3, [r7, #12]
 80110dc:	2201      	movs	r2, #1
 80110de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80110e2:	68f8      	ldr	r0, [r7, #12]
 80110e4:	f7ff ff42 	bl	8010f6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80110e8:	68fb      	ldr	r3, [r7, #12]
 80110ea:	2200      	movs	r2, #0
 80110ec:	771a      	strb	r2, [r3, #28]
}
 80110ee:	bf00      	nop
 80110f0:	3710      	adds	r7, #16
 80110f2:	46bd      	mov	sp, r7
 80110f4:	bd80      	pop	{r7, pc}

080110f6 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80110f6:	b580      	push	{r7, lr}
 80110f8:	b084      	sub	sp, #16
 80110fa:	af00      	add	r7, sp, #0
 80110fc:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80110fe:	687b      	ldr	r3, [r7, #4]
 8011100:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011102:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8011104:	68fb      	ldr	r3, [r7, #12]
 8011106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011108:	687a      	ldr	r2, [r7, #4]
 801110a:	429a      	cmp	r2, r3
 801110c:	d103      	bne.n	8011116 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801110e:	68fb      	ldr	r3, [r7, #12]
 8011110:	2201      	movs	r2, #1
 8011112:	771a      	strb	r2, [r3, #28]
 8011114:	e019      	b.n	801114a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8011116:	68fb      	ldr	r3, [r7, #12]
 8011118:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801111a:	687a      	ldr	r2, [r7, #4]
 801111c:	429a      	cmp	r2, r3
 801111e:	d103      	bne.n	8011128 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8011120:	68fb      	ldr	r3, [r7, #12]
 8011122:	2202      	movs	r2, #2
 8011124:	771a      	strb	r2, [r3, #28]
 8011126:	e010      	b.n	801114a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8011128:	68fb      	ldr	r3, [r7, #12]
 801112a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801112c:	687a      	ldr	r2, [r7, #4]
 801112e:	429a      	cmp	r2, r3
 8011130:	d103      	bne.n	801113a <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8011132:	68fb      	ldr	r3, [r7, #12]
 8011134:	2204      	movs	r2, #4
 8011136:	771a      	strb	r2, [r3, #28]
 8011138:	e007      	b.n	801114a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 801113a:	68fb      	ldr	r3, [r7, #12]
 801113c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801113e:	687a      	ldr	r2, [r7, #4]
 8011140:	429a      	cmp	r2, r3
 8011142:	d102      	bne.n	801114a <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8011144:	68fb      	ldr	r3, [r7, #12]
 8011146:	2208      	movs	r2, #8
 8011148:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 801114a:	68f8      	ldr	r0, [r7, #12]
 801114c:	f7ff ff18 	bl	8010f80 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011150:	68fb      	ldr	r3, [r7, #12]
 8011152:	2200      	movs	r2, #0
 8011154:	771a      	strb	r2, [r3, #28]
}
 8011156:	bf00      	nop
 8011158:	3710      	adds	r7, #16
 801115a:	46bd      	mov	sp, r7
 801115c:	bd80      	pop	{r7, pc}
	...

08011160 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8011160:	b480      	push	{r7}
 8011162:	b085      	sub	sp, #20
 8011164:	af00      	add	r7, sp, #0
 8011166:	6078      	str	r0, [r7, #4]
 8011168:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801116a:	687b      	ldr	r3, [r7, #4]
 801116c:	681b      	ldr	r3, [r3, #0]
 801116e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8011170:	687b      	ldr	r3, [r7, #4]
 8011172:	4a44      	ldr	r2, [pc, #272]	; (8011284 <TIM_Base_SetConfig+0x124>)
 8011174:	4293      	cmp	r3, r2
 8011176:	d013      	beq.n	80111a0 <TIM_Base_SetConfig+0x40>
 8011178:	687b      	ldr	r3, [r7, #4]
 801117a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801117e:	d00f      	beq.n	80111a0 <TIM_Base_SetConfig+0x40>
 8011180:	687b      	ldr	r3, [r7, #4]
 8011182:	4a41      	ldr	r2, [pc, #260]	; (8011288 <TIM_Base_SetConfig+0x128>)
 8011184:	4293      	cmp	r3, r2
 8011186:	d00b      	beq.n	80111a0 <TIM_Base_SetConfig+0x40>
 8011188:	687b      	ldr	r3, [r7, #4]
 801118a:	4a40      	ldr	r2, [pc, #256]	; (801128c <TIM_Base_SetConfig+0x12c>)
 801118c:	4293      	cmp	r3, r2
 801118e:	d007      	beq.n	80111a0 <TIM_Base_SetConfig+0x40>
 8011190:	687b      	ldr	r3, [r7, #4]
 8011192:	4a3f      	ldr	r2, [pc, #252]	; (8011290 <TIM_Base_SetConfig+0x130>)
 8011194:	4293      	cmp	r3, r2
 8011196:	d003      	beq.n	80111a0 <TIM_Base_SetConfig+0x40>
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	4a3e      	ldr	r2, [pc, #248]	; (8011294 <TIM_Base_SetConfig+0x134>)
 801119c:	4293      	cmp	r3, r2
 801119e:	d108      	bne.n	80111b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80111a0:	68fb      	ldr	r3, [r7, #12]
 80111a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80111a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80111a8:	683b      	ldr	r3, [r7, #0]
 80111aa:	685b      	ldr	r3, [r3, #4]
 80111ac:	68fa      	ldr	r2, [r7, #12]
 80111ae:	4313      	orrs	r3, r2
 80111b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80111b2:	687b      	ldr	r3, [r7, #4]
 80111b4:	4a33      	ldr	r2, [pc, #204]	; (8011284 <TIM_Base_SetConfig+0x124>)
 80111b6:	4293      	cmp	r3, r2
 80111b8:	d027      	beq.n	801120a <TIM_Base_SetConfig+0xaa>
 80111ba:	687b      	ldr	r3, [r7, #4]
 80111bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80111c0:	d023      	beq.n	801120a <TIM_Base_SetConfig+0xaa>
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	4a30      	ldr	r2, [pc, #192]	; (8011288 <TIM_Base_SetConfig+0x128>)
 80111c6:	4293      	cmp	r3, r2
 80111c8:	d01f      	beq.n	801120a <TIM_Base_SetConfig+0xaa>
 80111ca:	687b      	ldr	r3, [r7, #4]
 80111cc:	4a2f      	ldr	r2, [pc, #188]	; (801128c <TIM_Base_SetConfig+0x12c>)
 80111ce:	4293      	cmp	r3, r2
 80111d0:	d01b      	beq.n	801120a <TIM_Base_SetConfig+0xaa>
 80111d2:	687b      	ldr	r3, [r7, #4]
 80111d4:	4a2e      	ldr	r2, [pc, #184]	; (8011290 <TIM_Base_SetConfig+0x130>)
 80111d6:	4293      	cmp	r3, r2
 80111d8:	d017      	beq.n	801120a <TIM_Base_SetConfig+0xaa>
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	4a2d      	ldr	r2, [pc, #180]	; (8011294 <TIM_Base_SetConfig+0x134>)
 80111de:	4293      	cmp	r3, r2
 80111e0:	d013      	beq.n	801120a <TIM_Base_SetConfig+0xaa>
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	4a2c      	ldr	r2, [pc, #176]	; (8011298 <TIM_Base_SetConfig+0x138>)
 80111e6:	4293      	cmp	r3, r2
 80111e8:	d00f      	beq.n	801120a <TIM_Base_SetConfig+0xaa>
 80111ea:	687b      	ldr	r3, [r7, #4]
 80111ec:	4a2b      	ldr	r2, [pc, #172]	; (801129c <TIM_Base_SetConfig+0x13c>)
 80111ee:	4293      	cmp	r3, r2
 80111f0:	d00b      	beq.n	801120a <TIM_Base_SetConfig+0xaa>
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	4a2a      	ldr	r2, [pc, #168]	; (80112a0 <TIM_Base_SetConfig+0x140>)
 80111f6:	4293      	cmp	r3, r2
 80111f8:	d007      	beq.n	801120a <TIM_Base_SetConfig+0xaa>
 80111fa:	687b      	ldr	r3, [r7, #4]
 80111fc:	4a29      	ldr	r2, [pc, #164]	; (80112a4 <TIM_Base_SetConfig+0x144>)
 80111fe:	4293      	cmp	r3, r2
 8011200:	d003      	beq.n	801120a <TIM_Base_SetConfig+0xaa>
 8011202:	687b      	ldr	r3, [r7, #4]
 8011204:	4a28      	ldr	r2, [pc, #160]	; (80112a8 <TIM_Base_SetConfig+0x148>)
 8011206:	4293      	cmp	r3, r2
 8011208:	d108      	bne.n	801121c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801120a:	68fb      	ldr	r3, [r7, #12]
 801120c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011210:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8011212:	683b      	ldr	r3, [r7, #0]
 8011214:	68db      	ldr	r3, [r3, #12]
 8011216:	68fa      	ldr	r2, [r7, #12]
 8011218:	4313      	orrs	r3, r2
 801121a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 801121c:	68fb      	ldr	r3, [r7, #12]
 801121e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8011222:	683b      	ldr	r3, [r7, #0]
 8011224:	695b      	ldr	r3, [r3, #20]
 8011226:	4313      	orrs	r3, r2
 8011228:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	68fa      	ldr	r2, [r7, #12]
 801122e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8011230:	683b      	ldr	r3, [r7, #0]
 8011232:	689a      	ldr	r2, [r3, #8]
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8011238:	683b      	ldr	r3, [r7, #0]
 801123a:	681a      	ldr	r2, [r3, #0]
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	4a10      	ldr	r2, [pc, #64]	; (8011284 <TIM_Base_SetConfig+0x124>)
 8011244:	4293      	cmp	r3, r2
 8011246:	d00f      	beq.n	8011268 <TIM_Base_SetConfig+0x108>
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	4a12      	ldr	r2, [pc, #72]	; (8011294 <TIM_Base_SetConfig+0x134>)
 801124c:	4293      	cmp	r3, r2
 801124e:	d00b      	beq.n	8011268 <TIM_Base_SetConfig+0x108>
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	4a11      	ldr	r2, [pc, #68]	; (8011298 <TIM_Base_SetConfig+0x138>)
 8011254:	4293      	cmp	r3, r2
 8011256:	d007      	beq.n	8011268 <TIM_Base_SetConfig+0x108>
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	4a10      	ldr	r2, [pc, #64]	; (801129c <TIM_Base_SetConfig+0x13c>)
 801125c:	4293      	cmp	r3, r2
 801125e:	d003      	beq.n	8011268 <TIM_Base_SetConfig+0x108>
 8011260:	687b      	ldr	r3, [r7, #4]
 8011262:	4a0f      	ldr	r2, [pc, #60]	; (80112a0 <TIM_Base_SetConfig+0x140>)
 8011264:	4293      	cmp	r3, r2
 8011266:	d103      	bne.n	8011270 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8011268:	683b      	ldr	r3, [r7, #0]
 801126a:	691a      	ldr	r2, [r3, #16]
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8011270:	687b      	ldr	r3, [r7, #4]
 8011272:	2201      	movs	r2, #1
 8011274:	615a      	str	r2, [r3, #20]
}
 8011276:	bf00      	nop
 8011278:	3714      	adds	r7, #20
 801127a:	46bd      	mov	sp, r7
 801127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011280:	4770      	bx	lr
 8011282:	bf00      	nop
 8011284:	40010000 	.word	0x40010000
 8011288:	40000400 	.word	0x40000400
 801128c:	40000800 	.word	0x40000800
 8011290:	40000c00 	.word	0x40000c00
 8011294:	40010400 	.word	0x40010400
 8011298:	40014000 	.word	0x40014000
 801129c:	40014400 	.word	0x40014400
 80112a0:	40014800 	.word	0x40014800
 80112a4:	4000e000 	.word	0x4000e000
 80112a8:	4000e400 	.word	0x4000e400

080112ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80112ac:	b480      	push	{r7}
 80112ae:	b087      	sub	sp, #28
 80112b0:	af00      	add	r7, sp, #0
 80112b2:	6078      	str	r0, [r7, #4]
 80112b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	6a1b      	ldr	r3, [r3, #32]
 80112ba:	f023 0201 	bic.w	r2, r3, #1
 80112be:	687b      	ldr	r3, [r7, #4]
 80112c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80112c2:	687b      	ldr	r3, [r7, #4]
 80112c4:	6a1b      	ldr	r3, [r3, #32]
 80112c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80112c8:	687b      	ldr	r3, [r7, #4]
 80112ca:	685b      	ldr	r3, [r3, #4]
 80112cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80112ce:	687b      	ldr	r3, [r7, #4]
 80112d0:	699b      	ldr	r3, [r3, #24]
 80112d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80112d4:	68fa      	ldr	r2, [r7, #12]
 80112d6:	4b37      	ldr	r3, [pc, #220]	; (80113b4 <TIM_OC1_SetConfig+0x108>)
 80112d8:	4013      	ands	r3, r2
 80112da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80112dc:	68fb      	ldr	r3, [r7, #12]
 80112de:	f023 0303 	bic.w	r3, r3, #3
 80112e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80112e4:	683b      	ldr	r3, [r7, #0]
 80112e6:	681b      	ldr	r3, [r3, #0]
 80112e8:	68fa      	ldr	r2, [r7, #12]
 80112ea:	4313      	orrs	r3, r2
 80112ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80112ee:	697b      	ldr	r3, [r7, #20]
 80112f0:	f023 0302 	bic.w	r3, r3, #2
 80112f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80112f6:	683b      	ldr	r3, [r7, #0]
 80112f8:	689b      	ldr	r3, [r3, #8]
 80112fa:	697a      	ldr	r2, [r7, #20]
 80112fc:	4313      	orrs	r3, r2
 80112fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	4a2d      	ldr	r2, [pc, #180]	; (80113b8 <TIM_OC1_SetConfig+0x10c>)
 8011304:	4293      	cmp	r3, r2
 8011306:	d00f      	beq.n	8011328 <TIM_OC1_SetConfig+0x7c>
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	4a2c      	ldr	r2, [pc, #176]	; (80113bc <TIM_OC1_SetConfig+0x110>)
 801130c:	4293      	cmp	r3, r2
 801130e:	d00b      	beq.n	8011328 <TIM_OC1_SetConfig+0x7c>
 8011310:	687b      	ldr	r3, [r7, #4]
 8011312:	4a2b      	ldr	r2, [pc, #172]	; (80113c0 <TIM_OC1_SetConfig+0x114>)
 8011314:	4293      	cmp	r3, r2
 8011316:	d007      	beq.n	8011328 <TIM_OC1_SetConfig+0x7c>
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	4a2a      	ldr	r2, [pc, #168]	; (80113c4 <TIM_OC1_SetConfig+0x118>)
 801131c:	4293      	cmp	r3, r2
 801131e:	d003      	beq.n	8011328 <TIM_OC1_SetConfig+0x7c>
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	4a29      	ldr	r2, [pc, #164]	; (80113c8 <TIM_OC1_SetConfig+0x11c>)
 8011324:	4293      	cmp	r3, r2
 8011326:	d10c      	bne.n	8011342 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8011328:	697b      	ldr	r3, [r7, #20]
 801132a:	f023 0308 	bic.w	r3, r3, #8
 801132e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8011330:	683b      	ldr	r3, [r7, #0]
 8011332:	68db      	ldr	r3, [r3, #12]
 8011334:	697a      	ldr	r2, [r7, #20]
 8011336:	4313      	orrs	r3, r2
 8011338:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 801133a:	697b      	ldr	r3, [r7, #20]
 801133c:	f023 0304 	bic.w	r3, r3, #4
 8011340:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	4a1c      	ldr	r2, [pc, #112]	; (80113b8 <TIM_OC1_SetConfig+0x10c>)
 8011346:	4293      	cmp	r3, r2
 8011348:	d00f      	beq.n	801136a <TIM_OC1_SetConfig+0xbe>
 801134a:	687b      	ldr	r3, [r7, #4]
 801134c:	4a1b      	ldr	r2, [pc, #108]	; (80113bc <TIM_OC1_SetConfig+0x110>)
 801134e:	4293      	cmp	r3, r2
 8011350:	d00b      	beq.n	801136a <TIM_OC1_SetConfig+0xbe>
 8011352:	687b      	ldr	r3, [r7, #4]
 8011354:	4a1a      	ldr	r2, [pc, #104]	; (80113c0 <TIM_OC1_SetConfig+0x114>)
 8011356:	4293      	cmp	r3, r2
 8011358:	d007      	beq.n	801136a <TIM_OC1_SetConfig+0xbe>
 801135a:	687b      	ldr	r3, [r7, #4]
 801135c:	4a19      	ldr	r2, [pc, #100]	; (80113c4 <TIM_OC1_SetConfig+0x118>)
 801135e:	4293      	cmp	r3, r2
 8011360:	d003      	beq.n	801136a <TIM_OC1_SetConfig+0xbe>
 8011362:	687b      	ldr	r3, [r7, #4]
 8011364:	4a18      	ldr	r2, [pc, #96]	; (80113c8 <TIM_OC1_SetConfig+0x11c>)
 8011366:	4293      	cmp	r3, r2
 8011368:	d111      	bne.n	801138e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 801136a:	693b      	ldr	r3, [r7, #16]
 801136c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8011370:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8011372:	693b      	ldr	r3, [r7, #16]
 8011374:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8011378:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 801137a:	683b      	ldr	r3, [r7, #0]
 801137c:	695b      	ldr	r3, [r3, #20]
 801137e:	693a      	ldr	r2, [r7, #16]
 8011380:	4313      	orrs	r3, r2
 8011382:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8011384:	683b      	ldr	r3, [r7, #0]
 8011386:	699b      	ldr	r3, [r3, #24]
 8011388:	693a      	ldr	r2, [r7, #16]
 801138a:	4313      	orrs	r3, r2
 801138c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801138e:	687b      	ldr	r3, [r7, #4]
 8011390:	693a      	ldr	r2, [r7, #16]
 8011392:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	68fa      	ldr	r2, [r7, #12]
 8011398:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 801139a:	683b      	ldr	r3, [r7, #0]
 801139c:	685a      	ldr	r2, [r3, #4]
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	697a      	ldr	r2, [r7, #20]
 80113a6:	621a      	str	r2, [r3, #32]
}
 80113a8:	bf00      	nop
 80113aa:	371c      	adds	r7, #28
 80113ac:	46bd      	mov	sp, r7
 80113ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113b2:	4770      	bx	lr
 80113b4:	fffeff8f 	.word	0xfffeff8f
 80113b8:	40010000 	.word	0x40010000
 80113bc:	40010400 	.word	0x40010400
 80113c0:	40014000 	.word	0x40014000
 80113c4:	40014400 	.word	0x40014400
 80113c8:	40014800 	.word	0x40014800

080113cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80113cc:	b480      	push	{r7}
 80113ce:	b087      	sub	sp, #28
 80113d0:	af00      	add	r7, sp, #0
 80113d2:	6078      	str	r0, [r7, #4]
 80113d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	6a1b      	ldr	r3, [r3, #32]
 80113da:	f023 0210 	bic.w	r2, r3, #16
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80113e2:	687b      	ldr	r3, [r7, #4]
 80113e4:	6a1b      	ldr	r3, [r3, #32]
 80113e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80113e8:	687b      	ldr	r3, [r7, #4]
 80113ea:	685b      	ldr	r3, [r3, #4]
 80113ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80113ee:	687b      	ldr	r3, [r7, #4]
 80113f0:	699b      	ldr	r3, [r3, #24]
 80113f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80113f4:	68fa      	ldr	r2, [r7, #12]
 80113f6:	4b34      	ldr	r3, [pc, #208]	; (80114c8 <TIM_OC2_SetConfig+0xfc>)
 80113f8:	4013      	ands	r3, r2
 80113fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80113fc:	68fb      	ldr	r3, [r7, #12]
 80113fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011402:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8011404:	683b      	ldr	r3, [r7, #0]
 8011406:	681b      	ldr	r3, [r3, #0]
 8011408:	021b      	lsls	r3, r3, #8
 801140a:	68fa      	ldr	r2, [r7, #12]
 801140c:	4313      	orrs	r3, r2
 801140e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8011410:	697b      	ldr	r3, [r7, #20]
 8011412:	f023 0320 	bic.w	r3, r3, #32
 8011416:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8011418:	683b      	ldr	r3, [r7, #0]
 801141a:	689b      	ldr	r3, [r3, #8]
 801141c:	011b      	lsls	r3, r3, #4
 801141e:	697a      	ldr	r2, [r7, #20]
 8011420:	4313      	orrs	r3, r2
 8011422:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	4a29      	ldr	r2, [pc, #164]	; (80114cc <TIM_OC2_SetConfig+0x100>)
 8011428:	4293      	cmp	r3, r2
 801142a:	d003      	beq.n	8011434 <TIM_OC2_SetConfig+0x68>
 801142c:	687b      	ldr	r3, [r7, #4]
 801142e:	4a28      	ldr	r2, [pc, #160]	; (80114d0 <TIM_OC2_SetConfig+0x104>)
 8011430:	4293      	cmp	r3, r2
 8011432:	d10d      	bne.n	8011450 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8011434:	697b      	ldr	r3, [r7, #20]
 8011436:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801143a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 801143c:	683b      	ldr	r3, [r7, #0]
 801143e:	68db      	ldr	r3, [r3, #12]
 8011440:	011b      	lsls	r3, r3, #4
 8011442:	697a      	ldr	r2, [r7, #20]
 8011444:	4313      	orrs	r3, r2
 8011446:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8011448:	697b      	ldr	r3, [r7, #20]
 801144a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801144e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	4a1e      	ldr	r2, [pc, #120]	; (80114cc <TIM_OC2_SetConfig+0x100>)
 8011454:	4293      	cmp	r3, r2
 8011456:	d00f      	beq.n	8011478 <TIM_OC2_SetConfig+0xac>
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	4a1d      	ldr	r2, [pc, #116]	; (80114d0 <TIM_OC2_SetConfig+0x104>)
 801145c:	4293      	cmp	r3, r2
 801145e:	d00b      	beq.n	8011478 <TIM_OC2_SetConfig+0xac>
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	4a1c      	ldr	r2, [pc, #112]	; (80114d4 <TIM_OC2_SetConfig+0x108>)
 8011464:	4293      	cmp	r3, r2
 8011466:	d007      	beq.n	8011478 <TIM_OC2_SetConfig+0xac>
 8011468:	687b      	ldr	r3, [r7, #4]
 801146a:	4a1b      	ldr	r2, [pc, #108]	; (80114d8 <TIM_OC2_SetConfig+0x10c>)
 801146c:	4293      	cmp	r3, r2
 801146e:	d003      	beq.n	8011478 <TIM_OC2_SetConfig+0xac>
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	4a1a      	ldr	r2, [pc, #104]	; (80114dc <TIM_OC2_SetConfig+0x110>)
 8011474:	4293      	cmp	r3, r2
 8011476:	d113      	bne.n	80114a0 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8011478:	693b      	ldr	r3, [r7, #16]
 801147a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 801147e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8011480:	693b      	ldr	r3, [r7, #16]
 8011482:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8011486:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8011488:	683b      	ldr	r3, [r7, #0]
 801148a:	695b      	ldr	r3, [r3, #20]
 801148c:	009b      	lsls	r3, r3, #2
 801148e:	693a      	ldr	r2, [r7, #16]
 8011490:	4313      	orrs	r3, r2
 8011492:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8011494:	683b      	ldr	r3, [r7, #0]
 8011496:	699b      	ldr	r3, [r3, #24]
 8011498:	009b      	lsls	r3, r3, #2
 801149a:	693a      	ldr	r2, [r7, #16]
 801149c:	4313      	orrs	r3, r2
 801149e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80114a0:	687b      	ldr	r3, [r7, #4]
 80114a2:	693a      	ldr	r2, [r7, #16]
 80114a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80114a6:	687b      	ldr	r3, [r7, #4]
 80114a8:	68fa      	ldr	r2, [r7, #12]
 80114aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80114ac:	683b      	ldr	r3, [r7, #0]
 80114ae:	685a      	ldr	r2, [r3, #4]
 80114b0:	687b      	ldr	r3, [r7, #4]
 80114b2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	697a      	ldr	r2, [r7, #20]
 80114b8:	621a      	str	r2, [r3, #32]
}
 80114ba:	bf00      	nop
 80114bc:	371c      	adds	r7, #28
 80114be:	46bd      	mov	sp, r7
 80114c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114c4:	4770      	bx	lr
 80114c6:	bf00      	nop
 80114c8:	feff8fff 	.word	0xfeff8fff
 80114cc:	40010000 	.word	0x40010000
 80114d0:	40010400 	.word	0x40010400
 80114d4:	40014000 	.word	0x40014000
 80114d8:	40014400 	.word	0x40014400
 80114dc:	40014800 	.word	0x40014800

080114e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80114e0:	b480      	push	{r7}
 80114e2:	b087      	sub	sp, #28
 80114e4:	af00      	add	r7, sp, #0
 80114e6:	6078      	str	r0, [r7, #4]
 80114e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80114ea:	687b      	ldr	r3, [r7, #4]
 80114ec:	6a1b      	ldr	r3, [r3, #32]
 80114ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80114f2:	687b      	ldr	r3, [r7, #4]
 80114f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	6a1b      	ldr	r3, [r3, #32]
 80114fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80114fc:	687b      	ldr	r3, [r7, #4]
 80114fe:	685b      	ldr	r3, [r3, #4]
 8011500:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	69db      	ldr	r3, [r3, #28]
 8011506:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8011508:	68fa      	ldr	r2, [r7, #12]
 801150a:	4b33      	ldr	r3, [pc, #204]	; (80115d8 <TIM_OC3_SetConfig+0xf8>)
 801150c:	4013      	ands	r3, r2
 801150e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8011510:	68fb      	ldr	r3, [r7, #12]
 8011512:	f023 0303 	bic.w	r3, r3, #3
 8011516:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8011518:	683b      	ldr	r3, [r7, #0]
 801151a:	681b      	ldr	r3, [r3, #0]
 801151c:	68fa      	ldr	r2, [r7, #12]
 801151e:	4313      	orrs	r3, r2
 8011520:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8011522:	697b      	ldr	r3, [r7, #20]
 8011524:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8011528:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 801152a:	683b      	ldr	r3, [r7, #0]
 801152c:	689b      	ldr	r3, [r3, #8]
 801152e:	021b      	lsls	r3, r3, #8
 8011530:	697a      	ldr	r2, [r7, #20]
 8011532:	4313      	orrs	r3, r2
 8011534:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	4a28      	ldr	r2, [pc, #160]	; (80115dc <TIM_OC3_SetConfig+0xfc>)
 801153a:	4293      	cmp	r3, r2
 801153c:	d003      	beq.n	8011546 <TIM_OC3_SetConfig+0x66>
 801153e:	687b      	ldr	r3, [r7, #4]
 8011540:	4a27      	ldr	r2, [pc, #156]	; (80115e0 <TIM_OC3_SetConfig+0x100>)
 8011542:	4293      	cmp	r3, r2
 8011544:	d10d      	bne.n	8011562 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8011546:	697b      	ldr	r3, [r7, #20]
 8011548:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801154c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 801154e:	683b      	ldr	r3, [r7, #0]
 8011550:	68db      	ldr	r3, [r3, #12]
 8011552:	021b      	lsls	r3, r3, #8
 8011554:	697a      	ldr	r2, [r7, #20]
 8011556:	4313      	orrs	r3, r2
 8011558:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 801155a:	697b      	ldr	r3, [r7, #20]
 801155c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8011560:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011562:	687b      	ldr	r3, [r7, #4]
 8011564:	4a1d      	ldr	r2, [pc, #116]	; (80115dc <TIM_OC3_SetConfig+0xfc>)
 8011566:	4293      	cmp	r3, r2
 8011568:	d00f      	beq.n	801158a <TIM_OC3_SetConfig+0xaa>
 801156a:	687b      	ldr	r3, [r7, #4]
 801156c:	4a1c      	ldr	r2, [pc, #112]	; (80115e0 <TIM_OC3_SetConfig+0x100>)
 801156e:	4293      	cmp	r3, r2
 8011570:	d00b      	beq.n	801158a <TIM_OC3_SetConfig+0xaa>
 8011572:	687b      	ldr	r3, [r7, #4]
 8011574:	4a1b      	ldr	r2, [pc, #108]	; (80115e4 <TIM_OC3_SetConfig+0x104>)
 8011576:	4293      	cmp	r3, r2
 8011578:	d007      	beq.n	801158a <TIM_OC3_SetConfig+0xaa>
 801157a:	687b      	ldr	r3, [r7, #4]
 801157c:	4a1a      	ldr	r2, [pc, #104]	; (80115e8 <TIM_OC3_SetConfig+0x108>)
 801157e:	4293      	cmp	r3, r2
 8011580:	d003      	beq.n	801158a <TIM_OC3_SetConfig+0xaa>
 8011582:	687b      	ldr	r3, [r7, #4]
 8011584:	4a19      	ldr	r2, [pc, #100]	; (80115ec <TIM_OC3_SetConfig+0x10c>)
 8011586:	4293      	cmp	r3, r2
 8011588:	d113      	bne.n	80115b2 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 801158a:	693b      	ldr	r3, [r7, #16]
 801158c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011590:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8011592:	693b      	ldr	r3, [r7, #16]
 8011594:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8011598:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 801159a:	683b      	ldr	r3, [r7, #0]
 801159c:	695b      	ldr	r3, [r3, #20]
 801159e:	011b      	lsls	r3, r3, #4
 80115a0:	693a      	ldr	r2, [r7, #16]
 80115a2:	4313      	orrs	r3, r2
 80115a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80115a6:	683b      	ldr	r3, [r7, #0]
 80115a8:	699b      	ldr	r3, [r3, #24]
 80115aa:	011b      	lsls	r3, r3, #4
 80115ac:	693a      	ldr	r2, [r7, #16]
 80115ae:	4313      	orrs	r3, r2
 80115b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80115b2:	687b      	ldr	r3, [r7, #4]
 80115b4:	693a      	ldr	r2, [r7, #16]
 80115b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80115b8:	687b      	ldr	r3, [r7, #4]
 80115ba:	68fa      	ldr	r2, [r7, #12]
 80115bc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80115be:	683b      	ldr	r3, [r7, #0]
 80115c0:	685a      	ldr	r2, [r3, #4]
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80115c6:	687b      	ldr	r3, [r7, #4]
 80115c8:	697a      	ldr	r2, [r7, #20]
 80115ca:	621a      	str	r2, [r3, #32]
}
 80115cc:	bf00      	nop
 80115ce:	371c      	adds	r7, #28
 80115d0:	46bd      	mov	sp, r7
 80115d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115d6:	4770      	bx	lr
 80115d8:	fffeff8f 	.word	0xfffeff8f
 80115dc:	40010000 	.word	0x40010000
 80115e0:	40010400 	.word	0x40010400
 80115e4:	40014000 	.word	0x40014000
 80115e8:	40014400 	.word	0x40014400
 80115ec:	40014800 	.word	0x40014800

080115f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80115f0:	b480      	push	{r7}
 80115f2:	b087      	sub	sp, #28
 80115f4:	af00      	add	r7, sp, #0
 80115f6:	6078      	str	r0, [r7, #4]
 80115f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80115fa:	687b      	ldr	r3, [r7, #4]
 80115fc:	6a1b      	ldr	r3, [r3, #32]
 80115fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8011602:	687b      	ldr	r3, [r7, #4]
 8011604:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8011606:	687b      	ldr	r3, [r7, #4]
 8011608:	6a1b      	ldr	r3, [r3, #32]
 801160a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801160c:	687b      	ldr	r3, [r7, #4]
 801160e:	685b      	ldr	r3, [r3, #4]
 8011610:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8011612:	687b      	ldr	r3, [r7, #4]
 8011614:	69db      	ldr	r3, [r3, #28]
 8011616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8011618:	68fa      	ldr	r2, [r7, #12]
 801161a:	4b24      	ldr	r3, [pc, #144]	; (80116ac <TIM_OC4_SetConfig+0xbc>)
 801161c:	4013      	ands	r3, r2
 801161e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8011620:	68fb      	ldr	r3, [r7, #12]
 8011622:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011626:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8011628:	683b      	ldr	r3, [r7, #0]
 801162a:	681b      	ldr	r3, [r3, #0]
 801162c:	021b      	lsls	r3, r3, #8
 801162e:	68fa      	ldr	r2, [r7, #12]
 8011630:	4313      	orrs	r3, r2
 8011632:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8011634:	693b      	ldr	r3, [r7, #16]
 8011636:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 801163a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 801163c:	683b      	ldr	r3, [r7, #0]
 801163e:	689b      	ldr	r3, [r3, #8]
 8011640:	031b      	lsls	r3, r3, #12
 8011642:	693a      	ldr	r2, [r7, #16]
 8011644:	4313      	orrs	r3, r2
 8011646:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011648:	687b      	ldr	r3, [r7, #4]
 801164a:	4a19      	ldr	r2, [pc, #100]	; (80116b0 <TIM_OC4_SetConfig+0xc0>)
 801164c:	4293      	cmp	r3, r2
 801164e:	d00f      	beq.n	8011670 <TIM_OC4_SetConfig+0x80>
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	4a18      	ldr	r2, [pc, #96]	; (80116b4 <TIM_OC4_SetConfig+0xc4>)
 8011654:	4293      	cmp	r3, r2
 8011656:	d00b      	beq.n	8011670 <TIM_OC4_SetConfig+0x80>
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	4a17      	ldr	r2, [pc, #92]	; (80116b8 <TIM_OC4_SetConfig+0xc8>)
 801165c:	4293      	cmp	r3, r2
 801165e:	d007      	beq.n	8011670 <TIM_OC4_SetConfig+0x80>
 8011660:	687b      	ldr	r3, [r7, #4]
 8011662:	4a16      	ldr	r2, [pc, #88]	; (80116bc <TIM_OC4_SetConfig+0xcc>)
 8011664:	4293      	cmp	r3, r2
 8011666:	d003      	beq.n	8011670 <TIM_OC4_SetConfig+0x80>
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	4a15      	ldr	r2, [pc, #84]	; (80116c0 <TIM_OC4_SetConfig+0xd0>)
 801166c:	4293      	cmp	r3, r2
 801166e:	d109      	bne.n	8011684 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8011670:	697b      	ldr	r3, [r7, #20]
 8011672:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8011676:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8011678:	683b      	ldr	r3, [r7, #0]
 801167a:	695b      	ldr	r3, [r3, #20]
 801167c:	019b      	lsls	r3, r3, #6
 801167e:	697a      	ldr	r2, [r7, #20]
 8011680:	4313      	orrs	r3, r2
 8011682:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011684:	687b      	ldr	r3, [r7, #4]
 8011686:	697a      	ldr	r2, [r7, #20]
 8011688:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801168a:	687b      	ldr	r3, [r7, #4]
 801168c:	68fa      	ldr	r2, [r7, #12]
 801168e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8011690:	683b      	ldr	r3, [r7, #0]
 8011692:	685a      	ldr	r2, [r3, #4]
 8011694:	687b      	ldr	r3, [r7, #4]
 8011696:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011698:	687b      	ldr	r3, [r7, #4]
 801169a:	693a      	ldr	r2, [r7, #16]
 801169c:	621a      	str	r2, [r3, #32]
}
 801169e:	bf00      	nop
 80116a0:	371c      	adds	r7, #28
 80116a2:	46bd      	mov	sp, r7
 80116a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116a8:	4770      	bx	lr
 80116aa:	bf00      	nop
 80116ac:	feff8fff 	.word	0xfeff8fff
 80116b0:	40010000 	.word	0x40010000
 80116b4:	40010400 	.word	0x40010400
 80116b8:	40014000 	.word	0x40014000
 80116bc:	40014400 	.word	0x40014400
 80116c0:	40014800 	.word	0x40014800

080116c4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80116c4:	b480      	push	{r7}
 80116c6:	b087      	sub	sp, #28
 80116c8:	af00      	add	r7, sp, #0
 80116ca:	6078      	str	r0, [r7, #4]
 80116cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	6a1b      	ldr	r3, [r3, #32]
 80116d2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80116d6:	687b      	ldr	r3, [r7, #4]
 80116d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80116da:	687b      	ldr	r3, [r7, #4]
 80116dc:	6a1b      	ldr	r3, [r3, #32]
 80116de:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80116e0:	687b      	ldr	r3, [r7, #4]
 80116e2:	685b      	ldr	r3, [r3, #4]
 80116e4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80116e6:	687b      	ldr	r3, [r7, #4]
 80116e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80116ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80116ec:	68fa      	ldr	r2, [r7, #12]
 80116ee:	4b21      	ldr	r3, [pc, #132]	; (8011774 <TIM_OC5_SetConfig+0xb0>)
 80116f0:	4013      	ands	r3, r2
 80116f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80116f4:	683b      	ldr	r3, [r7, #0]
 80116f6:	681b      	ldr	r3, [r3, #0]
 80116f8:	68fa      	ldr	r2, [r7, #12]
 80116fa:	4313      	orrs	r3, r2
 80116fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80116fe:	693b      	ldr	r3, [r7, #16]
 8011700:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8011704:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8011706:	683b      	ldr	r3, [r7, #0]
 8011708:	689b      	ldr	r3, [r3, #8]
 801170a:	041b      	lsls	r3, r3, #16
 801170c:	693a      	ldr	r2, [r7, #16]
 801170e:	4313      	orrs	r3, r2
 8011710:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011712:	687b      	ldr	r3, [r7, #4]
 8011714:	4a18      	ldr	r2, [pc, #96]	; (8011778 <TIM_OC5_SetConfig+0xb4>)
 8011716:	4293      	cmp	r3, r2
 8011718:	d00f      	beq.n	801173a <TIM_OC5_SetConfig+0x76>
 801171a:	687b      	ldr	r3, [r7, #4]
 801171c:	4a17      	ldr	r2, [pc, #92]	; (801177c <TIM_OC5_SetConfig+0xb8>)
 801171e:	4293      	cmp	r3, r2
 8011720:	d00b      	beq.n	801173a <TIM_OC5_SetConfig+0x76>
 8011722:	687b      	ldr	r3, [r7, #4]
 8011724:	4a16      	ldr	r2, [pc, #88]	; (8011780 <TIM_OC5_SetConfig+0xbc>)
 8011726:	4293      	cmp	r3, r2
 8011728:	d007      	beq.n	801173a <TIM_OC5_SetConfig+0x76>
 801172a:	687b      	ldr	r3, [r7, #4]
 801172c:	4a15      	ldr	r2, [pc, #84]	; (8011784 <TIM_OC5_SetConfig+0xc0>)
 801172e:	4293      	cmp	r3, r2
 8011730:	d003      	beq.n	801173a <TIM_OC5_SetConfig+0x76>
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	4a14      	ldr	r2, [pc, #80]	; (8011788 <TIM_OC5_SetConfig+0xc4>)
 8011736:	4293      	cmp	r3, r2
 8011738:	d109      	bne.n	801174e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 801173a:	697b      	ldr	r3, [r7, #20]
 801173c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011740:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8011742:	683b      	ldr	r3, [r7, #0]
 8011744:	695b      	ldr	r3, [r3, #20]
 8011746:	021b      	lsls	r3, r3, #8
 8011748:	697a      	ldr	r2, [r7, #20]
 801174a:	4313      	orrs	r3, r2
 801174c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	697a      	ldr	r2, [r7, #20]
 8011752:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8011754:	687b      	ldr	r3, [r7, #4]
 8011756:	68fa      	ldr	r2, [r7, #12]
 8011758:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 801175a:	683b      	ldr	r3, [r7, #0]
 801175c:	685a      	ldr	r2, [r3, #4]
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	693a      	ldr	r2, [r7, #16]
 8011766:	621a      	str	r2, [r3, #32]
}
 8011768:	bf00      	nop
 801176a:	371c      	adds	r7, #28
 801176c:	46bd      	mov	sp, r7
 801176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011772:	4770      	bx	lr
 8011774:	fffeff8f 	.word	0xfffeff8f
 8011778:	40010000 	.word	0x40010000
 801177c:	40010400 	.word	0x40010400
 8011780:	40014000 	.word	0x40014000
 8011784:	40014400 	.word	0x40014400
 8011788:	40014800 	.word	0x40014800

0801178c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 801178c:	b480      	push	{r7}
 801178e:	b087      	sub	sp, #28
 8011790:	af00      	add	r7, sp, #0
 8011792:	6078      	str	r0, [r7, #4]
 8011794:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	6a1b      	ldr	r3, [r3, #32]
 801179a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 801179e:	687b      	ldr	r3, [r7, #4]
 80117a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80117a2:	687b      	ldr	r3, [r7, #4]
 80117a4:	6a1b      	ldr	r3, [r3, #32]
 80117a6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80117a8:	687b      	ldr	r3, [r7, #4]
 80117aa:	685b      	ldr	r3, [r3, #4]
 80117ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80117ae:	687b      	ldr	r3, [r7, #4]
 80117b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80117b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80117b4:	68fa      	ldr	r2, [r7, #12]
 80117b6:	4b22      	ldr	r3, [pc, #136]	; (8011840 <TIM_OC6_SetConfig+0xb4>)
 80117b8:	4013      	ands	r3, r2
 80117ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80117bc:	683b      	ldr	r3, [r7, #0]
 80117be:	681b      	ldr	r3, [r3, #0]
 80117c0:	021b      	lsls	r3, r3, #8
 80117c2:	68fa      	ldr	r2, [r7, #12]
 80117c4:	4313      	orrs	r3, r2
 80117c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80117c8:	693b      	ldr	r3, [r7, #16]
 80117ca:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80117ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80117d0:	683b      	ldr	r3, [r7, #0]
 80117d2:	689b      	ldr	r3, [r3, #8]
 80117d4:	051b      	lsls	r3, r3, #20
 80117d6:	693a      	ldr	r2, [r7, #16]
 80117d8:	4313      	orrs	r3, r2
 80117da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80117dc:	687b      	ldr	r3, [r7, #4]
 80117de:	4a19      	ldr	r2, [pc, #100]	; (8011844 <TIM_OC6_SetConfig+0xb8>)
 80117e0:	4293      	cmp	r3, r2
 80117e2:	d00f      	beq.n	8011804 <TIM_OC6_SetConfig+0x78>
 80117e4:	687b      	ldr	r3, [r7, #4]
 80117e6:	4a18      	ldr	r2, [pc, #96]	; (8011848 <TIM_OC6_SetConfig+0xbc>)
 80117e8:	4293      	cmp	r3, r2
 80117ea:	d00b      	beq.n	8011804 <TIM_OC6_SetConfig+0x78>
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	4a17      	ldr	r2, [pc, #92]	; (801184c <TIM_OC6_SetConfig+0xc0>)
 80117f0:	4293      	cmp	r3, r2
 80117f2:	d007      	beq.n	8011804 <TIM_OC6_SetConfig+0x78>
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	4a16      	ldr	r2, [pc, #88]	; (8011850 <TIM_OC6_SetConfig+0xc4>)
 80117f8:	4293      	cmp	r3, r2
 80117fa:	d003      	beq.n	8011804 <TIM_OC6_SetConfig+0x78>
 80117fc:	687b      	ldr	r3, [r7, #4]
 80117fe:	4a15      	ldr	r2, [pc, #84]	; (8011854 <TIM_OC6_SetConfig+0xc8>)
 8011800:	4293      	cmp	r3, r2
 8011802:	d109      	bne.n	8011818 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8011804:	697b      	ldr	r3, [r7, #20]
 8011806:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 801180a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 801180c:	683b      	ldr	r3, [r7, #0]
 801180e:	695b      	ldr	r3, [r3, #20]
 8011810:	029b      	lsls	r3, r3, #10
 8011812:	697a      	ldr	r2, [r7, #20]
 8011814:	4313      	orrs	r3, r2
 8011816:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011818:	687b      	ldr	r3, [r7, #4]
 801181a:	697a      	ldr	r2, [r7, #20]
 801181c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	68fa      	ldr	r2, [r7, #12]
 8011822:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8011824:	683b      	ldr	r3, [r7, #0]
 8011826:	685a      	ldr	r2, [r3, #4]
 8011828:	687b      	ldr	r3, [r7, #4]
 801182a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801182c:	687b      	ldr	r3, [r7, #4]
 801182e:	693a      	ldr	r2, [r7, #16]
 8011830:	621a      	str	r2, [r3, #32]
}
 8011832:	bf00      	nop
 8011834:	371c      	adds	r7, #28
 8011836:	46bd      	mov	sp, r7
 8011838:	f85d 7b04 	ldr.w	r7, [sp], #4
 801183c:	4770      	bx	lr
 801183e:	bf00      	nop
 8011840:	feff8fff 	.word	0xfeff8fff
 8011844:	40010000 	.word	0x40010000
 8011848:	40010400 	.word	0x40010400
 801184c:	40014000 	.word	0x40014000
 8011850:	40014400 	.word	0x40014400
 8011854:	40014800 	.word	0x40014800

08011858 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8011858:	b480      	push	{r7}
 801185a:	b087      	sub	sp, #28
 801185c:	af00      	add	r7, sp, #0
 801185e:	60f8      	str	r0, [r7, #12]
 8011860:	60b9      	str	r1, [r7, #8]
 8011862:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8011864:	68bb      	ldr	r3, [r7, #8]
 8011866:	f003 031f 	and.w	r3, r3, #31
 801186a:	2201      	movs	r2, #1
 801186c:	fa02 f303 	lsl.w	r3, r2, r3
 8011870:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8011872:	68fb      	ldr	r3, [r7, #12]
 8011874:	6a1a      	ldr	r2, [r3, #32]
 8011876:	697b      	ldr	r3, [r7, #20]
 8011878:	43db      	mvns	r3, r3
 801187a:	401a      	ands	r2, r3
 801187c:	68fb      	ldr	r3, [r7, #12]
 801187e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8011880:	68fb      	ldr	r3, [r7, #12]
 8011882:	6a1a      	ldr	r2, [r3, #32]
 8011884:	68bb      	ldr	r3, [r7, #8]
 8011886:	f003 031f 	and.w	r3, r3, #31
 801188a:	6879      	ldr	r1, [r7, #4]
 801188c:	fa01 f303 	lsl.w	r3, r1, r3
 8011890:	431a      	orrs	r2, r3
 8011892:	68fb      	ldr	r3, [r7, #12]
 8011894:	621a      	str	r2, [r3, #32]
}
 8011896:	bf00      	nop
 8011898:	371c      	adds	r7, #28
 801189a:	46bd      	mov	sp, r7
 801189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118a0:	4770      	bx	lr
	...

080118a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80118a4:	b480      	push	{r7}
 80118a6:	b085      	sub	sp, #20
 80118a8:	af00      	add	r7, sp, #0
 80118aa:	6078      	str	r0, [r7, #4]
 80118ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80118b4:	2b01      	cmp	r3, #1
 80118b6:	d101      	bne.n	80118bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80118b8:	2302      	movs	r3, #2
 80118ba:	e077      	b.n	80119ac <HAL_TIMEx_MasterConfigSynchronization+0x108>
 80118bc:	687b      	ldr	r3, [r7, #4]
 80118be:	2201      	movs	r2, #1
 80118c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80118c4:	687b      	ldr	r3, [r7, #4]
 80118c6:	2202      	movs	r2, #2
 80118c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	681b      	ldr	r3, [r3, #0]
 80118d0:	685b      	ldr	r3, [r3, #4]
 80118d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	681b      	ldr	r3, [r3, #0]
 80118d8:	689b      	ldr	r3, [r3, #8]
 80118da:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80118dc:	687b      	ldr	r3, [r7, #4]
 80118de:	681b      	ldr	r3, [r3, #0]
 80118e0:	4a35      	ldr	r2, [pc, #212]	; (80119b8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80118e2:	4293      	cmp	r3, r2
 80118e4:	d004      	beq.n	80118f0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80118e6:	687b      	ldr	r3, [r7, #4]
 80118e8:	681b      	ldr	r3, [r3, #0]
 80118ea:	4a34      	ldr	r2, [pc, #208]	; (80119bc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80118ec:	4293      	cmp	r3, r2
 80118ee:	d108      	bne.n	8011902 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80118f0:	68fb      	ldr	r3, [r7, #12]
 80118f2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80118f6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80118f8:	683b      	ldr	r3, [r7, #0]
 80118fa:	685b      	ldr	r3, [r3, #4]
 80118fc:	68fa      	ldr	r2, [r7, #12]
 80118fe:	4313      	orrs	r3, r2
 8011900:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8011902:	68fb      	ldr	r3, [r7, #12]
 8011904:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011908:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 801190a:	683b      	ldr	r3, [r7, #0]
 801190c:	681b      	ldr	r3, [r3, #0]
 801190e:	68fa      	ldr	r2, [r7, #12]
 8011910:	4313      	orrs	r3, r2
 8011912:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	681b      	ldr	r3, [r3, #0]
 8011918:	68fa      	ldr	r2, [r7, #12]
 801191a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801191c:	687b      	ldr	r3, [r7, #4]
 801191e:	681b      	ldr	r3, [r3, #0]
 8011920:	4a25      	ldr	r2, [pc, #148]	; (80119b8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8011922:	4293      	cmp	r3, r2
 8011924:	d02c      	beq.n	8011980 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8011926:	687b      	ldr	r3, [r7, #4]
 8011928:	681b      	ldr	r3, [r3, #0]
 801192a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801192e:	d027      	beq.n	8011980 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8011930:	687b      	ldr	r3, [r7, #4]
 8011932:	681b      	ldr	r3, [r3, #0]
 8011934:	4a22      	ldr	r2, [pc, #136]	; (80119c0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8011936:	4293      	cmp	r3, r2
 8011938:	d022      	beq.n	8011980 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801193a:	687b      	ldr	r3, [r7, #4]
 801193c:	681b      	ldr	r3, [r3, #0]
 801193e:	4a21      	ldr	r2, [pc, #132]	; (80119c4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8011940:	4293      	cmp	r3, r2
 8011942:	d01d      	beq.n	8011980 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8011944:	687b      	ldr	r3, [r7, #4]
 8011946:	681b      	ldr	r3, [r3, #0]
 8011948:	4a1f      	ldr	r2, [pc, #124]	; (80119c8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 801194a:	4293      	cmp	r3, r2
 801194c:	d018      	beq.n	8011980 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801194e:	687b      	ldr	r3, [r7, #4]
 8011950:	681b      	ldr	r3, [r3, #0]
 8011952:	4a1a      	ldr	r2, [pc, #104]	; (80119bc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8011954:	4293      	cmp	r3, r2
 8011956:	d013      	beq.n	8011980 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	681b      	ldr	r3, [r3, #0]
 801195c:	4a1b      	ldr	r2, [pc, #108]	; (80119cc <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 801195e:	4293      	cmp	r3, r2
 8011960:	d00e      	beq.n	8011980 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8011962:	687b      	ldr	r3, [r7, #4]
 8011964:	681b      	ldr	r3, [r3, #0]
 8011966:	4a1a      	ldr	r2, [pc, #104]	; (80119d0 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8011968:	4293      	cmp	r3, r2
 801196a:	d009      	beq.n	8011980 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801196c:	687b      	ldr	r3, [r7, #4]
 801196e:	681b      	ldr	r3, [r3, #0]
 8011970:	4a18      	ldr	r2, [pc, #96]	; (80119d4 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8011972:	4293      	cmp	r3, r2
 8011974:	d004      	beq.n	8011980 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8011976:	687b      	ldr	r3, [r7, #4]
 8011978:	681b      	ldr	r3, [r3, #0]
 801197a:	4a17      	ldr	r2, [pc, #92]	; (80119d8 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 801197c:	4293      	cmp	r3, r2
 801197e:	d10c      	bne.n	801199a <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8011980:	68bb      	ldr	r3, [r7, #8]
 8011982:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011986:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8011988:	683b      	ldr	r3, [r7, #0]
 801198a:	689b      	ldr	r3, [r3, #8]
 801198c:	68ba      	ldr	r2, [r7, #8]
 801198e:	4313      	orrs	r3, r2
 8011990:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	681b      	ldr	r3, [r3, #0]
 8011996:	68ba      	ldr	r2, [r7, #8]
 8011998:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	2201      	movs	r2, #1
 801199e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80119a2:	687b      	ldr	r3, [r7, #4]
 80119a4:	2200      	movs	r2, #0
 80119a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80119aa:	2300      	movs	r3, #0
}
 80119ac:	4618      	mov	r0, r3
 80119ae:	3714      	adds	r7, #20
 80119b0:	46bd      	mov	sp, r7
 80119b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119b6:	4770      	bx	lr
 80119b8:	40010000 	.word	0x40010000
 80119bc:	40010400 	.word	0x40010400
 80119c0:	40000400 	.word	0x40000400
 80119c4:	40000800 	.word	0x40000800
 80119c8:	40000c00 	.word	0x40000c00
 80119cc:	40001800 	.word	0x40001800
 80119d0:	40014000 	.word	0x40014000
 80119d4:	4000e000 	.word	0x4000e000
 80119d8:	4000e400 	.word	0x4000e400

080119dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80119dc:	b480      	push	{r7}
 80119de:	b083      	sub	sp, #12
 80119e0:	af00      	add	r7, sp, #0
 80119e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80119e4:	bf00      	nop
 80119e6:	370c      	adds	r7, #12
 80119e8:	46bd      	mov	sp, r7
 80119ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119ee:	4770      	bx	lr

080119f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80119f0:	b480      	push	{r7}
 80119f2:	b083      	sub	sp, #12
 80119f4:	af00      	add	r7, sp, #0
 80119f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80119f8:	bf00      	nop
 80119fa:	370c      	adds	r7, #12
 80119fc:	46bd      	mov	sp, r7
 80119fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a02:	4770      	bx	lr

08011a04 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8011a04:	b480      	push	{r7}
 8011a06:	b083      	sub	sp, #12
 8011a08:	af00      	add	r7, sp, #0
 8011a0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8011a0c:	bf00      	nop
 8011a0e:	370c      	adds	r7, #12
 8011a10:	46bd      	mov	sp, r7
 8011a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a16:	4770      	bx	lr

08011a18 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8011a18:	b580      	push	{r7, lr}
 8011a1a:	b082      	sub	sp, #8
 8011a1c:	af00      	add	r7, sp, #0
 8011a1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8011a20:	687b      	ldr	r3, [r7, #4]
 8011a22:	2b00      	cmp	r3, #0
 8011a24:	d101      	bne.n	8011a2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8011a26:	2301      	movs	r3, #1
 8011a28:	e042      	b.n	8011ab0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8011a2a:	687b      	ldr	r3, [r7, #4]
 8011a2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	d106      	bne.n	8011a42 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	2200      	movs	r2, #0
 8011a38:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8011a3c:	6878      	ldr	r0, [r7, #4]
 8011a3e:	f7f1 ffe9 	bl	8003a14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8011a42:	687b      	ldr	r3, [r7, #4]
 8011a44:	2224      	movs	r2, #36	; 0x24
 8011a46:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8011a4a:	687b      	ldr	r3, [r7, #4]
 8011a4c:	681b      	ldr	r3, [r3, #0]
 8011a4e:	681a      	ldr	r2, [r3, #0]
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	681b      	ldr	r3, [r3, #0]
 8011a54:	f022 0201 	bic.w	r2, r2, #1
 8011a58:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8011a5a:	6878      	ldr	r0, [r7, #4]
 8011a5c:	f000 f82c 	bl	8011ab8 <UART_SetConfig>
 8011a60:	4603      	mov	r3, r0
 8011a62:	2b01      	cmp	r3, #1
 8011a64:	d101      	bne.n	8011a6a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8011a66:	2301      	movs	r3, #1
 8011a68:	e022      	b.n	8011ab0 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8011a6a:	687b      	ldr	r3, [r7, #4]
 8011a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011a6e:	2b00      	cmp	r3, #0
 8011a70:	d002      	beq.n	8011a78 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8011a72:	6878      	ldr	r0, [r7, #4]
 8011a74:	f000 fe8c 	bl	8012790 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8011a78:	687b      	ldr	r3, [r7, #4]
 8011a7a:	681b      	ldr	r3, [r3, #0]
 8011a7c:	685a      	ldr	r2, [r3, #4]
 8011a7e:	687b      	ldr	r3, [r7, #4]
 8011a80:	681b      	ldr	r3, [r3, #0]
 8011a82:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8011a86:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8011a88:	687b      	ldr	r3, [r7, #4]
 8011a8a:	681b      	ldr	r3, [r3, #0]
 8011a8c:	689a      	ldr	r2, [r3, #8]
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	681b      	ldr	r3, [r3, #0]
 8011a92:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8011a96:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	681b      	ldr	r3, [r3, #0]
 8011a9c:	681a      	ldr	r2, [r3, #0]
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	681b      	ldr	r3, [r3, #0]
 8011aa2:	f042 0201 	orr.w	r2, r2, #1
 8011aa6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8011aa8:	6878      	ldr	r0, [r7, #4]
 8011aaa:	f000 ff13 	bl	80128d4 <UART_CheckIdleState>
 8011aae:	4603      	mov	r3, r0
}
 8011ab0:	4618      	mov	r0, r3
 8011ab2:	3708      	adds	r7, #8
 8011ab4:	46bd      	mov	sp, r7
 8011ab6:	bd80      	pop	{r7, pc}

08011ab8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8011ab8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8011abc:	b092      	sub	sp, #72	; 0x48
 8011abe:	af00      	add	r7, sp, #0
 8011ac0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8011ac2:	2300      	movs	r3, #0
 8011ac4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8011ac8:	697b      	ldr	r3, [r7, #20]
 8011aca:	689a      	ldr	r2, [r3, #8]
 8011acc:	697b      	ldr	r3, [r7, #20]
 8011ace:	691b      	ldr	r3, [r3, #16]
 8011ad0:	431a      	orrs	r2, r3
 8011ad2:	697b      	ldr	r3, [r7, #20]
 8011ad4:	695b      	ldr	r3, [r3, #20]
 8011ad6:	431a      	orrs	r2, r3
 8011ad8:	697b      	ldr	r3, [r7, #20]
 8011ada:	69db      	ldr	r3, [r3, #28]
 8011adc:	4313      	orrs	r3, r2
 8011ade:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8011ae0:	697b      	ldr	r3, [r7, #20]
 8011ae2:	681b      	ldr	r3, [r3, #0]
 8011ae4:	681a      	ldr	r2, [r3, #0]
 8011ae6:	4bbe      	ldr	r3, [pc, #760]	; (8011de0 <UART_SetConfig+0x328>)
 8011ae8:	4013      	ands	r3, r2
 8011aea:	697a      	ldr	r2, [r7, #20]
 8011aec:	6812      	ldr	r2, [r2, #0]
 8011aee:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011af0:	430b      	orrs	r3, r1
 8011af2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8011af4:	697b      	ldr	r3, [r7, #20]
 8011af6:	681b      	ldr	r3, [r3, #0]
 8011af8:	685b      	ldr	r3, [r3, #4]
 8011afa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8011afe:	697b      	ldr	r3, [r7, #20]
 8011b00:	68da      	ldr	r2, [r3, #12]
 8011b02:	697b      	ldr	r3, [r7, #20]
 8011b04:	681b      	ldr	r3, [r3, #0]
 8011b06:	430a      	orrs	r2, r1
 8011b08:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8011b0a:	697b      	ldr	r3, [r7, #20]
 8011b0c:	699b      	ldr	r3, [r3, #24]
 8011b0e:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8011b10:	697b      	ldr	r3, [r7, #20]
 8011b12:	681b      	ldr	r3, [r3, #0]
 8011b14:	4ab3      	ldr	r2, [pc, #716]	; (8011de4 <UART_SetConfig+0x32c>)
 8011b16:	4293      	cmp	r3, r2
 8011b18:	d004      	beq.n	8011b24 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8011b1a:	697b      	ldr	r3, [r7, #20]
 8011b1c:	6a1b      	ldr	r3, [r3, #32]
 8011b1e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011b20:	4313      	orrs	r3, r2
 8011b22:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8011b24:	697b      	ldr	r3, [r7, #20]
 8011b26:	681b      	ldr	r3, [r3, #0]
 8011b28:	689a      	ldr	r2, [r3, #8]
 8011b2a:	4baf      	ldr	r3, [pc, #700]	; (8011de8 <UART_SetConfig+0x330>)
 8011b2c:	4013      	ands	r3, r2
 8011b2e:	697a      	ldr	r2, [r7, #20]
 8011b30:	6812      	ldr	r2, [r2, #0]
 8011b32:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011b34:	430b      	orrs	r3, r1
 8011b36:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8011b38:	697b      	ldr	r3, [r7, #20]
 8011b3a:	681b      	ldr	r3, [r3, #0]
 8011b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011b3e:	f023 010f 	bic.w	r1, r3, #15
 8011b42:	697b      	ldr	r3, [r7, #20]
 8011b44:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011b46:	697b      	ldr	r3, [r7, #20]
 8011b48:	681b      	ldr	r3, [r3, #0]
 8011b4a:	430a      	orrs	r2, r1
 8011b4c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011b4e:	697b      	ldr	r3, [r7, #20]
 8011b50:	681b      	ldr	r3, [r3, #0]
 8011b52:	4aa6      	ldr	r2, [pc, #664]	; (8011dec <UART_SetConfig+0x334>)
 8011b54:	4293      	cmp	r3, r2
 8011b56:	d177      	bne.n	8011c48 <UART_SetConfig+0x190>
 8011b58:	4ba5      	ldr	r3, [pc, #660]	; (8011df0 <UART_SetConfig+0x338>)
 8011b5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011b5c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8011b60:	2b28      	cmp	r3, #40	; 0x28
 8011b62:	d86d      	bhi.n	8011c40 <UART_SetConfig+0x188>
 8011b64:	a201      	add	r2, pc, #4	; (adr r2, 8011b6c <UART_SetConfig+0xb4>)
 8011b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011b6a:	bf00      	nop
 8011b6c:	08011c11 	.word	0x08011c11
 8011b70:	08011c41 	.word	0x08011c41
 8011b74:	08011c41 	.word	0x08011c41
 8011b78:	08011c41 	.word	0x08011c41
 8011b7c:	08011c41 	.word	0x08011c41
 8011b80:	08011c41 	.word	0x08011c41
 8011b84:	08011c41 	.word	0x08011c41
 8011b88:	08011c41 	.word	0x08011c41
 8011b8c:	08011c19 	.word	0x08011c19
 8011b90:	08011c41 	.word	0x08011c41
 8011b94:	08011c41 	.word	0x08011c41
 8011b98:	08011c41 	.word	0x08011c41
 8011b9c:	08011c41 	.word	0x08011c41
 8011ba0:	08011c41 	.word	0x08011c41
 8011ba4:	08011c41 	.word	0x08011c41
 8011ba8:	08011c41 	.word	0x08011c41
 8011bac:	08011c21 	.word	0x08011c21
 8011bb0:	08011c41 	.word	0x08011c41
 8011bb4:	08011c41 	.word	0x08011c41
 8011bb8:	08011c41 	.word	0x08011c41
 8011bbc:	08011c41 	.word	0x08011c41
 8011bc0:	08011c41 	.word	0x08011c41
 8011bc4:	08011c41 	.word	0x08011c41
 8011bc8:	08011c41 	.word	0x08011c41
 8011bcc:	08011c29 	.word	0x08011c29
 8011bd0:	08011c41 	.word	0x08011c41
 8011bd4:	08011c41 	.word	0x08011c41
 8011bd8:	08011c41 	.word	0x08011c41
 8011bdc:	08011c41 	.word	0x08011c41
 8011be0:	08011c41 	.word	0x08011c41
 8011be4:	08011c41 	.word	0x08011c41
 8011be8:	08011c41 	.word	0x08011c41
 8011bec:	08011c31 	.word	0x08011c31
 8011bf0:	08011c41 	.word	0x08011c41
 8011bf4:	08011c41 	.word	0x08011c41
 8011bf8:	08011c41 	.word	0x08011c41
 8011bfc:	08011c41 	.word	0x08011c41
 8011c00:	08011c41 	.word	0x08011c41
 8011c04:	08011c41 	.word	0x08011c41
 8011c08:	08011c41 	.word	0x08011c41
 8011c0c:	08011c39 	.word	0x08011c39
 8011c10:	2301      	movs	r3, #1
 8011c12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011c16:	e326      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011c18:	2304      	movs	r3, #4
 8011c1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011c1e:	e322      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011c20:	2308      	movs	r3, #8
 8011c22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011c26:	e31e      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011c28:	2310      	movs	r3, #16
 8011c2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011c2e:	e31a      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011c30:	2320      	movs	r3, #32
 8011c32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011c36:	e316      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011c38:	2340      	movs	r3, #64	; 0x40
 8011c3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011c3e:	e312      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011c40:	2380      	movs	r3, #128	; 0x80
 8011c42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011c46:	e30e      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011c48:	697b      	ldr	r3, [r7, #20]
 8011c4a:	681b      	ldr	r3, [r3, #0]
 8011c4c:	4a69      	ldr	r2, [pc, #420]	; (8011df4 <UART_SetConfig+0x33c>)
 8011c4e:	4293      	cmp	r3, r2
 8011c50:	d130      	bne.n	8011cb4 <UART_SetConfig+0x1fc>
 8011c52:	4b67      	ldr	r3, [pc, #412]	; (8011df0 <UART_SetConfig+0x338>)
 8011c54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011c56:	f003 0307 	and.w	r3, r3, #7
 8011c5a:	2b05      	cmp	r3, #5
 8011c5c:	d826      	bhi.n	8011cac <UART_SetConfig+0x1f4>
 8011c5e:	a201      	add	r2, pc, #4	; (adr r2, 8011c64 <UART_SetConfig+0x1ac>)
 8011c60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011c64:	08011c7d 	.word	0x08011c7d
 8011c68:	08011c85 	.word	0x08011c85
 8011c6c:	08011c8d 	.word	0x08011c8d
 8011c70:	08011c95 	.word	0x08011c95
 8011c74:	08011c9d 	.word	0x08011c9d
 8011c78:	08011ca5 	.word	0x08011ca5
 8011c7c:	2300      	movs	r3, #0
 8011c7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011c82:	e2f0      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011c84:	2304      	movs	r3, #4
 8011c86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011c8a:	e2ec      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011c8c:	2308      	movs	r3, #8
 8011c8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011c92:	e2e8      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011c94:	2310      	movs	r3, #16
 8011c96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011c9a:	e2e4      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011c9c:	2320      	movs	r3, #32
 8011c9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011ca2:	e2e0      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011ca4:	2340      	movs	r3, #64	; 0x40
 8011ca6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011caa:	e2dc      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011cac:	2380      	movs	r3, #128	; 0x80
 8011cae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011cb2:	e2d8      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011cb4:	697b      	ldr	r3, [r7, #20]
 8011cb6:	681b      	ldr	r3, [r3, #0]
 8011cb8:	4a4f      	ldr	r2, [pc, #316]	; (8011df8 <UART_SetConfig+0x340>)
 8011cba:	4293      	cmp	r3, r2
 8011cbc:	d130      	bne.n	8011d20 <UART_SetConfig+0x268>
 8011cbe:	4b4c      	ldr	r3, [pc, #304]	; (8011df0 <UART_SetConfig+0x338>)
 8011cc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011cc2:	f003 0307 	and.w	r3, r3, #7
 8011cc6:	2b05      	cmp	r3, #5
 8011cc8:	d826      	bhi.n	8011d18 <UART_SetConfig+0x260>
 8011cca:	a201      	add	r2, pc, #4	; (adr r2, 8011cd0 <UART_SetConfig+0x218>)
 8011ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011cd0:	08011ce9 	.word	0x08011ce9
 8011cd4:	08011cf1 	.word	0x08011cf1
 8011cd8:	08011cf9 	.word	0x08011cf9
 8011cdc:	08011d01 	.word	0x08011d01
 8011ce0:	08011d09 	.word	0x08011d09
 8011ce4:	08011d11 	.word	0x08011d11
 8011ce8:	2300      	movs	r3, #0
 8011cea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011cee:	e2ba      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011cf0:	2304      	movs	r3, #4
 8011cf2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011cf6:	e2b6      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011cf8:	2308      	movs	r3, #8
 8011cfa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011cfe:	e2b2      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011d00:	2310      	movs	r3, #16
 8011d02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011d06:	e2ae      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011d08:	2320      	movs	r3, #32
 8011d0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011d0e:	e2aa      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011d10:	2340      	movs	r3, #64	; 0x40
 8011d12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011d16:	e2a6      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011d18:	2380      	movs	r3, #128	; 0x80
 8011d1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011d1e:	e2a2      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011d20:	697b      	ldr	r3, [r7, #20]
 8011d22:	681b      	ldr	r3, [r3, #0]
 8011d24:	4a35      	ldr	r2, [pc, #212]	; (8011dfc <UART_SetConfig+0x344>)
 8011d26:	4293      	cmp	r3, r2
 8011d28:	d130      	bne.n	8011d8c <UART_SetConfig+0x2d4>
 8011d2a:	4b31      	ldr	r3, [pc, #196]	; (8011df0 <UART_SetConfig+0x338>)
 8011d2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011d2e:	f003 0307 	and.w	r3, r3, #7
 8011d32:	2b05      	cmp	r3, #5
 8011d34:	d826      	bhi.n	8011d84 <UART_SetConfig+0x2cc>
 8011d36:	a201      	add	r2, pc, #4	; (adr r2, 8011d3c <UART_SetConfig+0x284>)
 8011d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d3c:	08011d55 	.word	0x08011d55
 8011d40:	08011d5d 	.word	0x08011d5d
 8011d44:	08011d65 	.word	0x08011d65
 8011d48:	08011d6d 	.word	0x08011d6d
 8011d4c:	08011d75 	.word	0x08011d75
 8011d50:	08011d7d 	.word	0x08011d7d
 8011d54:	2300      	movs	r3, #0
 8011d56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011d5a:	e284      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011d5c:	2304      	movs	r3, #4
 8011d5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011d62:	e280      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011d64:	2308      	movs	r3, #8
 8011d66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011d6a:	e27c      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011d6c:	2310      	movs	r3, #16
 8011d6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011d72:	e278      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011d74:	2320      	movs	r3, #32
 8011d76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011d7a:	e274      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011d7c:	2340      	movs	r3, #64	; 0x40
 8011d7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011d82:	e270      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011d84:	2380      	movs	r3, #128	; 0x80
 8011d86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011d8a:	e26c      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011d8c:	697b      	ldr	r3, [r7, #20]
 8011d8e:	681b      	ldr	r3, [r3, #0]
 8011d90:	4a1b      	ldr	r2, [pc, #108]	; (8011e00 <UART_SetConfig+0x348>)
 8011d92:	4293      	cmp	r3, r2
 8011d94:	d142      	bne.n	8011e1c <UART_SetConfig+0x364>
 8011d96:	4b16      	ldr	r3, [pc, #88]	; (8011df0 <UART_SetConfig+0x338>)
 8011d98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011d9a:	f003 0307 	and.w	r3, r3, #7
 8011d9e:	2b05      	cmp	r3, #5
 8011da0:	d838      	bhi.n	8011e14 <UART_SetConfig+0x35c>
 8011da2:	a201      	add	r2, pc, #4	; (adr r2, 8011da8 <UART_SetConfig+0x2f0>)
 8011da4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011da8:	08011dc1 	.word	0x08011dc1
 8011dac:	08011dc9 	.word	0x08011dc9
 8011db0:	08011dd1 	.word	0x08011dd1
 8011db4:	08011dd9 	.word	0x08011dd9
 8011db8:	08011e05 	.word	0x08011e05
 8011dbc:	08011e0d 	.word	0x08011e0d
 8011dc0:	2300      	movs	r3, #0
 8011dc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011dc6:	e24e      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011dc8:	2304      	movs	r3, #4
 8011dca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011dce:	e24a      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011dd0:	2308      	movs	r3, #8
 8011dd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011dd6:	e246      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011dd8:	2310      	movs	r3, #16
 8011dda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011dde:	e242      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011de0:	cfff69f3 	.word	0xcfff69f3
 8011de4:	58000c00 	.word	0x58000c00
 8011de8:	11fff4ff 	.word	0x11fff4ff
 8011dec:	40011000 	.word	0x40011000
 8011df0:	58024400 	.word	0x58024400
 8011df4:	40004400 	.word	0x40004400
 8011df8:	40004800 	.word	0x40004800
 8011dfc:	40004c00 	.word	0x40004c00
 8011e00:	40005000 	.word	0x40005000
 8011e04:	2320      	movs	r3, #32
 8011e06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011e0a:	e22c      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011e0c:	2340      	movs	r3, #64	; 0x40
 8011e0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011e12:	e228      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011e14:	2380      	movs	r3, #128	; 0x80
 8011e16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011e1a:	e224      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011e1c:	697b      	ldr	r3, [r7, #20]
 8011e1e:	681b      	ldr	r3, [r3, #0]
 8011e20:	4ab1      	ldr	r2, [pc, #708]	; (80120e8 <UART_SetConfig+0x630>)
 8011e22:	4293      	cmp	r3, r2
 8011e24:	d176      	bne.n	8011f14 <UART_SetConfig+0x45c>
 8011e26:	4bb1      	ldr	r3, [pc, #708]	; (80120ec <UART_SetConfig+0x634>)
 8011e28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011e2a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8011e2e:	2b28      	cmp	r3, #40	; 0x28
 8011e30:	d86c      	bhi.n	8011f0c <UART_SetConfig+0x454>
 8011e32:	a201      	add	r2, pc, #4	; (adr r2, 8011e38 <UART_SetConfig+0x380>)
 8011e34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011e38:	08011edd 	.word	0x08011edd
 8011e3c:	08011f0d 	.word	0x08011f0d
 8011e40:	08011f0d 	.word	0x08011f0d
 8011e44:	08011f0d 	.word	0x08011f0d
 8011e48:	08011f0d 	.word	0x08011f0d
 8011e4c:	08011f0d 	.word	0x08011f0d
 8011e50:	08011f0d 	.word	0x08011f0d
 8011e54:	08011f0d 	.word	0x08011f0d
 8011e58:	08011ee5 	.word	0x08011ee5
 8011e5c:	08011f0d 	.word	0x08011f0d
 8011e60:	08011f0d 	.word	0x08011f0d
 8011e64:	08011f0d 	.word	0x08011f0d
 8011e68:	08011f0d 	.word	0x08011f0d
 8011e6c:	08011f0d 	.word	0x08011f0d
 8011e70:	08011f0d 	.word	0x08011f0d
 8011e74:	08011f0d 	.word	0x08011f0d
 8011e78:	08011eed 	.word	0x08011eed
 8011e7c:	08011f0d 	.word	0x08011f0d
 8011e80:	08011f0d 	.word	0x08011f0d
 8011e84:	08011f0d 	.word	0x08011f0d
 8011e88:	08011f0d 	.word	0x08011f0d
 8011e8c:	08011f0d 	.word	0x08011f0d
 8011e90:	08011f0d 	.word	0x08011f0d
 8011e94:	08011f0d 	.word	0x08011f0d
 8011e98:	08011ef5 	.word	0x08011ef5
 8011e9c:	08011f0d 	.word	0x08011f0d
 8011ea0:	08011f0d 	.word	0x08011f0d
 8011ea4:	08011f0d 	.word	0x08011f0d
 8011ea8:	08011f0d 	.word	0x08011f0d
 8011eac:	08011f0d 	.word	0x08011f0d
 8011eb0:	08011f0d 	.word	0x08011f0d
 8011eb4:	08011f0d 	.word	0x08011f0d
 8011eb8:	08011efd 	.word	0x08011efd
 8011ebc:	08011f0d 	.word	0x08011f0d
 8011ec0:	08011f0d 	.word	0x08011f0d
 8011ec4:	08011f0d 	.word	0x08011f0d
 8011ec8:	08011f0d 	.word	0x08011f0d
 8011ecc:	08011f0d 	.word	0x08011f0d
 8011ed0:	08011f0d 	.word	0x08011f0d
 8011ed4:	08011f0d 	.word	0x08011f0d
 8011ed8:	08011f05 	.word	0x08011f05
 8011edc:	2301      	movs	r3, #1
 8011ede:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011ee2:	e1c0      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011ee4:	2304      	movs	r3, #4
 8011ee6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011eea:	e1bc      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011eec:	2308      	movs	r3, #8
 8011eee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011ef2:	e1b8      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011ef4:	2310      	movs	r3, #16
 8011ef6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011efa:	e1b4      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011efc:	2320      	movs	r3, #32
 8011efe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011f02:	e1b0      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011f04:	2340      	movs	r3, #64	; 0x40
 8011f06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011f0a:	e1ac      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011f0c:	2380      	movs	r3, #128	; 0x80
 8011f0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011f12:	e1a8      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011f14:	697b      	ldr	r3, [r7, #20]
 8011f16:	681b      	ldr	r3, [r3, #0]
 8011f18:	4a75      	ldr	r2, [pc, #468]	; (80120f0 <UART_SetConfig+0x638>)
 8011f1a:	4293      	cmp	r3, r2
 8011f1c:	d130      	bne.n	8011f80 <UART_SetConfig+0x4c8>
 8011f1e:	4b73      	ldr	r3, [pc, #460]	; (80120ec <UART_SetConfig+0x634>)
 8011f20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011f22:	f003 0307 	and.w	r3, r3, #7
 8011f26:	2b05      	cmp	r3, #5
 8011f28:	d826      	bhi.n	8011f78 <UART_SetConfig+0x4c0>
 8011f2a:	a201      	add	r2, pc, #4	; (adr r2, 8011f30 <UART_SetConfig+0x478>)
 8011f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f30:	08011f49 	.word	0x08011f49
 8011f34:	08011f51 	.word	0x08011f51
 8011f38:	08011f59 	.word	0x08011f59
 8011f3c:	08011f61 	.word	0x08011f61
 8011f40:	08011f69 	.word	0x08011f69
 8011f44:	08011f71 	.word	0x08011f71
 8011f48:	2300      	movs	r3, #0
 8011f4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011f4e:	e18a      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011f50:	2304      	movs	r3, #4
 8011f52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011f56:	e186      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011f58:	2308      	movs	r3, #8
 8011f5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011f5e:	e182      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011f60:	2310      	movs	r3, #16
 8011f62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011f66:	e17e      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011f68:	2320      	movs	r3, #32
 8011f6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011f6e:	e17a      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011f70:	2340      	movs	r3, #64	; 0x40
 8011f72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011f76:	e176      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011f78:	2380      	movs	r3, #128	; 0x80
 8011f7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011f7e:	e172      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011f80:	697b      	ldr	r3, [r7, #20]
 8011f82:	681b      	ldr	r3, [r3, #0]
 8011f84:	4a5b      	ldr	r2, [pc, #364]	; (80120f4 <UART_SetConfig+0x63c>)
 8011f86:	4293      	cmp	r3, r2
 8011f88:	d130      	bne.n	8011fec <UART_SetConfig+0x534>
 8011f8a:	4b58      	ldr	r3, [pc, #352]	; (80120ec <UART_SetConfig+0x634>)
 8011f8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011f8e:	f003 0307 	and.w	r3, r3, #7
 8011f92:	2b05      	cmp	r3, #5
 8011f94:	d826      	bhi.n	8011fe4 <UART_SetConfig+0x52c>
 8011f96:	a201      	add	r2, pc, #4	; (adr r2, 8011f9c <UART_SetConfig+0x4e4>)
 8011f98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f9c:	08011fb5 	.word	0x08011fb5
 8011fa0:	08011fbd 	.word	0x08011fbd
 8011fa4:	08011fc5 	.word	0x08011fc5
 8011fa8:	08011fcd 	.word	0x08011fcd
 8011fac:	08011fd5 	.word	0x08011fd5
 8011fb0:	08011fdd 	.word	0x08011fdd
 8011fb4:	2300      	movs	r3, #0
 8011fb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011fba:	e154      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011fbc:	2304      	movs	r3, #4
 8011fbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011fc2:	e150      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011fc4:	2308      	movs	r3, #8
 8011fc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011fca:	e14c      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011fcc:	2310      	movs	r3, #16
 8011fce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011fd2:	e148      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011fd4:	2320      	movs	r3, #32
 8011fd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011fda:	e144      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011fdc:	2340      	movs	r3, #64	; 0x40
 8011fde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011fe2:	e140      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011fe4:	2380      	movs	r3, #128	; 0x80
 8011fe6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011fea:	e13c      	b.n	8012266 <UART_SetConfig+0x7ae>
 8011fec:	697b      	ldr	r3, [r7, #20]
 8011fee:	681b      	ldr	r3, [r3, #0]
 8011ff0:	4a41      	ldr	r2, [pc, #260]	; (80120f8 <UART_SetConfig+0x640>)
 8011ff2:	4293      	cmp	r3, r2
 8011ff4:	f040 8082 	bne.w	80120fc <UART_SetConfig+0x644>
 8011ff8:	4b3c      	ldr	r3, [pc, #240]	; (80120ec <UART_SetConfig+0x634>)
 8011ffa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011ffc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8012000:	2b28      	cmp	r3, #40	; 0x28
 8012002:	d86d      	bhi.n	80120e0 <UART_SetConfig+0x628>
 8012004:	a201      	add	r2, pc, #4	; (adr r2, 801200c <UART_SetConfig+0x554>)
 8012006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801200a:	bf00      	nop
 801200c:	080120b1 	.word	0x080120b1
 8012010:	080120e1 	.word	0x080120e1
 8012014:	080120e1 	.word	0x080120e1
 8012018:	080120e1 	.word	0x080120e1
 801201c:	080120e1 	.word	0x080120e1
 8012020:	080120e1 	.word	0x080120e1
 8012024:	080120e1 	.word	0x080120e1
 8012028:	080120e1 	.word	0x080120e1
 801202c:	080120b9 	.word	0x080120b9
 8012030:	080120e1 	.word	0x080120e1
 8012034:	080120e1 	.word	0x080120e1
 8012038:	080120e1 	.word	0x080120e1
 801203c:	080120e1 	.word	0x080120e1
 8012040:	080120e1 	.word	0x080120e1
 8012044:	080120e1 	.word	0x080120e1
 8012048:	080120e1 	.word	0x080120e1
 801204c:	080120c1 	.word	0x080120c1
 8012050:	080120e1 	.word	0x080120e1
 8012054:	080120e1 	.word	0x080120e1
 8012058:	080120e1 	.word	0x080120e1
 801205c:	080120e1 	.word	0x080120e1
 8012060:	080120e1 	.word	0x080120e1
 8012064:	080120e1 	.word	0x080120e1
 8012068:	080120e1 	.word	0x080120e1
 801206c:	080120c9 	.word	0x080120c9
 8012070:	080120e1 	.word	0x080120e1
 8012074:	080120e1 	.word	0x080120e1
 8012078:	080120e1 	.word	0x080120e1
 801207c:	080120e1 	.word	0x080120e1
 8012080:	080120e1 	.word	0x080120e1
 8012084:	080120e1 	.word	0x080120e1
 8012088:	080120e1 	.word	0x080120e1
 801208c:	080120d1 	.word	0x080120d1
 8012090:	080120e1 	.word	0x080120e1
 8012094:	080120e1 	.word	0x080120e1
 8012098:	080120e1 	.word	0x080120e1
 801209c:	080120e1 	.word	0x080120e1
 80120a0:	080120e1 	.word	0x080120e1
 80120a4:	080120e1 	.word	0x080120e1
 80120a8:	080120e1 	.word	0x080120e1
 80120ac:	080120d9 	.word	0x080120d9
 80120b0:	2301      	movs	r3, #1
 80120b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80120b6:	e0d6      	b.n	8012266 <UART_SetConfig+0x7ae>
 80120b8:	2304      	movs	r3, #4
 80120ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80120be:	e0d2      	b.n	8012266 <UART_SetConfig+0x7ae>
 80120c0:	2308      	movs	r3, #8
 80120c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80120c6:	e0ce      	b.n	8012266 <UART_SetConfig+0x7ae>
 80120c8:	2310      	movs	r3, #16
 80120ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80120ce:	e0ca      	b.n	8012266 <UART_SetConfig+0x7ae>
 80120d0:	2320      	movs	r3, #32
 80120d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80120d6:	e0c6      	b.n	8012266 <UART_SetConfig+0x7ae>
 80120d8:	2340      	movs	r3, #64	; 0x40
 80120da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80120de:	e0c2      	b.n	8012266 <UART_SetConfig+0x7ae>
 80120e0:	2380      	movs	r3, #128	; 0x80
 80120e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80120e6:	e0be      	b.n	8012266 <UART_SetConfig+0x7ae>
 80120e8:	40011400 	.word	0x40011400
 80120ec:	58024400 	.word	0x58024400
 80120f0:	40007800 	.word	0x40007800
 80120f4:	40007c00 	.word	0x40007c00
 80120f8:	40011800 	.word	0x40011800
 80120fc:	697b      	ldr	r3, [r7, #20]
 80120fe:	681b      	ldr	r3, [r3, #0]
 8012100:	4aad      	ldr	r2, [pc, #692]	; (80123b8 <UART_SetConfig+0x900>)
 8012102:	4293      	cmp	r3, r2
 8012104:	d176      	bne.n	80121f4 <UART_SetConfig+0x73c>
 8012106:	4bad      	ldr	r3, [pc, #692]	; (80123bc <UART_SetConfig+0x904>)
 8012108:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801210a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 801210e:	2b28      	cmp	r3, #40	; 0x28
 8012110:	d86c      	bhi.n	80121ec <UART_SetConfig+0x734>
 8012112:	a201      	add	r2, pc, #4	; (adr r2, 8012118 <UART_SetConfig+0x660>)
 8012114:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012118:	080121bd 	.word	0x080121bd
 801211c:	080121ed 	.word	0x080121ed
 8012120:	080121ed 	.word	0x080121ed
 8012124:	080121ed 	.word	0x080121ed
 8012128:	080121ed 	.word	0x080121ed
 801212c:	080121ed 	.word	0x080121ed
 8012130:	080121ed 	.word	0x080121ed
 8012134:	080121ed 	.word	0x080121ed
 8012138:	080121c5 	.word	0x080121c5
 801213c:	080121ed 	.word	0x080121ed
 8012140:	080121ed 	.word	0x080121ed
 8012144:	080121ed 	.word	0x080121ed
 8012148:	080121ed 	.word	0x080121ed
 801214c:	080121ed 	.word	0x080121ed
 8012150:	080121ed 	.word	0x080121ed
 8012154:	080121ed 	.word	0x080121ed
 8012158:	080121cd 	.word	0x080121cd
 801215c:	080121ed 	.word	0x080121ed
 8012160:	080121ed 	.word	0x080121ed
 8012164:	080121ed 	.word	0x080121ed
 8012168:	080121ed 	.word	0x080121ed
 801216c:	080121ed 	.word	0x080121ed
 8012170:	080121ed 	.word	0x080121ed
 8012174:	080121ed 	.word	0x080121ed
 8012178:	080121d5 	.word	0x080121d5
 801217c:	080121ed 	.word	0x080121ed
 8012180:	080121ed 	.word	0x080121ed
 8012184:	080121ed 	.word	0x080121ed
 8012188:	080121ed 	.word	0x080121ed
 801218c:	080121ed 	.word	0x080121ed
 8012190:	080121ed 	.word	0x080121ed
 8012194:	080121ed 	.word	0x080121ed
 8012198:	080121dd 	.word	0x080121dd
 801219c:	080121ed 	.word	0x080121ed
 80121a0:	080121ed 	.word	0x080121ed
 80121a4:	080121ed 	.word	0x080121ed
 80121a8:	080121ed 	.word	0x080121ed
 80121ac:	080121ed 	.word	0x080121ed
 80121b0:	080121ed 	.word	0x080121ed
 80121b4:	080121ed 	.word	0x080121ed
 80121b8:	080121e5 	.word	0x080121e5
 80121bc:	2301      	movs	r3, #1
 80121be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80121c2:	e050      	b.n	8012266 <UART_SetConfig+0x7ae>
 80121c4:	2304      	movs	r3, #4
 80121c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80121ca:	e04c      	b.n	8012266 <UART_SetConfig+0x7ae>
 80121cc:	2308      	movs	r3, #8
 80121ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80121d2:	e048      	b.n	8012266 <UART_SetConfig+0x7ae>
 80121d4:	2310      	movs	r3, #16
 80121d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80121da:	e044      	b.n	8012266 <UART_SetConfig+0x7ae>
 80121dc:	2320      	movs	r3, #32
 80121de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80121e2:	e040      	b.n	8012266 <UART_SetConfig+0x7ae>
 80121e4:	2340      	movs	r3, #64	; 0x40
 80121e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80121ea:	e03c      	b.n	8012266 <UART_SetConfig+0x7ae>
 80121ec:	2380      	movs	r3, #128	; 0x80
 80121ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80121f2:	e038      	b.n	8012266 <UART_SetConfig+0x7ae>
 80121f4:	697b      	ldr	r3, [r7, #20]
 80121f6:	681b      	ldr	r3, [r3, #0]
 80121f8:	4a71      	ldr	r2, [pc, #452]	; (80123c0 <UART_SetConfig+0x908>)
 80121fa:	4293      	cmp	r3, r2
 80121fc:	d130      	bne.n	8012260 <UART_SetConfig+0x7a8>
 80121fe:	4b6f      	ldr	r3, [pc, #444]	; (80123bc <UART_SetConfig+0x904>)
 8012200:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012202:	f003 0307 	and.w	r3, r3, #7
 8012206:	2b05      	cmp	r3, #5
 8012208:	d826      	bhi.n	8012258 <UART_SetConfig+0x7a0>
 801220a:	a201      	add	r2, pc, #4	; (adr r2, 8012210 <UART_SetConfig+0x758>)
 801220c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012210:	08012229 	.word	0x08012229
 8012214:	08012231 	.word	0x08012231
 8012218:	08012239 	.word	0x08012239
 801221c:	08012241 	.word	0x08012241
 8012220:	08012249 	.word	0x08012249
 8012224:	08012251 	.word	0x08012251
 8012228:	2302      	movs	r3, #2
 801222a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801222e:	e01a      	b.n	8012266 <UART_SetConfig+0x7ae>
 8012230:	2304      	movs	r3, #4
 8012232:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012236:	e016      	b.n	8012266 <UART_SetConfig+0x7ae>
 8012238:	2308      	movs	r3, #8
 801223a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801223e:	e012      	b.n	8012266 <UART_SetConfig+0x7ae>
 8012240:	2310      	movs	r3, #16
 8012242:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012246:	e00e      	b.n	8012266 <UART_SetConfig+0x7ae>
 8012248:	2320      	movs	r3, #32
 801224a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801224e:	e00a      	b.n	8012266 <UART_SetConfig+0x7ae>
 8012250:	2340      	movs	r3, #64	; 0x40
 8012252:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8012256:	e006      	b.n	8012266 <UART_SetConfig+0x7ae>
 8012258:	2380      	movs	r3, #128	; 0x80
 801225a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801225e:	e002      	b.n	8012266 <UART_SetConfig+0x7ae>
 8012260:	2380      	movs	r3, #128	; 0x80
 8012262:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8012266:	697b      	ldr	r3, [r7, #20]
 8012268:	681b      	ldr	r3, [r3, #0]
 801226a:	4a55      	ldr	r2, [pc, #340]	; (80123c0 <UART_SetConfig+0x908>)
 801226c:	4293      	cmp	r3, r2
 801226e:	f040 80f8 	bne.w	8012462 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8012272:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8012276:	2b20      	cmp	r3, #32
 8012278:	dc46      	bgt.n	8012308 <UART_SetConfig+0x850>
 801227a:	2b02      	cmp	r3, #2
 801227c:	db75      	blt.n	801236a <UART_SetConfig+0x8b2>
 801227e:	3b02      	subs	r3, #2
 8012280:	2b1e      	cmp	r3, #30
 8012282:	d872      	bhi.n	801236a <UART_SetConfig+0x8b2>
 8012284:	a201      	add	r2, pc, #4	; (adr r2, 801228c <UART_SetConfig+0x7d4>)
 8012286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801228a:	bf00      	nop
 801228c:	0801230f 	.word	0x0801230f
 8012290:	0801236b 	.word	0x0801236b
 8012294:	08012317 	.word	0x08012317
 8012298:	0801236b 	.word	0x0801236b
 801229c:	0801236b 	.word	0x0801236b
 80122a0:	0801236b 	.word	0x0801236b
 80122a4:	08012327 	.word	0x08012327
 80122a8:	0801236b 	.word	0x0801236b
 80122ac:	0801236b 	.word	0x0801236b
 80122b0:	0801236b 	.word	0x0801236b
 80122b4:	0801236b 	.word	0x0801236b
 80122b8:	0801236b 	.word	0x0801236b
 80122bc:	0801236b 	.word	0x0801236b
 80122c0:	0801236b 	.word	0x0801236b
 80122c4:	08012337 	.word	0x08012337
 80122c8:	0801236b 	.word	0x0801236b
 80122cc:	0801236b 	.word	0x0801236b
 80122d0:	0801236b 	.word	0x0801236b
 80122d4:	0801236b 	.word	0x0801236b
 80122d8:	0801236b 	.word	0x0801236b
 80122dc:	0801236b 	.word	0x0801236b
 80122e0:	0801236b 	.word	0x0801236b
 80122e4:	0801236b 	.word	0x0801236b
 80122e8:	0801236b 	.word	0x0801236b
 80122ec:	0801236b 	.word	0x0801236b
 80122f0:	0801236b 	.word	0x0801236b
 80122f4:	0801236b 	.word	0x0801236b
 80122f8:	0801236b 	.word	0x0801236b
 80122fc:	0801236b 	.word	0x0801236b
 8012300:	0801236b 	.word	0x0801236b
 8012304:	0801235d 	.word	0x0801235d
 8012308:	2b40      	cmp	r3, #64	; 0x40
 801230a:	d02a      	beq.n	8012362 <UART_SetConfig+0x8aa>
 801230c:	e02d      	b.n	801236a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 801230e:	f7fb f86b 	bl	800d3e8 <HAL_RCCEx_GetD3PCLK1Freq>
 8012312:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8012314:	e02f      	b.n	8012376 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8012316:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801231a:	4618      	mov	r0, r3
 801231c:	f7fb f87a 	bl	800d414 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8012320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012322:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012324:	e027      	b.n	8012376 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8012326:	f107 0318 	add.w	r3, r7, #24
 801232a:	4618      	mov	r0, r3
 801232c:	f7fb f9c6 	bl	800d6bc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8012330:	69fb      	ldr	r3, [r7, #28]
 8012332:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012334:	e01f      	b.n	8012376 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8012336:	4b21      	ldr	r3, [pc, #132]	; (80123bc <UART_SetConfig+0x904>)
 8012338:	681b      	ldr	r3, [r3, #0]
 801233a:	f003 0320 	and.w	r3, r3, #32
 801233e:	2b00      	cmp	r3, #0
 8012340:	d009      	beq.n	8012356 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8012342:	4b1e      	ldr	r3, [pc, #120]	; (80123bc <UART_SetConfig+0x904>)
 8012344:	681b      	ldr	r3, [r3, #0]
 8012346:	08db      	lsrs	r3, r3, #3
 8012348:	f003 0303 	and.w	r3, r3, #3
 801234c:	4a1d      	ldr	r2, [pc, #116]	; (80123c4 <UART_SetConfig+0x90c>)
 801234e:	fa22 f303 	lsr.w	r3, r2, r3
 8012352:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012354:	e00f      	b.n	8012376 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8012356:	4b1b      	ldr	r3, [pc, #108]	; (80123c4 <UART_SetConfig+0x90c>)
 8012358:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801235a:	e00c      	b.n	8012376 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801235c:	4b1a      	ldr	r3, [pc, #104]	; (80123c8 <UART_SetConfig+0x910>)
 801235e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012360:	e009      	b.n	8012376 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012362:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8012366:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012368:	e005      	b.n	8012376 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 801236a:	2300      	movs	r3, #0
 801236c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 801236e:	2301      	movs	r3, #1
 8012370:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8012374:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8012376:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012378:	2b00      	cmp	r3, #0
 801237a:	f000 81ee 	beq.w	801275a <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 801237e:	697b      	ldr	r3, [r7, #20]
 8012380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012382:	4a12      	ldr	r2, [pc, #72]	; (80123cc <UART_SetConfig+0x914>)
 8012384:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012388:	461a      	mov	r2, r3
 801238a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801238c:	fbb3 f3f2 	udiv	r3, r3, r2
 8012390:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8012392:	697b      	ldr	r3, [r7, #20]
 8012394:	685a      	ldr	r2, [r3, #4]
 8012396:	4613      	mov	r3, r2
 8012398:	005b      	lsls	r3, r3, #1
 801239a:	4413      	add	r3, r2
 801239c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801239e:	429a      	cmp	r2, r3
 80123a0:	d305      	bcc.n	80123ae <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80123a2:	697b      	ldr	r3, [r7, #20]
 80123a4:	685b      	ldr	r3, [r3, #4]
 80123a6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80123a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80123aa:	429a      	cmp	r2, r3
 80123ac:	d910      	bls.n	80123d0 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 80123ae:	2301      	movs	r3, #1
 80123b0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80123b4:	e1d1      	b.n	801275a <UART_SetConfig+0xca2>
 80123b6:	bf00      	nop
 80123b8:	40011c00 	.word	0x40011c00
 80123bc:	58024400 	.word	0x58024400
 80123c0:	58000c00 	.word	0x58000c00
 80123c4:	03d09000 	.word	0x03d09000
 80123c8:	003d0900 	.word	0x003d0900
 80123cc:	0801fefc 	.word	0x0801fefc
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80123d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80123d2:	2200      	movs	r2, #0
 80123d4:	60bb      	str	r3, [r7, #8]
 80123d6:	60fa      	str	r2, [r7, #12]
 80123d8:	697b      	ldr	r3, [r7, #20]
 80123da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80123dc:	4ac0      	ldr	r2, [pc, #768]	; (80126e0 <UART_SetConfig+0xc28>)
 80123de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80123e2:	b29b      	uxth	r3, r3
 80123e4:	2200      	movs	r2, #0
 80123e6:	603b      	str	r3, [r7, #0]
 80123e8:	607a      	str	r2, [r7, #4]
 80123ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80123ee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80123f2:	f7ee f9b1 	bl	8000758 <__aeabi_uldivmod>
 80123f6:	4602      	mov	r2, r0
 80123f8:	460b      	mov	r3, r1
 80123fa:	4610      	mov	r0, r2
 80123fc:	4619      	mov	r1, r3
 80123fe:	f04f 0200 	mov.w	r2, #0
 8012402:	f04f 0300 	mov.w	r3, #0
 8012406:	020b      	lsls	r3, r1, #8
 8012408:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 801240c:	0202      	lsls	r2, r0, #8
 801240e:	6979      	ldr	r1, [r7, #20]
 8012410:	6849      	ldr	r1, [r1, #4]
 8012412:	0849      	lsrs	r1, r1, #1
 8012414:	2000      	movs	r0, #0
 8012416:	460c      	mov	r4, r1
 8012418:	4605      	mov	r5, r0
 801241a:	eb12 0804 	adds.w	r8, r2, r4
 801241e:	eb43 0905 	adc.w	r9, r3, r5
 8012422:	697b      	ldr	r3, [r7, #20]
 8012424:	685b      	ldr	r3, [r3, #4]
 8012426:	2200      	movs	r2, #0
 8012428:	469a      	mov	sl, r3
 801242a:	4693      	mov	fp, r2
 801242c:	4652      	mov	r2, sl
 801242e:	465b      	mov	r3, fp
 8012430:	4640      	mov	r0, r8
 8012432:	4649      	mov	r1, r9
 8012434:	f7ee f990 	bl	8000758 <__aeabi_uldivmod>
 8012438:	4602      	mov	r2, r0
 801243a:	460b      	mov	r3, r1
 801243c:	4613      	mov	r3, r2
 801243e:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8012440:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012442:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8012446:	d308      	bcc.n	801245a <UART_SetConfig+0x9a2>
 8012448:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801244a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801244e:	d204      	bcs.n	801245a <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8012450:	697b      	ldr	r3, [r7, #20]
 8012452:	681b      	ldr	r3, [r3, #0]
 8012454:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012456:	60da      	str	r2, [r3, #12]
 8012458:	e17f      	b.n	801275a <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 801245a:	2301      	movs	r3, #1
 801245c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8012460:	e17b      	b.n	801275a <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8012462:	697b      	ldr	r3, [r7, #20]
 8012464:	69db      	ldr	r3, [r3, #28]
 8012466:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801246a:	f040 80bd 	bne.w	80125e8 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 801246e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8012472:	2b20      	cmp	r3, #32
 8012474:	dc48      	bgt.n	8012508 <UART_SetConfig+0xa50>
 8012476:	2b00      	cmp	r3, #0
 8012478:	db7b      	blt.n	8012572 <UART_SetConfig+0xaba>
 801247a:	2b20      	cmp	r3, #32
 801247c:	d879      	bhi.n	8012572 <UART_SetConfig+0xaba>
 801247e:	a201      	add	r2, pc, #4	; (adr r2, 8012484 <UART_SetConfig+0x9cc>)
 8012480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012484:	0801250f 	.word	0x0801250f
 8012488:	08012517 	.word	0x08012517
 801248c:	08012573 	.word	0x08012573
 8012490:	08012573 	.word	0x08012573
 8012494:	0801251f 	.word	0x0801251f
 8012498:	08012573 	.word	0x08012573
 801249c:	08012573 	.word	0x08012573
 80124a0:	08012573 	.word	0x08012573
 80124a4:	0801252f 	.word	0x0801252f
 80124a8:	08012573 	.word	0x08012573
 80124ac:	08012573 	.word	0x08012573
 80124b0:	08012573 	.word	0x08012573
 80124b4:	08012573 	.word	0x08012573
 80124b8:	08012573 	.word	0x08012573
 80124bc:	08012573 	.word	0x08012573
 80124c0:	08012573 	.word	0x08012573
 80124c4:	0801253f 	.word	0x0801253f
 80124c8:	08012573 	.word	0x08012573
 80124cc:	08012573 	.word	0x08012573
 80124d0:	08012573 	.word	0x08012573
 80124d4:	08012573 	.word	0x08012573
 80124d8:	08012573 	.word	0x08012573
 80124dc:	08012573 	.word	0x08012573
 80124e0:	08012573 	.word	0x08012573
 80124e4:	08012573 	.word	0x08012573
 80124e8:	08012573 	.word	0x08012573
 80124ec:	08012573 	.word	0x08012573
 80124f0:	08012573 	.word	0x08012573
 80124f4:	08012573 	.word	0x08012573
 80124f8:	08012573 	.word	0x08012573
 80124fc:	08012573 	.word	0x08012573
 8012500:	08012573 	.word	0x08012573
 8012504:	08012565 	.word	0x08012565
 8012508:	2b40      	cmp	r3, #64	; 0x40
 801250a:	d02e      	beq.n	801256a <UART_SetConfig+0xab2>
 801250c:	e031      	b.n	8012572 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801250e:	f7f9 f8cd 	bl	800b6ac <HAL_RCC_GetPCLK1Freq>
 8012512:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8012514:	e033      	b.n	801257e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8012516:	f7f9 f8df 	bl	800b6d8 <HAL_RCC_GetPCLK2Freq>
 801251a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 801251c:	e02f      	b.n	801257e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801251e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012522:	4618      	mov	r0, r3
 8012524:	f7fa ff76 	bl	800d414 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8012528:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801252a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801252c:	e027      	b.n	801257e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801252e:	f107 0318 	add.w	r3, r7, #24
 8012532:	4618      	mov	r0, r3
 8012534:	f7fb f8c2 	bl	800d6bc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8012538:	69fb      	ldr	r3, [r7, #28]
 801253a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801253c:	e01f      	b.n	801257e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801253e:	4b69      	ldr	r3, [pc, #420]	; (80126e4 <UART_SetConfig+0xc2c>)
 8012540:	681b      	ldr	r3, [r3, #0]
 8012542:	f003 0320 	and.w	r3, r3, #32
 8012546:	2b00      	cmp	r3, #0
 8012548:	d009      	beq.n	801255e <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801254a:	4b66      	ldr	r3, [pc, #408]	; (80126e4 <UART_SetConfig+0xc2c>)
 801254c:	681b      	ldr	r3, [r3, #0]
 801254e:	08db      	lsrs	r3, r3, #3
 8012550:	f003 0303 	and.w	r3, r3, #3
 8012554:	4a64      	ldr	r2, [pc, #400]	; (80126e8 <UART_SetConfig+0xc30>)
 8012556:	fa22 f303 	lsr.w	r3, r2, r3
 801255a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 801255c:	e00f      	b.n	801257e <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 801255e:	4b62      	ldr	r3, [pc, #392]	; (80126e8 <UART_SetConfig+0xc30>)
 8012560:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012562:	e00c      	b.n	801257e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8012564:	4b61      	ldr	r3, [pc, #388]	; (80126ec <UART_SetConfig+0xc34>)
 8012566:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012568:	e009      	b.n	801257e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801256a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801256e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012570:	e005      	b.n	801257e <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8012572:	2300      	movs	r3, #0
 8012574:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8012576:	2301      	movs	r3, #1
 8012578:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 801257c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801257e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012580:	2b00      	cmp	r3, #0
 8012582:	f000 80ea 	beq.w	801275a <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8012586:	697b      	ldr	r3, [r7, #20]
 8012588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801258a:	4a55      	ldr	r2, [pc, #340]	; (80126e0 <UART_SetConfig+0xc28>)
 801258c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012590:	461a      	mov	r2, r3
 8012592:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012594:	fbb3 f3f2 	udiv	r3, r3, r2
 8012598:	005a      	lsls	r2, r3, #1
 801259a:	697b      	ldr	r3, [r7, #20]
 801259c:	685b      	ldr	r3, [r3, #4]
 801259e:	085b      	lsrs	r3, r3, #1
 80125a0:	441a      	add	r2, r3
 80125a2:	697b      	ldr	r3, [r7, #20]
 80125a4:	685b      	ldr	r3, [r3, #4]
 80125a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80125aa:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80125ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80125ae:	2b0f      	cmp	r3, #15
 80125b0:	d916      	bls.n	80125e0 <UART_SetConfig+0xb28>
 80125b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80125b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80125b8:	d212      	bcs.n	80125e0 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80125ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80125bc:	b29b      	uxth	r3, r3
 80125be:	f023 030f 	bic.w	r3, r3, #15
 80125c2:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80125c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80125c6:	085b      	lsrs	r3, r3, #1
 80125c8:	b29b      	uxth	r3, r3
 80125ca:	f003 0307 	and.w	r3, r3, #7
 80125ce:	b29a      	uxth	r2, r3
 80125d0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80125d2:	4313      	orrs	r3, r2
 80125d4:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 80125d6:	697b      	ldr	r3, [r7, #20]
 80125d8:	681b      	ldr	r3, [r3, #0]
 80125da:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80125dc:	60da      	str	r2, [r3, #12]
 80125de:	e0bc      	b.n	801275a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80125e0:	2301      	movs	r3, #1
 80125e2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80125e6:	e0b8      	b.n	801275a <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80125e8:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80125ec:	2b20      	cmp	r3, #32
 80125ee:	dc4b      	bgt.n	8012688 <UART_SetConfig+0xbd0>
 80125f0:	2b00      	cmp	r3, #0
 80125f2:	f2c0 8087 	blt.w	8012704 <UART_SetConfig+0xc4c>
 80125f6:	2b20      	cmp	r3, #32
 80125f8:	f200 8084 	bhi.w	8012704 <UART_SetConfig+0xc4c>
 80125fc:	a201      	add	r2, pc, #4	; (adr r2, 8012604 <UART_SetConfig+0xb4c>)
 80125fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012602:	bf00      	nop
 8012604:	0801268f 	.word	0x0801268f
 8012608:	08012697 	.word	0x08012697
 801260c:	08012705 	.word	0x08012705
 8012610:	08012705 	.word	0x08012705
 8012614:	0801269f 	.word	0x0801269f
 8012618:	08012705 	.word	0x08012705
 801261c:	08012705 	.word	0x08012705
 8012620:	08012705 	.word	0x08012705
 8012624:	080126af 	.word	0x080126af
 8012628:	08012705 	.word	0x08012705
 801262c:	08012705 	.word	0x08012705
 8012630:	08012705 	.word	0x08012705
 8012634:	08012705 	.word	0x08012705
 8012638:	08012705 	.word	0x08012705
 801263c:	08012705 	.word	0x08012705
 8012640:	08012705 	.word	0x08012705
 8012644:	080126bf 	.word	0x080126bf
 8012648:	08012705 	.word	0x08012705
 801264c:	08012705 	.word	0x08012705
 8012650:	08012705 	.word	0x08012705
 8012654:	08012705 	.word	0x08012705
 8012658:	08012705 	.word	0x08012705
 801265c:	08012705 	.word	0x08012705
 8012660:	08012705 	.word	0x08012705
 8012664:	08012705 	.word	0x08012705
 8012668:	08012705 	.word	0x08012705
 801266c:	08012705 	.word	0x08012705
 8012670:	08012705 	.word	0x08012705
 8012674:	08012705 	.word	0x08012705
 8012678:	08012705 	.word	0x08012705
 801267c:	08012705 	.word	0x08012705
 8012680:	08012705 	.word	0x08012705
 8012684:	080126f7 	.word	0x080126f7
 8012688:	2b40      	cmp	r3, #64	; 0x40
 801268a:	d037      	beq.n	80126fc <UART_SetConfig+0xc44>
 801268c:	e03a      	b.n	8012704 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801268e:	f7f9 f80d 	bl	800b6ac <HAL_RCC_GetPCLK1Freq>
 8012692:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8012694:	e03c      	b.n	8012710 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8012696:	f7f9 f81f 	bl	800b6d8 <HAL_RCC_GetPCLK2Freq>
 801269a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 801269c:	e038      	b.n	8012710 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801269e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80126a2:	4618      	mov	r0, r3
 80126a4:	f7fa feb6 	bl	800d414 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80126a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80126aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80126ac:	e030      	b.n	8012710 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80126ae:	f107 0318 	add.w	r3, r7, #24
 80126b2:	4618      	mov	r0, r3
 80126b4:	f7fb f802 	bl	800d6bc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80126b8:	69fb      	ldr	r3, [r7, #28]
 80126ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80126bc:	e028      	b.n	8012710 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80126be:	4b09      	ldr	r3, [pc, #36]	; (80126e4 <UART_SetConfig+0xc2c>)
 80126c0:	681b      	ldr	r3, [r3, #0]
 80126c2:	f003 0320 	and.w	r3, r3, #32
 80126c6:	2b00      	cmp	r3, #0
 80126c8:	d012      	beq.n	80126f0 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80126ca:	4b06      	ldr	r3, [pc, #24]	; (80126e4 <UART_SetConfig+0xc2c>)
 80126cc:	681b      	ldr	r3, [r3, #0]
 80126ce:	08db      	lsrs	r3, r3, #3
 80126d0:	f003 0303 	and.w	r3, r3, #3
 80126d4:	4a04      	ldr	r2, [pc, #16]	; (80126e8 <UART_SetConfig+0xc30>)
 80126d6:	fa22 f303 	lsr.w	r3, r2, r3
 80126da:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80126dc:	e018      	b.n	8012710 <UART_SetConfig+0xc58>
 80126de:	bf00      	nop
 80126e0:	0801fefc 	.word	0x0801fefc
 80126e4:	58024400 	.word	0x58024400
 80126e8:	03d09000 	.word	0x03d09000
 80126ec:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 80126f0:	4b24      	ldr	r3, [pc, #144]	; (8012784 <UART_SetConfig+0xccc>)
 80126f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80126f4:	e00c      	b.n	8012710 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80126f6:	4b24      	ldr	r3, [pc, #144]	; (8012788 <UART_SetConfig+0xcd0>)
 80126f8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80126fa:	e009      	b.n	8012710 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80126fc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8012700:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8012702:	e005      	b.n	8012710 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8012704:	2300      	movs	r3, #0
 8012706:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8012708:	2301      	movs	r3, #1
 801270a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 801270e:	bf00      	nop
    }

    if (pclk != 0U)
 8012710:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012712:	2b00      	cmp	r3, #0
 8012714:	d021      	beq.n	801275a <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8012716:	697b      	ldr	r3, [r7, #20]
 8012718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801271a:	4a1c      	ldr	r2, [pc, #112]	; (801278c <UART_SetConfig+0xcd4>)
 801271c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012720:	461a      	mov	r2, r3
 8012722:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012724:	fbb3 f2f2 	udiv	r2, r3, r2
 8012728:	697b      	ldr	r3, [r7, #20]
 801272a:	685b      	ldr	r3, [r3, #4]
 801272c:	085b      	lsrs	r3, r3, #1
 801272e:	441a      	add	r2, r3
 8012730:	697b      	ldr	r3, [r7, #20]
 8012732:	685b      	ldr	r3, [r3, #4]
 8012734:	fbb2 f3f3 	udiv	r3, r2, r3
 8012738:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801273a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801273c:	2b0f      	cmp	r3, #15
 801273e:	d909      	bls.n	8012754 <UART_SetConfig+0xc9c>
 8012740:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012742:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012746:	d205      	bcs.n	8012754 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8012748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801274a:	b29a      	uxth	r2, r3
 801274c:	697b      	ldr	r3, [r7, #20]
 801274e:	681b      	ldr	r3, [r3, #0]
 8012750:	60da      	str	r2, [r3, #12]
 8012752:	e002      	b.n	801275a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8012754:	2301      	movs	r3, #1
 8012756:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 801275a:	697b      	ldr	r3, [r7, #20]
 801275c:	2201      	movs	r2, #1
 801275e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8012762:	697b      	ldr	r3, [r7, #20]
 8012764:	2201      	movs	r2, #1
 8012766:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801276a:	697b      	ldr	r3, [r7, #20]
 801276c:	2200      	movs	r2, #0
 801276e:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8012770:	697b      	ldr	r3, [r7, #20]
 8012772:	2200      	movs	r2, #0
 8012774:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8012776:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 801277a:	4618      	mov	r0, r3
 801277c:	3748      	adds	r7, #72	; 0x48
 801277e:	46bd      	mov	sp, r7
 8012780:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8012784:	03d09000 	.word	0x03d09000
 8012788:	003d0900 	.word	0x003d0900
 801278c:	0801fefc 	.word	0x0801fefc

08012790 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8012790:	b480      	push	{r7}
 8012792:	b083      	sub	sp, #12
 8012794:	af00      	add	r7, sp, #0
 8012796:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8012798:	687b      	ldr	r3, [r7, #4]
 801279a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801279c:	f003 0301 	and.w	r3, r3, #1
 80127a0:	2b00      	cmp	r3, #0
 80127a2:	d00a      	beq.n	80127ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	681b      	ldr	r3, [r3, #0]
 80127a8:	685b      	ldr	r3, [r3, #4]
 80127aa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80127ae:	687b      	ldr	r3, [r7, #4]
 80127b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80127b2:	687b      	ldr	r3, [r7, #4]
 80127b4:	681b      	ldr	r3, [r3, #0]
 80127b6:	430a      	orrs	r2, r1
 80127b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80127ba:	687b      	ldr	r3, [r7, #4]
 80127bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80127be:	f003 0302 	and.w	r3, r3, #2
 80127c2:	2b00      	cmp	r3, #0
 80127c4:	d00a      	beq.n	80127dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80127c6:	687b      	ldr	r3, [r7, #4]
 80127c8:	681b      	ldr	r3, [r3, #0]
 80127ca:	685b      	ldr	r3, [r3, #4]
 80127cc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80127d0:	687b      	ldr	r3, [r7, #4]
 80127d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80127d4:	687b      	ldr	r3, [r7, #4]
 80127d6:	681b      	ldr	r3, [r3, #0]
 80127d8:	430a      	orrs	r2, r1
 80127da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80127dc:	687b      	ldr	r3, [r7, #4]
 80127de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80127e0:	f003 0304 	and.w	r3, r3, #4
 80127e4:	2b00      	cmp	r3, #0
 80127e6:	d00a      	beq.n	80127fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80127e8:	687b      	ldr	r3, [r7, #4]
 80127ea:	681b      	ldr	r3, [r3, #0]
 80127ec:	685b      	ldr	r3, [r3, #4]
 80127ee:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80127f2:	687b      	ldr	r3, [r7, #4]
 80127f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80127f6:	687b      	ldr	r3, [r7, #4]
 80127f8:	681b      	ldr	r3, [r3, #0]
 80127fa:	430a      	orrs	r2, r1
 80127fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012802:	f003 0308 	and.w	r3, r3, #8
 8012806:	2b00      	cmp	r3, #0
 8012808:	d00a      	beq.n	8012820 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801280a:	687b      	ldr	r3, [r7, #4]
 801280c:	681b      	ldr	r3, [r3, #0]
 801280e:	685b      	ldr	r3, [r3, #4]
 8012810:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8012818:	687b      	ldr	r3, [r7, #4]
 801281a:	681b      	ldr	r3, [r3, #0]
 801281c:	430a      	orrs	r2, r1
 801281e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8012820:	687b      	ldr	r3, [r7, #4]
 8012822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012824:	f003 0310 	and.w	r3, r3, #16
 8012828:	2b00      	cmp	r3, #0
 801282a:	d00a      	beq.n	8012842 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 801282c:	687b      	ldr	r3, [r7, #4]
 801282e:	681b      	ldr	r3, [r3, #0]
 8012830:	689b      	ldr	r3, [r3, #8]
 8012832:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8012836:	687b      	ldr	r3, [r7, #4]
 8012838:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	681b      	ldr	r3, [r3, #0]
 801283e:	430a      	orrs	r2, r1
 8012840:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8012842:	687b      	ldr	r3, [r7, #4]
 8012844:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012846:	f003 0320 	and.w	r3, r3, #32
 801284a:	2b00      	cmp	r3, #0
 801284c:	d00a      	beq.n	8012864 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801284e:	687b      	ldr	r3, [r7, #4]
 8012850:	681b      	ldr	r3, [r3, #0]
 8012852:	689b      	ldr	r3, [r3, #8]
 8012854:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8012858:	687b      	ldr	r3, [r7, #4]
 801285a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	681b      	ldr	r3, [r3, #0]
 8012860:	430a      	orrs	r2, r1
 8012862:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8012864:	687b      	ldr	r3, [r7, #4]
 8012866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012868:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801286c:	2b00      	cmp	r3, #0
 801286e:	d01a      	beq.n	80128a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8012870:	687b      	ldr	r3, [r7, #4]
 8012872:	681b      	ldr	r3, [r3, #0]
 8012874:	685b      	ldr	r3, [r3, #4]
 8012876:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 801287a:	687b      	ldr	r3, [r7, #4]
 801287c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801287e:	687b      	ldr	r3, [r7, #4]
 8012880:	681b      	ldr	r3, [r3, #0]
 8012882:	430a      	orrs	r2, r1
 8012884:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8012886:	687b      	ldr	r3, [r7, #4]
 8012888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801288a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801288e:	d10a      	bne.n	80128a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	681b      	ldr	r3, [r3, #0]
 8012894:	685b      	ldr	r3, [r3, #4]
 8012896:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 801289a:	687b      	ldr	r3, [r7, #4]
 801289c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 801289e:	687b      	ldr	r3, [r7, #4]
 80128a0:	681b      	ldr	r3, [r3, #0]
 80128a2:	430a      	orrs	r2, r1
 80128a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80128aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80128ae:	2b00      	cmp	r3, #0
 80128b0:	d00a      	beq.n	80128c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80128b2:	687b      	ldr	r3, [r7, #4]
 80128b4:	681b      	ldr	r3, [r3, #0]
 80128b6:	685b      	ldr	r3, [r3, #4]
 80128b8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80128bc:	687b      	ldr	r3, [r7, #4]
 80128be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	681b      	ldr	r3, [r3, #0]
 80128c4:	430a      	orrs	r2, r1
 80128c6:	605a      	str	r2, [r3, #4]
  }
}
 80128c8:	bf00      	nop
 80128ca:	370c      	adds	r7, #12
 80128cc:	46bd      	mov	sp, r7
 80128ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128d2:	4770      	bx	lr

080128d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80128d4:	b580      	push	{r7, lr}
 80128d6:	b098      	sub	sp, #96	; 0x60
 80128d8:	af02      	add	r7, sp, #8
 80128da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80128dc:	687b      	ldr	r3, [r7, #4]
 80128de:	2200      	movs	r2, #0
 80128e0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80128e4:	f7f1 fbd6 	bl	8004094 <HAL_GetTick>
 80128e8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80128ea:	687b      	ldr	r3, [r7, #4]
 80128ec:	681b      	ldr	r3, [r3, #0]
 80128ee:	681b      	ldr	r3, [r3, #0]
 80128f0:	f003 0308 	and.w	r3, r3, #8
 80128f4:	2b08      	cmp	r3, #8
 80128f6:	d12f      	bne.n	8012958 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80128f8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80128fc:	9300      	str	r3, [sp, #0]
 80128fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8012900:	2200      	movs	r2, #0
 8012902:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8012906:	6878      	ldr	r0, [r7, #4]
 8012908:	f000 f88e 	bl	8012a28 <UART_WaitOnFlagUntilTimeout>
 801290c:	4603      	mov	r3, r0
 801290e:	2b00      	cmp	r3, #0
 8012910:	d022      	beq.n	8012958 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8012912:	687b      	ldr	r3, [r7, #4]
 8012914:	681b      	ldr	r3, [r3, #0]
 8012916:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012918:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801291a:	e853 3f00 	ldrex	r3, [r3]
 801291e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8012920:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012922:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8012926:	653b      	str	r3, [r7, #80]	; 0x50
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	681b      	ldr	r3, [r3, #0]
 801292c:	461a      	mov	r2, r3
 801292e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012930:	647b      	str	r3, [r7, #68]	; 0x44
 8012932:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012934:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8012936:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8012938:	e841 2300 	strex	r3, r2, [r1]
 801293c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 801293e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012940:	2b00      	cmp	r3, #0
 8012942:	d1e6      	bne.n	8012912 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8012944:	687b      	ldr	r3, [r7, #4]
 8012946:	2220      	movs	r2, #32
 8012948:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 801294c:	687b      	ldr	r3, [r7, #4]
 801294e:	2200      	movs	r2, #0
 8012950:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8012954:	2303      	movs	r3, #3
 8012956:	e063      	b.n	8012a20 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8012958:	687b      	ldr	r3, [r7, #4]
 801295a:	681b      	ldr	r3, [r3, #0]
 801295c:	681b      	ldr	r3, [r3, #0]
 801295e:	f003 0304 	and.w	r3, r3, #4
 8012962:	2b04      	cmp	r3, #4
 8012964:	d149      	bne.n	80129fa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8012966:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 801296a:	9300      	str	r3, [sp, #0]
 801296c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801296e:	2200      	movs	r2, #0
 8012970:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8012974:	6878      	ldr	r0, [r7, #4]
 8012976:	f000 f857 	bl	8012a28 <UART_WaitOnFlagUntilTimeout>
 801297a:	4603      	mov	r3, r0
 801297c:	2b00      	cmp	r3, #0
 801297e:	d03c      	beq.n	80129fa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012980:	687b      	ldr	r3, [r7, #4]
 8012982:	681b      	ldr	r3, [r3, #0]
 8012984:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012988:	e853 3f00 	ldrex	r3, [r3]
 801298c:	623b      	str	r3, [r7, #32]
   return(result);
 801298e:	6a3b      	ldr	r3, [r7, #32]
 8012990:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8012994:	64fb      	str	r3, [r7, #76]	; 0x4c
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	681b      	ldr	r3, [r3, #0]
 801299a:	461a      	mov	r2, r3
 801299c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801299e:	633b      	str	r3, [r7, #48]	; 0x30
 80129a0:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80129a2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80129a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80129a6:	e841 2300 	strex	r3, r2, [r1]
 80129aa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80129ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80129ae:	2b00      	cmp	r3, #0
 80129b0:	d1e6      	bne.n	8012980 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	681b      	ldr	r3, [r3, #0]
 80129b6:	3308      	adds	r3, #8
 80129b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80129ba:	693b      	ldr	r3, [r7, #16]
 80129bc:	e853 3f00 	ldrex	r3, [r3]
 80129c0:	60fb      	str	r3, [r7, #12]
   return(result);
 80129c2:	68fb      	ldr	r3, [r7, #12]
 80129c4:	f023 0301 	bic.w	r3, r3, #1
 80129c8:	64bb      	str	r3, [r7, #72]	; 0x48
 80129ca:	687b      	ldr	r3, [r7, #4]
 80129cc:	681b      	ldr	r3, [r3, #0]
 80129ce:	3308      	adds	r3, #8
 80129d0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80129d2:	61fa      	str	r2, [r7, #28]
 80129d4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80129d6:	69b9      	ldr	r1, [r7, #24]
 80129d8:	69fa      	ldr	r2, [r7, #28]
 80129da:	e841 2300 	strex	r3, r2, [r1]
 80129de:	617b      	str	r3, [r7, #20]
   return(result);
 80129e0:	697b      	ldr	r3, [r7, #20]
 80129e2:	2b00      	cmp	r3, #0
 80129e4:	d1e5      	bne.n	80129b2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80129e6:	687b      	ldr	r3, [r7, #4]
 80129e8:	2220      	movs	r2, #32
 80129ea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 80129ee:	687b      	ldr	r3, [r7, #4]
 80129f0:	2200      	movs	r2, #0
 80129f2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80129f6:	2303      	movs	r3, #3
 80129f8:	e012      	b.n	8012a20 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	2220      	movs	r2, #32
 80129fe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8012a02:	687b      	ldr	r3, [r7, #4]
 8012a04:	2220      	movs	r2, #32
 8012a06:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012a0a:	687b      	ldr	r3, [r7, #4]
 8012a0c:	2200      	movs	r2, #0
 8012a0e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012a10:	687b      	ldr	r3, [r7, #4]
 8012a12:	2200      	movs	r2, #0
 8012a14:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8012a16:	687b      	ldr	r3, [r7, #4]
 8012a18:	2200      	movs	r2, #0
 8012a1a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8012a1e:	2300      	movs	r3, #0
}
 8012a20:	4618      	mov	r0, r3
 8012a22:	3758      	adds	r7, #88	; 0x58
 8012a24:	46bd      	mov	sp, r7
 8012a26:	bd80      	pop	{r7, pc}

08012a28 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8012a28:	b580      	push	{r7, lr}
 8012a2a:	b084      	sub	sp, #16
 8012a2c:	af00      	add	r7, sp, #0
 8012a2e:	60f8      	str	r0, [r7, #12]
 8012a30:	60b9      	str	r1, [r7, #8]
 8012a32:	603b      	str	r3, [r7, #0]
 8012a34:	4613      	mov	r3, r2
 8012a36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012a38:	e049      	b.n	8012ace <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8012a3a:	69bb      	ldr	r3, [r7, #24]
 8012a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012a40:	d045      	beq.n	8012ace <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012a42:	f7f1 fb27 	bl	8004094 <HAL_GetTick>
 8012a46:	4602      	mov	r2, r0
 8012a48:	683b      	ldr	r3, [r7, #0]
 8012a4a:	1ad3      	subs	r3, r2, r3
 8012a4c:	69ba      	ldr	r2, [r7, #24]
 8012a4e:	429a      	cmp	r2, r3
 8012a50:	d302      	bcc.n	8012a58 <UART_WaitOnFlagUntilTimeout+0x30>
 8012a52:	69bb      	ldr	r3, [r7, #24]
 8012a54:	2b00      	cmp	r3, #0
 8012a56:	d101      	bne.n	8012a5c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8012a58:	2303      	movs	r3, #3
 8012a5a:	e048      	b.n	8012aee <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8012a5c:	68fb      	ldr	r3, [r7, #12]
 8012a5e:	681b      	ldr	r3, [r3, #0]
 8012a60:	681b      	ldr	r3, [r3, #0]
 8012a62:	f003 0304 	and.w	r3, r3, #4
 8012a66:	2b00      	cmp	r3, #0
 8012a68:	d031      	beq.n	8012ace <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8012a6a:	68fb      	ldr	r3, [r7, #12]
 8012a6c:	681b      	ldr	r3, [r3, #0]
 8012a6e:	69db      	ldr	r3, [r3, #28]
 8012a70:	f003 0308 	and.w	r3, r3, #8
 8012a74:	2b08      	cmp	r3, #8
 8012a76:	d110      	bne.n	8012a9a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8012a78:	68fb      	ldr	r3, [r7, #12]
 8012a7a:	681b      	ldr	r3, [r3, #0]
 8012a7c:	2208      	movs	r2, #8
 8012a7e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8012a80:	68f8      	ldr	r0, [r7, #12]
 8012a82:	f000 f839 	bl	8012af8 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8012a86:	68fb      	ldr	r3, [r7, #12]
 8012a88:	2208      	movs	r2, #8
 8012a8a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8012a8e:	68fb      	ldr	r3, [r7, #12]
 8012a90:	2200      	movs	r2, #0
 8012a92:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 8012a96:	2301      	movs	r3, #1
 8012a98:	e029      	b.n	8012aee <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8012a9a:	68fb      	ldr	r3, [r7, #12]
 8012a9c:	681b      	ldr	r3, [r3, #0]
 8012a9e:	69db      	ldr	r3, [r3, #28]
 8012aa0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8012aa4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8012aa8:	d111      	bne.n	8012ace <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8012aaa:	68fb      	ldr	r3, [r7, #12]
 8012aac:	681b      	ldr	r3, [r3, #0]
 8012aae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8012ab2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8012ab4:	68f8      	ldr	r0, [r7, #12]
 8012ab6:	f000 f81f 	bl	8012af8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8012aba:	68fb      	ldr	r3, [r7, #12]
 8012abc:	2220      	movs	r2, #32
 8012abe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8012ac2:	68fb      	ldr	r3, [r7, #12]
 8012ac4:	2200      	movs	r2, #0
 8012ac6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8012aca:	2303      	movs	r3, #3
 8012acc:	e00f      	b.n	8012aee <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012ace:	68fb      	ldr	r3, [r7, #12]
 8012ad0:	681b      	ldr	r3, [r3, #0]
 8012ad2:	69da      	ldr	r2, [r3, #28]
 8012ad4:	68bb      	ldr	r3, [r7, #8]
 8012ad6:	4013      	ands	r3, r2
 8012ad8:	68ba      	ldr	r2, [r7, #8]
 8012ada:	429a      	cmp	r2, r3
 8012adc:	bf0c      	ite	eq
 8012ade:	2301      	moveq	r3, #1
 8012ae0:	2300      	movne	r3, #0
 8012ae2:	b2db      	uxtb	r3, r3
 8012ae4:	461a      	mov	r2, r3
 8012ae6:	79fb      	ldrb	r3, [r7, #7]
 8012ae8:	429a      	cmp	r2, r3
 8012aea:	d0a6      	beq.n	8012a3a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8012aec:	2300      	movs	r3, #0
}
 8012aee:	4618      	mov	r0, r3
 8012af0:	3710      	adds	r7, #16
 8012af2:	46bd      	mov	sp, r7
 8012af4:	bd80      	pop	{r7, pc}
	...

08012af8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8012af8:	b480      	push	{r7}
 8012afa:	b095      	sub	sp, #84	; 0x54
 8012afc:	af00      	add	r7, sp, #0
 8012afe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	681b      	ldr	r3, [r3, #0]
 8012b04:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012b06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012b08:	e853 3f00 	ldrex	r3, [r3]
 8012b0c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8012b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b10:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8012b14:	64fb      	str	r3, [r7, #76]	; 0x4c
 8012b16:	687b      	ldr	r3, [r7, #4]
 8012b18:	681b      	ldr	r3, [r3, #0]
 8012b1a:	461a      	mov	r2, r3
 8012b1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012b1e:	643b      	str	r3, [r7, #64]	; 0x40
 8012b20:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012b22:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8012b24:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8012b26:	e841 2300 	strex	r3, r2, [r1]
 8012b2a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8012b2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b2e:	2b00      	cmp	r3, #0
 8012b30:	d1e6      	bne.n	8012b00 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8012b32:	687b      	ldr	r3, [r7, #4]
 8012b34:	681b      	ldr	r3, [r3, #0]
 8012b36:	3308      	adds	r3, #8
 8012b38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012b3a:	6a3b      	ldr	r3, [r7, #32]
 8012b3c:	e853 3f00 	ldrex	r3, [r3]
 8012b40:	61fb      	str	r3, [r7, #28]
   return(result);
 8012b42:	69fa      	ldr	r2, [r7, #28]
 8012b44:	4b1e      	ldr	r3, [pc, #120]	; (8012bc0 <UART_EndRxTransfer+0xc8>)
 8012b46:	4013      	ands	r3, r2
 8012b48:	64bb      	str	r3, [r7, #72]	; 0x48
 8012b4a:	687b      	ldr	r3, [r7, #4]
 8012b4c:	681b      	ldr	r3, [r3, #0]
 8012b4e:	3308      	adds	r3, #8
 8012b50:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012b52:	62fa      	str	r2, [r7, #44]	; 0x2c
 8012b54:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012b56:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8012b58:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012b5a:	e841 2300 	strex	r3, r2, [r1]
 8012b5e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8012b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b62:	2b00      	cmp	r3, #0
 8012b64:	d1e5      	bne.n	8012b32 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012b66:	687b      	ldr	r3, [r7, #4]
 8012b68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012b6a:	2b01      	cmp	r3, #1
 8012b6c:	d118      	bne.n	8012ba0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012b6e:	687b      	ldr	r3, [r7, #4]
 8012b70:	681b      	ldr	r3, [r3, #0]
 8012b72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012b74:	68fb      	ldr	r3, [r7, #12]
 8012b76:	e853 3f00 	ldrex	r3, [r3]
 8012b7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8012b7c:	68bb      	ldr	r3, [r7, #8]
 8012b7e:	f023 0310 	bic.w	r3, r3, #16
 8012b82:	647b      	str	r3, [r7, #68]	; 0x44
 8012b84:	687b      	ldr	r3, [r7, #4]
 8012b86:	681b      	ldr	r3, [r3, #0]
 8012b88:	461a      	mov	r2, r3
 8012b8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012b8c:	61bb      	str	r3, [r7, #24]
 8012b8e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012b90:	6979      	ldr	r1, [r7, #20]
 8012b92:	69ba      	ldr	r2, [r7, #24]
 8012b94:	e841 2300 	strex	r3, r2, [r1]
 8012b98:	613b      	str	r3, [r7, #16]
   return(result);
 8012b9a:	693b      	ldr	r3, [r7, #16]
 8012b9c:	2b00      	cmp	r3, #0
 8012b9e:	d1e6      	bne.n	8012b6e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8012ba0:	687b      	ldr	r3, [r7, #4]
 8012ba2:	2220      	movs	r2, #32
 8012ba4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012ba8:	687b      	ldr	r3, [r7, #4]
 8012baa:	2200      	movs	r2, #0
 8012bac:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8012bae:	687b      	ldr	r3, [r7, #4]
 8012bb0:	2200      	movs	r2, #0
 8012bb2:	675a      	str	r2, [r3, #116]	; 0x74
}
 8012bb4:	bf00      	nop
 8012bb6:	3754      	adds	r7, #84	; 0x54
 8012bb8:	46bd      	mov	sp, r7
 8012bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bbe:	4770      	bx	lr
 8012bc0:	effffffe 	.word	0xeffffffe

08012bc4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8012bc4:	b480      	push	{r7}
 8012bc6:	b085      	sub	sp, #20
 8012bc8:	af00      	add	r7, sp, #0
 8012bca:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012bcc:	687b      	ldr	r3, [r7, #4]
 8012bce:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8012bd2:	2b01      	cmp	r3, #1
 8012bd4:	d101      	bne.n	8012bda <HAL_UARTEx_DisableFifoMode+0x16>
 8012bd6:	2302      	movs	r3, #2
 8012bd8:	e027      	b.n	8012c2a <HAL_UARTEx_DisableFifoMode+0x66>
 8012bda:	687b      	ldr	r3, [r7, #4]
 8012bdc:	2201      	movs	r2, #1
 8012bde:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012be2:	687b      	ldr	r3, [r7, #4]
 8012be4:	2224      	movs	r2, #36	; 0x24
 8012be6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012bea:	687b      	ldr	r3, [r7, #4]
 8012bec:	681b      	ldr	r3, [r3, #0]
 8012bee:	681b      	ldr	r3, [r3, #0]
 8012bf0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012bf2:	687b      	ldr	r3, [r7, #4]
 8012bf4:	681b      	ldr	r3, [r3, #0]
 8012bf6:	681a      	ldr	r2, [r3, #0]
 8012bf8:	687b      	ldr	r3, [r7, #4]
 8012bfa:	681b      	ldr	r3, [r3, #0]
 8012bfc:	f022 0201 	bic.w	r2, r2, #1
 8012c00:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8012c02:	68fb      	ldr	r3, [r7, #12]
 8012c04:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8012c08:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8012c0a:	687b      	ldr	r3, [r7, #4]
 8012c0c:	2200      	movs	r2, #0
 8012c0e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012c10:	687b      	ldr	r3, [r7, #4]
 8012c12:	681b      	ldr	r3, [r3, #0]
 8012c14:	68fa      	ldr	r2, [r7, #12]
 8012c16:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012c18:	687b      	ldr	r3, [r7, #4]
 8012c1a:	2220      	movs	r2, #32
 8012c1c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012c20:	687b      	ldr	r3, [r7, #4]
 8012c22:	2200      	movs	r2, #0
 8012c24:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8012c28:	2300      	movs	r3, #0
}
 8012c2a:	4618      	mov	r0, r3
 8012c2c:	3714      	adds	r7, #20
 8012c2e:	46bd      	mov	sp, r7
 8012c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c34:	4770      	bx	lr

08012c36 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012c36:	b580      	push	{r7, lr}
 8012c38:	b084      	sub	sp, #16
 8012c3a:	af00      	add	r7, sp, #0
 8012c3c:	6078      	str	r0, [r7, #4]
 8012c3e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012c40:	687b      	ldr	r3, [r7, #4]
 8012c42:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8012c46:	2b01      	cmp	r3, #1
 8012c48:	d101      	bne.n	8012c4e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8012c4a:	2302      	movs	r3, #2
 8012c4c:	e02d      	b.n	8012caa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8012c4e:	687b      	ldr	r3, [r7, #4]
 8012c50:	2201      	movs	r2, #1
 8012c52:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012c56:	687b      	ldr	r3, [r7, #4]
 8012c58:	2224      	movs	r2, #36	; 0x24
 8012c5a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012c5e:	687b      	ldr	r3, [r7, #4]
 8012c60:	681b      	ldr	r3, [r3, #0]
 8012c62:	681b      	ldr	r3, [r3, #0]
 8012c64:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012c66:	687b      	ldr	r3, [r7, #4]
 8012c68:	681b      	ldr	r3, [r3, #0]
 8012c6a:	681a      	ldr	r2, [r3, #0]
 8012c6c:	687b      	ldr	r3, [r7, #4]
 8012c6e:	681b      	ldr	r3, [r3, #0]
 8012c70:	f022 0201 	bic.w	r2, r2, #1
 8012c74:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8012c76:	687b      	ldr	r3, [r7, #4]
 8012c78:	681b      	ldr	r3, [r3, #0]
 8012c7a:	689b      	ldr	r3, [r3, #8]
 8012c7c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8012c80:	687b      	ldr	r3, [r7, #4]
 8012c82:	681b      	ldr	r3, [r3, #0]
 8012c84:	683a      	ldr	r2, [r7, #0]
 8012c86:	430a      	orrs	r2, r1
 8012c88:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012c8a:	6878      	ldr	r0, [r7, #4]
 8012c8c:	f000 f850 	bl	8012d30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012c90:	687b      	ldr	r3, [r7, #4]
 8012c92:	681b      	ldr	r3, [r3, #0]
 8012c94:	68fa      	ldr	r2, [r7, #12]
 8012c96:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	2220      	movs	r2, #32
 8012c9c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012ca0:	687b      	ldr	r3, [r7, #4]
 8012ca2:	2200      	movs	r2, #0
 8012ca4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8012ca8:	2300      	movs	r3, #0
}
 8012caa:	4618      	mov	r0, r3
 8012cac:	3710      	adds	r7, #16
 8012cae:	46bd      	mov	sp, r7
 8012cb0:	bd80      	pop	{r7, pc}

08012cb2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012cb2:	b580      	push	{r7, lr}
 8012cb4:	b084      	sub	sp, #16
 8012cb6:	af00      	add	r7, sp, #0
 8012cb8:	6078      	str	r0, [r7, #4]
 8012cba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8012cc2:	2b01      	cmp	r3, #1
 8012cc4:	d101      	bne.n	8012cca <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8012cc6:	2302      	movs	r3, #2
 8012cc8:	e02d      	b.n	8012d26 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8012cca:	687b      	ldr	r3, [r7, #4]
 8012ccc:	2201      	movs	r2, #1
 8012cce:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012cd2:	687b      	ldr	r3, [r7, #4]
 8012cd4:	2224      	movs	r2, #36	; 0x24
 8012cd6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012cda:	687b      	ldr	r3, [r7, #4]
 8012cdc:	681b      	ldr	r3, [r3, #0]
 8012cde:	681b      	ldr	r3, [r3, #0]
 8012ce0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012ce2:	687b      	ldr	r3, [r7, #4]
 8012ce4:	681b      	ldr	r3, [r3, #0]
 8012ce6:	681a      	ldr	r2, [r3, #0]
 8012ce8:	687b      	ldr	r3, [r7, #4]
 8012cea:	681b      	ldr	r3, [r3, #0]
 8012cec:	f022 0201 	bic.w	r2, r2, #1
 8012cf0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	681b      	ldr	r3, [r3, #0]
 8012cf6:	689b      	ldr	r3, [r3, #8]
 8012cf8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8012cfc:	687b      	ldr	r3, [r7, #4]
 8012cfe:	681b      	ldr	r3, [r3, #0]
 8012d00:	683a      	ldr	r2, [r7, #0]
 8012d02:	430a      	orrs	r2, r1
 8012d04:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012d06:	6878      	ldr	r0, [r7, #4]
 8012d08:	f000 f812 	bl	8012d30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012d0c:	687b      	ldr	r3, [r7, #4]
 8012d0e:	681b      	ldr	r3, [r3, #0]
 8012d10:	68fa      	ldr	r2, [r7, #12]
 8012d12:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012d14:	687b      	ldr	r3, [r7, #4]
 8012d16:	2220      	movs	r2, #32
 8012d18:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012d1c:	687b      	ldr	r3, [r7, #4]
 8012d1e:	2200      	movs	r2, #0
 8012d20:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8012d24:	2300      	movs	r3, #0
}
 8012d26:	4618      	mov	r0, r3
 8012d28:	3710      	adds	r7, #16
 8012d2a:	46bd      	mov	sp, r7
 8012d2c:	bd80      	pop	{r7, pc}
	...

08012d30 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8012d30:	b480      	push	{r7}
 8012d32:	b085      	sub	sp, #20
 8012d34:	af00      	add	r7, sp, #0
 8012d36:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8012d38:	687b      	ldr	r3, [r7, #4]
 8012d3a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012d3c:	2b00      	cmp	r3, #0
 8012d3e:	d108      	bne.n	8012d52 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8012d40:	687b      	ldr	r3, [r7, #4]
 8012d42:	2201      	movs	r2, #1
 8012d44:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8012d48:	687b      	ldr	r3, [r7, #4]
 8012d4a:	2201      	movs	r2, #1
 8012d4c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8012d50:	e031      	b.n	8012db6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8012d52:	2310      	movs	r3, #16
 8012d54:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8012d56:	2310      	movs	r3, #16
 8012d58:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8012d5a:	687b      	ldr	r3, [r7, #4]
 8012d5c:	681b      	ldr	r3, [r3, #0]
 8012d5e:	689b      	ldr	r3, [r3, #8]
 8012d60:	0e5b      	lsrs	r3, r3, #25
 8012d62:	b2db      	uxtb	r3, r3
 8012d64:	f003 0307 	and.w	r3, r3, #7
 8012d68:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8012d6a:	687b      	ldr	r3, [r7, #4]
 8012d6c:	681b      	ldr	r3, [r3, #0]
 8012d6e:	689b      	ldr	r3, [r3, #8]
 8012d70:	0f5b      	lsrs	r3, r3, #29
 8012d72:	b2db      	uxtb	r3, r3
 8012d74:	f003 0307 	and.w	r3, r3, #7
 8012d78:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012d7a:	7bbb      	ldrb	r3, [r7, #14]
 8012d7c:	7b3a      	ldrb	r2, [r7, #12]
 8012d7e:	4911      	ldr	r1, [pc, #68]	; (8012dc4 <UARTEx_SetNbDataToProcess+0x94>)
 8012d80:	5c8a      	ldrb	r2, [r1, r2]
 8012d82:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8012d86:	7b3a      	ldrb	r2, [r7, #12]
 8012d88:	490f      	ldr	r1, [pc, #60]	; (8012dc8 <UARTEx_SetNbDataToProcess+0x98>)
 8012d8a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012d8c:	fb93 f3f2 	sdiv	r3, r3, r2
 8012d90:	b29a      	uxth	r2, r3
 8012d92:	687b      	ldr	r3, [r7, #4]
 8012d94:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012d98:	7bfb      	ldrb	r3, [r7, #15]
 8012d9a:	7b7a      	ldrb	r2, [r7, #13]
 8012d9c:	4909      	ldr	r1, [pc, #36]	; (8012dc4 <UARTEx_SetNbDataToProcess+0x94>)
 8012d9e:	5c8a      	ldrb	r2, [r1, r2]
 8012da0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8012da4:	7b7a      	ldrb	r2, [r7, #13]
 8012da6:	4908      	ldr	r1, [pc, #32]	; (8012dc8 <UARTEx_SetNbDataToProcess+0x98>)
 8012da8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012daa:	fb93 f3f2 	sdiv	r3, r3, r2
 8012dae:	b29a      	uxth	r2, r3
 8012db0:	687b      	ldr	r3, [r7, #4]
 8012db2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8012db6:	bf00      	nop
 8012db8:	3714      	adds	r7, #20
 8012dba:	46bd      	mov	sp, r7
 8012dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dc0:	4770      	bx	lr
 8012dc2:	bf00      	nop
 8012dc4:	0801ff14 	.word	0x0801ff14
 8012dc8:	0801ff1c 	.word	0x0801ff1c

08012dcc <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8012dcc:	b084      	sub	sp, #16
 8012dce:	b480      	push	{r7}
 8012dd0:	b085      	sub	sp, #20
 8012dd2:	af00      	add	r7, sp, #0
 8012dd4:	6078      	str	r0, [r7, #4]
 8012dd6:	f107 001c 	add.w	r0, r7, #28
 8012dda:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8012dde:	2300      	movs	r3, #0
 8012de0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 8012de2:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 8012de4:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 8012de6:	431a      	orrs	r2, r3
             Init.BusWide             | \
 8012de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      | \
 8012dea:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 8012dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             | \
 8012dee:	431a      	orrs	r2, r3
             Init.ClockDiv
 8012df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl | \
 8012df2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 8012df4:	68fa      	ldr	r2, [r7, #12]
 8012df6:	4313      	orrs	r3, r2
 8012df8:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8012dfa:	687b      	ldr	r3, [r7, #4]
 8012dfc:	685a      	ldr	r2, [r3, #4]
 8012dfe:	4b07      	ldr	r3, [pc, #28]	; (8012e1c <SDMMC_Init+0x50>)
 8012e00:	4013      	ands	r3, r2
 8012e02:	68fa      	ldr	r2, [r7, #12]
 8012e04:	431a      	orrs	r2, r3
 8012e06:	687b      	ldr	r3, [r7, #4]
 8012e08:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8012e0a:	2300      	movs	r3, #0
}
 8012e0c:	4618      	mov	r0, r3
 8012e0e:	3714      	adds	r7, #20
 8012e10:	46bd      	mov	sp, r7
 8012e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e16:	b004      	add	sp, #16
 8012e18:	4770      	bx	lr
 8012e1a:	bf00      	nop
 8012e1c:	ffc02c00 	.word	0xffc02c00

08012e20 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8012e20:	b480      	push	{r7}
 8012e22:	b083      	sub	sp, #12
 8012e24:	af00      	add	r7, sp, #0
 8012e26:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8012e2e:	4618      	mov	r0, r3
 8012e30:	370c      	adds	r7, #12
 8012e32:	46bd      	mov	sp, r7
 8012e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e38:	4770      	bx	lr

08012e3a <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 8012e3a:	b480      	push	{r7}
 8012e3c:	b083      	sub	sp, #12
 8012e3e:	af00      	add	r7, sp, #0
 8012e40:	6078      	str	r0, [r7, #4]
 8012e42:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8012e44:	683b      	ldr	r3, [r7, #0]
 8012e46:	681a      	ldr	r2, [r3, #0]
 8012e48:	687b      	ldr	r3, [r7, #4]
 8012e4a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8012e4e:	2300      	movs	r3, #0
}
 8012e50:	4618      	mov	r0, r3
 8012e52:	370c      	adds	r7, #12
 8012e54:	46bd      	mov	sp, r7
 8012e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e5a:	4770      	bx	lr

08012e5c <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8012e5c:	b480      	push	{r7}
 8012e5e:	b083      	sub	sp, #12
 8012e60:	af00      	add	r7, sp, #0
 8012e62:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8012e64:	687b      	ldr	r3, [r7, #4]
 8012e66:	681b      	ldr	r3, [r3, #0]
 8012e68:	f043 0203 	orr.w	r2, r3, #3
 8012e6c:	687b      	ldr	r3, [r7, #4]
 8012e6e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8012e70:	2300      	movs	r3, #0
}
 8012e72:	4618      	mov	r0, r3
 8012e74:	370c      	adds	r7, #12
 8012e76:	46bd      	mov	sp, r7
 8012e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e7c:	4770      	bx	lr

08012e7e <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 8012e7e:	b480      	push	{r7}
 8012e80:	b083      	sub	sp, #12
 8012e82:	af00      	add	r7, sp, #0
 8012e84:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8012e86:	687b      	ldr	r3, [r7, #4]
 8012e88:	681b      	ldr	r3, [r3, #0]
 8012e8a:	f003 0303 	and.w	r3, r3, #3
}
 8012e8e:	4618      	mov	r0, r3
 8012e90:	370c      	adds	r7, #12
 8012e92:	46bd      	mov	sp, r7
 8012e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e98:	4770      	bx	lr
	...

08012e9c <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8012e9c:	b480      	push	{r7}
 8012e9e:	b085      	sub	sp, #20
 8012ea0:	af00      	add	r7, sp, #0
 8012ea2:	6078      	str	r0, [r7, #4]
 8012ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8012ea6:	2300      	movs	r3, #0
 8012ea8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8012eaa:	683b      	ldr	r3, [r7, #0]
 8012eac:	681a      	ldr	r2, [r3, #0]
 8012eae:	687b      	ldr	r3, [r7, #4]
 8012eb0:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8012eb2:	683b      	ldr	r3, [r7, #0]
 8012eb4:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 8012eb6:	683b      	ldr	r3, [r7, #0]
 8012eb8:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8012eba:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 8012ebc:	683b      	ldr	r3, [r7, #0]
 8012ebe:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 8012ec0:	431a      	orrs	r2, r3
                       Command->CPSM);
 8012ec2:	683b      	ldr	r3, [r7, #0]
 8012ec4:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 8012ec6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8012ec8:	68fa      	ldr	r2, [r7, #12]
 8012eca:	4313      	orrs	r3, r2
 8012ecc:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	68da      	ldr	r2, [r3, #12]
 8012ed2:	4b06      	ldr	r3, [pc, #24]	; (8012eec <SDMMC_SendCommand+0x50>)
 8012ed4:	4013      	ands	r3, r2
 8012ed6:	68fa      	ldr	r2, [r7, #12]
 8012ed8:	431a      	orrs	r2, r3
 8012eda:	687b      	ldr	r3, [r7, #4]
 8012edc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8012ede:	2300      	movs	r3, #0
}
 8012ee0:	4618      	mov	r0, r3
 8012ee2:	3714      	adds	r7, #20
 8012ee4:	46bd      	mov	sp, r7
 8012ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eea:	4770      	bx	lr
 8012eec:	fffee0c0 	.word	0xfffee0c0

08012ef0 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8012ef0:	b480      	push	{r7}
 8012ef2:	b083      	sub	sp, #12
 8012ef4:	af00      	add	r7, sp, #0
 8012ef6:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8012ef8:	687b      	ldr	r3, [r7, #4]
 8012efa:	691b      	ldr	r3, [r3, #16]
 8012efc:	b2db      	uxtb	r3, r3
}
 8012efe:	4618      	mov	r0, r3
 8012f00:	370c      	adds	r7, #12
 8012f02:	46bd      	mov	sp, r7
 8012f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f08:	4770      	bx	lr

08012f0a <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8012f0a:	b480      	push	{r7}
 8012f0c:	b085      	sub	sp, #20
 8012f0e:	af00      	add	r7, sp, #0
 8012f10:	6078      	str	r0, [r7, #4]
 8012f12:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8012f14:	687b      	ldr	r3, [r7, #4]
 8012f16:	3314      	adds	r3, #20
 8012f18:	461a      	mov	r2, r3
 8012f1a:	683b      	ldr	r3, [r7, #0]
 8012f1c:	4413      	add	r3, r2
 8012f1e:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8012f20:	68fb      	ldr	r3, [r7, #12]
 8012f22:	681b      	ldr	r3, [r3, #0]
}
 8012f24:	4618      	mov	r0, r3
 8012f26:	3714      	adds	r7, #20
 8012f28:	46bd      	mov	sp, r7
 8012f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f2e:	4770      	bx	lr

08012f30 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 8012f30:	b480      	push	{r7}
 8012f32:	b085      	sub	sp, #20
 8012f34:	af00      	add	r7, sp, #0
 8012f36:	6078      	str	r0, [r7, #4]
 8012f38:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8012f3a:	2300      	movs	r3, #0
 8012f3c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8012f3e:	683b      	ldr	r3, [r7, #0]
 8012f40:	681a      	ldr	r2, [r3, #0]
 8012f42:	687b      	ldr	r3, [r7, #4]
 8012f44:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8012f46:	683b      	ldr	r3, [r7, #0]
 8012f48:	685a      	ldr	r2, [r3, #4]
 8012f4a:	687b      	ldr	r3, [r7, #4]
 8012f4c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8012f4e:	683b      	ldr	r3, [r7, #0]
 8012f50:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 8012f52:	683b      	ldr	r3, [r7, #0]
 8012f54:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8012f56:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 8012f58:	683b      	ldr	r3, [r7, #0]
 8012f5a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8012f5c:	431a      	orrs	r2, r3
                       Data->DPSM);
 8012f5e:	683b      	ldr	r3, [r7, #0]
 8012f60:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 8012f62:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8012f64:	68fa      	ldr	r2, [r7, #12]
 8012f66:	4313      	orrs	r3, r2
 8012f68:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8012f6a:	687b      	ldr	r3, [r7, #4]
 8012f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012f6e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8012f72:	68fb      	ldr	r3, [r7, #12]
 8012f74:	431a      	orrs	r2, r3
 8012f76:	687b      	ldr	r3, [r7, #4]
 8012f78:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8012f7a:	2300      	movs	r3, #0

}
 8012f7c:	4618      	mov	r0, r3
 8012f7e:	3714      	adds	r7, #20
 8012f80:	46bd      	mov	sp, r7
 8012f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f86:	4770      	bx	lr

08012f88 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8012f88:	b580      	push	{r7, lr}
 8012f8a:	b088      	sub	sp, #32
 8012f8c:	af00      	add	r7, sp, #0
 8012f8e:	6078      	str	r0, [r7, #4]
 8012f90:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8012f92:	683b      	ldr	r3, [r7, #0]
 8012f94:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8012f96:	2310      	movs	r3, #16
 8012f98:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012f9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012f9e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012fa0:	2300      	movs	r3, #0
 8012fa2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012fa4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012fa8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012faa:	f107 0308 	add.w	r3, r7, #8
 8012fae:	4619      	mov	r1, r3
 8012fb0:	6878      	ldr	r0, [r7, #4]
 8012fb2:	f7ff ff73 	bl	8012e9c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8012fb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8012fba:	2110      	movs	r1, #16
 8012fbc:	6878      	ldr	r0, [r7, #4]
 8012fbe:	f000 fa5f 	bl	8013480 <SDMMC_GetCmdResp1>
 8012fc2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012fc4:	69fb      	ldr	r3, [r7, #28]
}
 8012fc6:	4618      	mov	r0, r3
 8012fc8:	3720      	adds	r7, #32
 8012fca:	46bd      	mov	sp, r7
 8012fcc:	bd80      	pop	{r7, pc}

08012fce <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8012fce:	b580      	push	{r7, lr}
 8012fd0:	b088      	sub	sp, #32
 8012fd2:	af00      	add	r7, sp, #0
 8012fd4:	6078      	str	r0, [r7, #4]
 8012fd6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8012fd8:	683b      	ldr	r3, [r7, #0]
 8012fda:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8012fdc:	2311      	movs	r3, #17
 8012fde:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012fe0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012fe4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012fe6:	2300      	movs	r3, #0
 8012fe8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012fea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012fee:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012ff0:	f107 0308 	add.w	r3, r7, #8
 8012ff4:	4619      	mov	r1, r3
 8012ff6:	6878      	ldr	r0, [r7, #4]
 8012ff8:	f7ff ff50 	bl	8012e9c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8012ffc:	f241 3288 	movw	r2, #5000	; 0x1388
 8013000:	2111      	movs	r1, #17
 8013002:	6878      	ldr	r0, [r7, #4]
 8013004:	f000 fa3c 	bl	8013480 <SDMMC_GetCmdResp1>
 8013008:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801300a:	69fb      	ldr	r3, [r7, #28]
}
 801300c:	4618      	mov	r0, r3
 801300e:	3720      	adds	r7, #32
 8013010:	46bd      	mov	sp, r7
 8013012:	bd80      	pop	{r7, pc}

08013014 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8013014:	b580      	push	{r7, lr}
 8013016:	b088      	sub	sp, #32
 8013018:	af00      	add	r7, sp, #0
 801301a:	6078      	str	r0, [r7, #4]
 801301c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 801301e:	683b      	ldr	r3, [r7, #0]
 8013020:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8013022:	2312      	movs	r3, #18
 8013024:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013026:	f44f 7380 	mov.w	r3, #256	; 0x100
 801302a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801302c:	2300      	movs	r3, #0
 801302e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013030:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013034:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013036:	f107 0308 	add.w	r3, r7, #8
 801303a:	4619      	mov	r1, r3
 801303c:	6878      	ldr	r0, [r7, #4]
 801303e:	f7ff ff2d 	bl	8012e9c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8013042:	f241 3288 	movw	r2, #5000	; 0x1388
 8013046:	2112      	movs	r1, #18
 8013048:	6878      	ldr	r0, [r7, #4]
 801304a:	f000 fa19 	bl	8013480 <SDMMC_GetCmdResp1>
 801304e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013050:	69fb      	ldr	r3, [r7, #28]
}
 8013052:	4618      	mov	r0, r3
 8013054:	3720      	adds	r7, #32
 8013056:	46bd      	mov	sp, r7
 8013058:	bd80      	pop	{r7, pc}

0801305a <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 801305a:	b580      	push	{r7, lr}
 801305c:	b088      	sub	sp, #32
 801305e:	af00      	add	r7, sp, #0
 8013060:	6078      	str	r0, [r7, #4]
 8013062:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8013064:	683b      	ldr	r3, [r7, #0]
 8013066:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8013068:	2318      	movs	r3, #24
 801306a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801306c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8013070:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013072:	2300      	movs	r3, #0
 8013074:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013076:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801307a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801307c:	f107 0308 	add.w	r3, r7, #8
 8013080:	4619      	mov	r1, r3
 8013082:	6878      	ldr	r0, [r7, #4]
 8013084:	f7ff ff0a 	bl	8012e9c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8013088:	f241 3288 	movw	r2, #5000	; 0x1388
 801308c:	2118      	movs	r1, #24
 801308e:	6878      	ldr	r0, [r7, #4]
 8013090:	f000 f9f6 	bl	8013480 <SDMMC_GetCmdResp1>
 8013094:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013096:	69fb      	ldr	r3, [r7, #28]
}
 8013098:	4618      	mov	r0, r3
 801309a:	3720      	adds	r7, #32
 801309c:	46bd      	mov	sp, r7
 801309e:	bd80      	pop	{r7, pc}

080130a0 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80130a0:	b580      	push	{r7, lr}
 80130a2:	b088      	sub	sp, #32
 80130a4:	af00      	add	r7, sp, #0
 80130a6:	6078      	str	r0, [r7, #4]
 80130a8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80130aa:	683b      	ldr	r3, [r7, #0]
 80130ac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80130ae:	2319      	movs	r3, #25
 80130b0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80130b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80130b6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80130b8:	2300      	movs	r3, #0
 80130ba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80130bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80130c0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80130c2:	f107 0308 	add.w	r3, r7, #8
 80130c6:	4619      	mov	r1, r3
 80130c8:	6878      	ldr	r0, [r7, #4]
 80130ca:	f7ff fee7 	bl	8012e9c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80130ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80130d2:	2119      	movs	r1, #25
 80130d4:	6878      	ldr	r0, [r7, #4]
 80130d6:	f000 f9d3 	bl	8013480 <SDMMC_GetCmdResp1>
 80130da:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80130dc:	69fb      	ldr	r3, [r7, #28]
}
 80130de:	4618      	mov	r0, r3
 80130e0:	3720      	adds	r7, #32
 80130e2:	46bd      	mov	sp, r7
 80130e4:	bd80      	pop	{r7, pc}
	...

080130e8 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 80130e8:	b580      	push	{r7, lr}
 80130ea:	b088      	sub	sp, #32
 80130ec:	af00      	add	r7, sp, #0
 80130ee:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80130f0:	2300      	movs	r3, #0
 80130f2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80130f4:	230c      	movs	r3, #12
 80130f6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80130f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80130fc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80130fe:	2300      	movs	r3, #0
 8013100:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013102:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013106:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8013108:	687b      	ldr	r3, [r7, #4]
 801310a:	68db      	ldr	r3, [r3, #12]
 801310c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8013110:	687b      	ldr	r3, [r7, #4]
 8013112:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 8013114:	687b      	ldr	r3, [r7, #4]
 8013116:	68db      	ldr	r3, [r3, #12]
 8013118:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 801311c:	687b      	ldr	r3, [r7, #4]
 801311e:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013120:	f107 0308 	add.w	r3, r7, #8
 8013124:	4619      	mov	r1, r3
 8013126:	6878      	ldr	r0, [r7, #4]
 8013128:	f7ff feb8 	bl	8012e9c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 801312c:	4a0b      	ldr	r2, [pc, #44]	; (801315c <SDMMC_CmdStopTransfer+0x74>)
 801312e:	210c      	movs	r1, #12
 8013130:	6878      	ldr	r0, [r7, #4]
 8013132:	f000 f9a5 	bl	8013480 <SDMMC_GetCmdResp1>
 8013136:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8013138:	687b      	ldr	r3, [r7, #4]
 801313a:	68db      	ldr	r3, [r3, #12]
 801313c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8013140:	687b      	ldr	r3, [r7, #4]
 8013142:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 8013144:	69fb      	ldr	r3, [r7, #28]
 8013146:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 801314a:	d101      	bne.n	8013150 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 801314c:	2300      	movs	r3, #0
 801314e:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 8013150:	69fb      	ldr	r3, [r7, #28]
}
 8013152:	4618      	mov	r0, r3
 8013154:	3720      	adds	r7, #32
 8013156:	46bd      	mov	sp, r7
 8013158:	bd80      	pop	{r7, pc}
 801315a:	bf00      	nop
 801315c:	05f5e100 	.word	0x05f5e100

08013160 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 8013160:	b580      	push	{r7, lr}
 8013162:	b088      	sub	sp, #32
 8013164:	af00      	add	r7, sp, #0
 8013166:	6078      	str	r0, [r7, #4]
 8013168:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 801316a:	683b      	ldr	r3, [r7, #0]
 801316c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 801316e:	2307      	movs	r3, #7
 8013170:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013172:	f44f 7380 	mov.w	r3, #256	; 0x100
 8013176:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013178:	2300      	movs	r3, #0
 801317a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801317c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013180:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013182:	f107 0308 	add.w	r3, r7, #8
 8013186:	4619      	mov	r1, r3
 8013188:	6878      	ldr	r0, [r7, #4]
 801318a:	f7ff fe87 	bl	8012e9c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 801318e:	f241 3288 	movw	r2, #5000	; 0x1388
 8013192:	2107      	movs	r1, #7
 8013194:	6878      	ldr	r0, [r7, #4]
 8013196:	f000 f973 	bl	8013480 <SDMMC_GetCmdResp1>
 801319a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801319c:	69fb      	ldr	r3, [r7, #28]
}
 801319e:	4618      	mov	r0, r3
 80131a0:	3720      	adds	r7, #32
 80131a2:	46bd      	mov	sp, r7
 80131a4:	bd80      	pop	{r7, pc}

080131a6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 80131a6:	b580      	push	{r7, lr}
 80131a8:	b088      	sub	sp, #32
 80131aa:	af00      	add	r7, sp, #0
 80131ac:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 80131ae:	2300      	movs	r3, #0
 80131b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80131b2:	2300      	movs	r3, #0
 80131b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 80131b6:	2300      	movs	r3, #0
 80131b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80131ba:	2300      	movs	r3, #0
 80131bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80131be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80131c2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80131c4:	f107 0308 	add.w	r3, r7, #8
 80131c8:	4619      	mov	r1, r3
 80131ca:	6878      	ldr	r0, [r7, #4]
 80131cc:	f7ff fe66 	bl	8012e9c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 80131d0:	6878      	ldr	r0, [r7, #4]
 80131d2:	f000 fb97 	bl	8013904 <SDMMC_GetCmdError>
 80131d6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80131d8:	69fb      	ldr	r3, [r7, #28]
}
 80131da:	4618      	mov	r0, r3
 80131dc:	3720      	adds	r7, #32
 80131de:	46bd      	mov	sp, r7
 80131e0:	bd80      	pop	{r7, pc}

080131e2 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 80131e2:	b580      	push	{r7, lr}
 80131e4:	b088      	sub	sp, #32
 80131e6:	af00      	add	r7, sp, #0
 80131e8:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80131ea:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80131ee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80131f0:	2308      	movs	r3, #8
 80131f2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80131f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80131f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80131fa:	2300      	movs	r3, #0
 80131fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80131fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013202:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013204:	f107 0308 	add.w	r3, r7, #8
 8013208:	4619      	mov	r1, r3
 801320a:	6878      	ldr	r0, [r7, #4]
 801320c:	f7ff fe46 	bl	8012e9c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8013210:	6878      	ldr	r0, [r7, #4]
 8013212:	f000 fb29 	bl	8013868 <SDMMC_GetCmdResp7>
 8013216:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013218:	69fb      	ldr	r3, [r7, #28]
}
 801321a:	4618      	mov	r0, r3
 801321c:	3720      	adds	r7, #32
 801321e:	46bd      	mov	sp, r7
 8013220:	bd80      	pop	{r7, pc}

08013222 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8013222:	b580      	push	{r7, lr}
 8013224:	b088      	sub	sp, #32
 8013226:	af00      	add	r7, sp, #0
 8013228:	6078      	str	r0, [r7, #4]
 801322a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 801322c:	683b      	ldr	r3, [r7, #0]
 801322e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8013230:	2337      	movs	r3, #55	; 0x37
 8013232:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013234:	f44f 7380 	mov.w	r3, #256	; 0x100
 8013238:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801323a:	2300      	movs	r3, #0
 801323c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801323e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013242:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013244:	f107 0308 	add.w	r3, r7, #8
 8013248:	4619      	mov	r1, r3
 801324a:	6878      	ldr	r0, [r7, #4]
 801324c:	f7ff fe26 	bl	8012e9c <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8013250:	f241 3288 	movw	r2, #5000	; 0x1388
 8013254:	2137      	movs	r1, #55	; 0x37
 8013256:	6878      	ldr	r0, [r7, #4]
 8013258:	f000 f912 	bl	8013480 <SDMMC_GetCmdResp1>
 801325c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801325e:	69fb      	ldr	r3, [r7, #28]
}
 8013260:	4618      	mov	r0, r3
 8013262:	3720      	adds	r7, #32
 8013264:	46bd      	mov	sp, r7
 8013266:	bd80      	pop	{r7, pc}

08013268 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8013268:	b580      	push	{r7, lr}
 801326a:	b088      	sub	sp, #32
 801326c:	af00      	add	r7, sp, #0
 801326e:	6078      	str	r0, [r7, #4]
 8013270:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8013272:	683b      	ldr	r3, [r7, #0]
 8013274:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8013276:	2329      	movs	r3, #41	; 0x29
 8013278:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801327a:	f44f 7380 	mov.w	r3, #256	; 0x100
 801327e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013280:	2300      	movs	r3, #0
 8013282:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013284:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013288:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801328a:	f107 0308 	add.w	r3, r7, #8
 801328e:	4619      	mov	r1, r3
 8013290:	6878      	ldr	r0, [r7, #4]
 8013292:	f7ff fe03 	bl	8012e9c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8013296:	6878      	ldr	r0, [r7, #4]
 8013298:	f000 fa2e 	bl	80136f8 <SDMMC_GetCmdResp3>
 801329c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801329e:	69fb      	ldr	r3, [r7, #28]
}
 80132a0:	4618      	mov	r0, r3
 80132a2:	3720      	adds	r7, #32
 80132a4:	46bd      	mov	sp, r7
 80132a6:	bd80      	pop	{r7, pc}

080132a8 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 80132a8:	b580      	push	{r7, lr}
 80132aa:	b088      	sub	sp, #32
 80132ac:	af00      	add	r7, sp, #0
 80132ae:	6078      	str	r0, [r7, #4]
 80132b0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80132b2:	683b      	ldr	r3, [r7, #0]
 80132b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80132b6:	2306      	movs	r3, #6
 80132b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80132ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80132be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80132c0:	2300      	movs	r3, #0
 80132c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80132c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80132c8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80132ca:	f107 0308 	add.w	r3, r7, #8
 80132ce:	4619      	mov	r1, r3
 80132d0:	6878      	ldr	r0, [r7, #4]
 80132d2:	f7ff fde3 	bl	8012e9c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 80132d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80132da:	2106      	movs	r1, #6
 80132dc:	6878      	ldr	r0, [r7, #4]
 80132de:	f000 f8cf 	bl	8013480 <SDMMC_GetCmdResp1>
 80132e2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80132e4:	69fb      	ldr	r3, [r7, #28]
}
 80132e6:	4618      	mov	r0, r3
 80132e8:	3720      	adds	r7, #32
 80132ea:	46bd      	mov	sp, r7
 80132ec:	bd80      	pop	{r7, pc}

080132ee <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 80132ee:	b580      	push	{r7, lr}
 80132f0:	b088      	sub	sp, #32
 80132f2:	af00      	add	r7, sp, #0
 80132f4:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80132f6:	2300      	movs	r3, #0
 80132f8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80132fa:	2333      	movs	r3, #51	; 0x33
 80132fc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80132fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8013302:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013304:	2300      	movs	r3, #0
 8013306:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013308:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801330c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801330e:	f107 0308 	add.w	r3, r7, #8
 8013312:	4619      	mov	r1, r3
 8013314:	6878      	ldr	r0, [r7, #4]
 8013316:	f7ff fdc1 	bl	8012e9c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 801331a:	f241 3288 	movw	r2, #5000	; 0x1388
 801331e:	2133      	movs	r1, #51	; 0x33
 8013320:	6878      	ldr	r0, [r7, #4]
 8013322:	f000 f8ad 	bl	8013480 <SDMMC_GetCmdResp1>
 8013326:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013328:	69fb      	ldr	r3, [r7, #28]
}
 801332a:	4618      	mov	r0, r3
 801332c:	3720      	adds	r7, #32
 801332e:	46bd      	mov	sp, r7
 8013330:	bd80      	pop	{r7, pc}

08013332 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8013332:	b580      	push	{r7, lr}
 8013334:	b088      	sub	sp, #32
 8013336:	af00      	add	r7, sp, #0
 8013338:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 801333a:	2300      	movs	r3, #0
 801333c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 801333e:	2302      	movs	r3, #2
 8013340:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8013342:	f44f 7340 	mov.w	r3, #768	; 0x300
 8013346:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013348:	2300      	movs	r3, #0
 801334a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801334c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013350:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013352:	f107 0308 	add.w	r3, r7, #8
 8013356:	4619      	mov	r1, r3
 8013358:	6878      	ldr	r0, [r7, #4]
 801335a:	f7ff fd9f 	bl	8012e9c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 801335e:	6878      	ldr	r0, [r7, #4]
 8013360:	f000 f980 	bl	8013664 <SDMMC_GetCmdResp2>
 8013364:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013366:	69fb      	ldr	r3, [r7, #28]
}
 8013368:	4618      	mov	r0, r3
 801336a:	3720      	adds	r7, #32
 801336c:	46bd      	mov	sp, r7
 801336e:	bd80      	pop	{r7, pc}

08013370 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8013370:	b580      	push	{r7, lr}
 8013372:	b088      	sub	sp, #32
 8013374:	af00      	add	r7, sp, #0
 8013376:	6078      	str	r0, [r7, #4]
 8013378:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 801337a:	683b      	ldr	r3, [r7, #0]
 801337c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 801337e:	2309      	movs	r3, #9
 8013380:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8013382:	f44f 7340 	mov.w	r3, #768	; 0x300
 8013386:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013388:	2300      	movs	r3, #0
 801338a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801338c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013390:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013392:	f107 0308 	add.w	r3, r7, #8
 8013396:	4619      	mov	r1, r3
 8013398:	6878      	ldr	r0, [r7, #4]
 801339a:	f7ff fd7f 	bl	8012e9c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 801339e:	6878      	ldr	r0, [r7, #4]
 80133a0:	f000 f960 	bl	8013664 <SDMMC_GetCmdResp2>
 80133a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80133a6:	69fb      	ldr	r3, [r7, #28]
}
 80133a8:	4618      	mov	r0, r3
 80133aa:	3720      	adds	r7, #32
 80133ac:	46bd      	mov	sp, r7
 80133ae:	bd80      	pop	{r7, pc}

080133b0 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 80133b0:	b580      	push	{r7, lr}
 80133b2:	b088      	sub	sp, #32
 80133b4:	af00      	add	r7, sp, #0
 80133b6:	6078      	str	r0, [r7, #4]
 80133b8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80133ba:	2300      	movs	r3, #0
 80133bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80133be:	2303      	movs	r3, #3
 80133c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80133c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80133c6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80133c8:	2300      	movs	r3, #0
 80133ca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80133cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80133d0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80133d2:	f107 0308 	add.w	r3, r7, #8
 80133d6:	4619      	mov	r1, r3
 80133d8:	6878      	ldr	r0, [r7, #4]
 80133da:	f7ff fd5f 	bl	8012e9c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80133de:	683a      	ldr	r2, [r7, #0]
 80133e0:	2103      	movs	r1, #3
 80133e2:	6878      	ldr	r0, [r7, #4]
 80133e4:	f000 f9c8 	bl	8013778 <SDMMC_GetCmdResp6>
 80133e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80133ea:	69fb      	ldr	r3, [r7, #28]
}
 80133ec:	4618      	mov	r0, r3
 80133ee:	3720      	adds	r7, #32
 80133f0:	46bd      	mov	sp, r7
 80133f2:	bd80      	pop	{r7, pc}

080133f4 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80133f4:	b580      	push	{r7, lr}
 80133f6:	b088      	sub	sp, #32
 80133f8:	af00      	add	r7, sp, #0
 80133fa:	6078      	str	r0, [r7, #4]
 80133fc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 80133fe:	683b      	ldr	r3, [r7, #0]
 8013400:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8013402:	230d      	movs	r3, #13
 8013404:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013406:	f44f 7380 	mov.w	r3, #256	; 0x100
 801340a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801340c:	2300      	movs	r3, #0
 801340e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013410:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013414:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013416:	f107 0308 	add.w	r3, r7, #8
 801341a:	4619      	mov	r1, r3
 801341c:	6878      	ldr	r0, [r7, #4]
 801341e:	f7ff fd3d 	bl	8012e9c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8013422:	f241 3288 	movw	r2, #5000	; 0x1388
 8013426:	210d      	movs	r1, #13
 8013428:	6878      	ldr	r0, [r7, #4]
 801342a:	f000 f829 	bl	8013480 <SDMMC_GetCmdResp1>
 801342e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013430:	69fb      	ldr	r3, [r7, #28]
}
 8013432:	4618      	mov	r0, r3
 8013434:	3720      	adds	r7, #32
 8013436:	46bd      	mov	sp, r7
 8013438:	bd80      	pop	{r7, pc}

0801343a <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 801343a:	b580      	push	{r7, lr}
 801343c:	b088      	sub	sp, #32
 801343e:	af00      	add	r7, sp, #0
 8013440:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8013442:	2300      	movs	r3, #0
 8013444:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 8013446:	230d      	movs	r3, #13
 8013448:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801344a:	f44f 7380 	mov.w	r3, #256	; 0x100
 801344e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013450:	2300      	movs	r3, #0
 8013452:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013454:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8013458:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801345a:	f107 0308 	add.w	r3, r7, #8
 801345e:	4619      	mov	r1, r3
 8013460:	6878      	ldr	r0, [r7, #4]
 8013462:	f7ff fd1b 	bl	8012e9c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 8013466:	f241 3288 	movw	r2, #5000	; 0x1388
 801346a:	210d      	movs	r1, #13
 801346c:	6878      	ldr	r0, [r7, #4]
 801346e:	f000 f807 	bl	8013480 <SDMMC_GetCmdResp1>
 8013472:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013474:	69fb      	ldr	r3, [r7, #28]
}
 8013476:	4618      	mov	r0, r3
 8013478:	3720      	adds	r7, #32
 801347a:	46bd      	mov	sp, r7
 801347c:	bd80      	pop	{r7, pc}
	...

08013480 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8013480:	b580      	push	{r7, lr}
 8013482:	b088      	sub	sp, #32
 8013484:	af00      	add	r7, sp, #0
 8013486:	60f8      	str	r0, [r7, #12]
 8013488:	460b      	mov	r3, r1
 801348a:	607a      	str	r2, [r7, #4]
 801348c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 801348e:	4b70      	ldr	r3, [pc, #448]	; (8013650 <SDMMC_GetCmdResp1+0x1d0>)
 8013490:	681b      	ldr	r3, [r3, #0]
 8013492:	4a70      	ldr	r2, [pc, #448]	; (8013654 <SDMMC_GetCmdResp1+0x1d4>)
 8013494:	fba2 2303 	umull	r2, r3, r2, r3
 8013498:	0a5a      	lsrs	r2, r3, #9
 801349a:	687b      	ldr	r3, [r7, #4]
 801349c:	fb02 f303 	mul.w	r3, r2, r3
 80134a0:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 80134a2:	69fb      	ldr	r3, [r7, #28]
 80134a4:	1e5a      	subs	r2, r3, #1
 80134a6:	61fa      	str	r2, [r7, #28]
 80134a8:	2b00      	cmp	r3, #0
 80134aa:	d102      	bne.n	80134b2 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80134ac:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80134b0:	e0c9      	b.n	8013646 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 80134b2:	68fb      	ldr	r3, [r7, #12]
 80134b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80134b6:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 80134b8:	69ba      	ldr	r2, [r7, #24]
 80134ba:	4b67      	ldr	r3, [pc, #412]	; (8013658 <SDMMC_GetCmdResp1+0x1d8>)
 80134bc:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80134be:	2b00      	cmp	r3, #0
 80134c0:	d0ef      	beq.n	80134a2 <SDMMC_GetCmdResp1+0x22>
 80134c2:	69bb      	ldr	r3, [r7, #24]
 80134c4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80134c8:	2b00      	cmp	r3, #0
 80134ca:	d1ea      	bne.n	80134a2 <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80134cc:	68fb      	ldr	r3, [r7, #12]
 80134ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80134d0:	f003 0304 	and.w	r3, r3, #4
 80134d4:	2b00      	cmp	r3, #0
 80134d6:	d004      	beq.n	80134e2 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80134d8:	68fb      	ldr	r3, [r7, #12]
 80134da:	2204      	movs	r2, #4
 80134dc:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80134de:	2304      	movs	r3, #4
 80134e0:	e0b1      	b.n	8013646 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80134e2:	68fb      	ldr	r3, [r7, #12]
 80134e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80134e6:	f003 0301 	and.w	r3, r3, #1
 80134ea:	2b00      	cmp	r3, #0
 80134ec:	d004      	beq.n	80134f8 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80134ee:	68fb      	ldr	r3, [r7, #12]
 80134f0:	2201      	movs	r2, #1
 80134f2:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80134f4:	2301      	movs	r3, #1
 80134f6:	e0a6      	b.n	8013646 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80134f8:	68fb      	ldr	r3, [r7, #12]
 80134fa:	4a58      	ldr	r2, [pc, #352]	; (801365c <SDMMC_GetCmdResp1+0x1dc>)
 80134fc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80134fe:	68f8      	ldr	r0, [r7, #12]
 8013500:	f7ff fcf6 	bl	8012ef0 <SDMMC_GetCommandResponse>
 8013504:	4603      	mov	r3, r0
 8013506:	461a      	mov	r2, r3
 8013508:	7afb      	ldrb	r3, [r7, #11]
 801350a:	4293      	cmp	r3, r2
 801350c:	d001      	beq.n	8013512 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801350e:	2301      	movs	r3, #1
 8013510:	e099      	b.n	8013646 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8013512:	2100      	movs	r1, #0
 8013514:	68f8      	ldr	r0, [r7, #12]
 8013516:	f7ff fcf8 	bl	8012f0a <SDMMC_GetResponse>
 801351a:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 801351c:	697a      	ldr	r2, [r7, #20]
 801351e:	4b50      	ldr	r3, [pc, #320]	; (8013660 <SDMMC_GetCmdResp1+0x1e0>)
 8013520:	4013      	ands	r3, r2
 8013522:	2b00      	cmp	r3, #0
 8013524:	d101      	bne.n	801352a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8013526:	2300      	movs	r3, #0
 8013528:	e08d      	b.n	8013646 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 801352a:	697b      	ldr	r3, [r7, #20]
 801352c:	2b00      	cmp	r3, #0
 801352e:	da02      	bge.n	8013536 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8013530:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8013534:	e087      	b.n	8013646 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8013536:	697b      	ldr	r3, [r7, #20]
 8013538:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 801353c:	2b00      	cmp	r3, #0
 801353e:	d001      	beq.n	8013544 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8013540:	2340      	movs	r3, #64	; 0x40
 8013542:	e080      	b.n	8013646 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8013544:	697b      	ldr	r3, [r7, #20]
 8013546:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 801354a:	2b00      	cmp	r3, #0
 801354c:	d001      	beq.n	8013552 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 801354e:	2380      	movs	r3, #128	; 0x80
 8013550:	e079      	b.n	8013646 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8013552:	697b      	ldr	r3, [r7, #20]
 8013554:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8013558:	2b00      	cmp	r3, #0
 801355a:	d002      	beq.n	8013562 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 801355c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8013560:	e071      	b.n	8013646 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8013562:	697b      	ldr	r3, [r7, #20]
 8013564:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8013568:	2b00      	cmp	r3, #0
 801356a:	d002      	beq.n	8013572 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 801356c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013570:	e069      	b.n	8013646 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8013572:	697b      	ldr	r3, [r7, #20]
 8013574:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8013578:	2b00      	cmp	r3, #0
 801357a:	d002      	beq.n	8013582 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 801357c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013580:	e061      	b.n	8013646 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8013582:	697b      	ldr	r3, [r7, #20]
 8013584:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8013588:	2b00      	cmp	r3, #0
 801358a:	d002      	beq.n	8013592 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 801358c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8013590:	e059      	b.n	8013646 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8013592:	697b      	ldr	r3, [r7, #20]
 8013594:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8013598:	2b00      	cmp	r3, #0
 801359a:	d002      	beq.n	80135a2 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 801359c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80135a0:	e051      	b.n	8013646 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80135a2:	697b      	ldr	r3, [r7, #20]
 80135a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80135a8:	2b00      	cmp	r3, #0
 80135aa:	d002      	beq.n	80135b2 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80135ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80135b0:	e049      	b.n	8013646 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80135b2:	697b      	ldr	r3, [r7, #20]
 80135b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80135b8:	2b00      	cmp	r3, #0
 80135ba:	d002      	beq.n	80135c2 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80135bc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80135c0:	e041      	b.n	8013646 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80135c2:	697b      	ldr	r3, [r7, #20]
 80135c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80135c8:	2b00      	cmp	r3, #0
 80135ca:	d002      	beq.n	80135d2 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80135cc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80135d0:	e039      	b.n	8013646 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80135d2:	697b      	ldr	r3, [r7, #20]
 80135d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80135d8:	2b00      	cmp	r3, #0
 80135da:	d002      	beq.n	80135e2 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80135dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80135e0:	e031      	b.n	8013646 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80135e2:	697b      	ldr	r3, [r7, #20]
 80135e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80135e8:	2b00      	cmp	r3, #0
 80135ea:	d002      	beq.n	80135f2 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80135ec:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80135f0:	e029      	b.n	8013646 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80135f2:	697b      	ldr	r3, [r7, #20]
 80135f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80135f8:	2b00      	cmp	r3, #0
 80135fa:	d002      	beq.n	8013602 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80135fc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8013600:	e021      	b.n	8013646 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8013602:	697b      	ldr	r3, [r7, #20]
 8013604:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8013608:	2b00      	cmp	r3, #0
 801360a:	d002      	beq.n	8013612 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 801360c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8013610:	e019      	b.n	8013646 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8013612:	697b      	ldr	r3, [r7, #20]
 8013614:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8013618:	2b00      	cmp	r3, #0
 801361a:	d002      	beq.n	8013622 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 801361c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8013620:	e011      	b.n	8013646 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8013622:	697b      	ldr	r3, [r7, #20]
 8013624:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8013628:	2b00      	cmp	r3, #0
 801362a:	d002      	beq.n	8013632 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 801362c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8013630:	e009      	b.n	8013646 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8013632:	697b      	ldr	r3, [r7, #20]
 8013634:	f003 0308 	and.w	r3, r3, #8
 8013638:	2b00      	cmp	r3, #0
 801363a:	d002      	beq.n	8013642 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 801363c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8013640:	e001      	b.n	8013646 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8013642:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8013646:	4618      	mov	r0, r3
 8013648:	3720      	adds	r7, #32
 801364a:	46bd      	mov	sp, r7
 801364c:	bd80      	pop	{r7, pc}
 801364e:	bf00      	nop
 8013650:	24000000 	.word	0x24000000
 8013654:	10624dd3 	.word	0x10624dd3
 8013658:	00200045 	.word	0x00200045
 801365c:	002000c5 	.word	0x002000c5
 8013660:	fdffe008 	.word	0xfdffe008

08013664 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8013664:	b480      	push	{r7}
 8013666:	b085      	sub	sp, #20
 8013668:	af00      	add	r7, sp, #0
 801366a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 801366c:	4b1f      	ldr	r3, [pc, #124]	; (80136ec <SDMMC_GetCmdResp2+0x88>)
 801366e:	681b      	ldr	r3, [r3, #0]
 8013670:	4a1f      	ldr	r2, [pc, #124]	; (80136f0 <SDMMC_GetCmdResp2+0x8c>)
 8013672:	fba2 2303 	umull	r2, r3, r2, r3
 8013676:	0a5b      	lsrs	r3, r3, #9
 8013678:	f241 3288 	movw	r2, #5000	; 0x1388
 801367c:	fb02 f303 	mul.w	r3, r2, r3
 8013680:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8013682:	68fb      	ldr	r3, [r7, #12]
 8013684:	1e5a      	subs	r2, r3, #1
 8013686:	60fa      	str	r2, [r7, #12]
 8013688:	2b00      	cmp	r3, #0
 801368a:	d102      	bne.n	8013692 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 801368c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8013690:	e026      	b.n	80136e0 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8013692:	687b      	ldr	r3, [r7, #4]
 8013694:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013696:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013698:	68bb      	ldr	r3, [r7, #8]
 801369a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 801369e:	2b00      	cmp	r3, #0
 80136a0:	d0ef      	beq.n	8013682 <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80136a2:	68bb      	ldr	r3, [r7, #8]
 80136a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80136a8:	2b00      	cmp	r3, #0
 80136aa:	d1ea      	bne.n	8013682 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80136ac:	687b      	ldr	r3, [r7, #4]
 80136ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80136b0:	f003 0304 	and.w	r3, r3, #4
 80136b4:	2b00      	cmp	r3, #0
 80136b6:	d004      	beq.n	80136c2 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80136b8:	687b      	ldr	r3, [r7, #4]
 80136ba:	2204      	movs	r2, #4
 80136bc:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80136be:	2304      	movs	r3, #4
 80136c0:	e00e      	b.n	80136e0 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80136c2:	687b      	ldr	r3, [r7, #4]
 80136c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80136c6:	f003 0301 	and.w	r3, r3, #1
 80136ca:	2b00      	cmp	r3, #0
 80136cc:	d004      	beq.n	80136d8 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80136ce:	687b      	ldr	r3, [r7, #4]
 80136d0:	2201      	movs	r2, #1
 80136d2:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80136d4:	2301      	movs	r3, #1
 80136d6:	e003      	b.n	80136e0 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80136d8:	687b      	ldr	r3, [r7, #4]
 80136da:	4a06      	ldr	r2, [pc, #24]	; (80136f4 <SDMMC_GetCmdResp2+0x90>)
 80136dc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80136de:	2300      	movs	r3, #0
}
 80136e0:	4618      	mov	r0, r3
 80136e2:	3714      	adds	r7, #20
 80136e4:	46bd      	mov	sp, r7
 80136e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136ea:	4770      	bx	lr
 80136ec:	24000000 	.word	0x24000000
 80136f0:	10624dd3 	.word	0x10624dd3
 80136f4:	002000c5 	.word	0x002000c5

080136f8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 80136f8:	b480      	push	{r7}
 80136fa:	b085      	sub	sp, #20
 80136fc:	af00      	add	r7, sp, #0
 80136fe:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8013700:	4b1a      	ldr	r3, [pc, #104]	; (801376c <SDMMC_GetCmdResp3+0x74>)
 8013702:	681b      	ldr	r3, [r3, #0]
 8013704:	4a1a      	ldr	r2, [pc, #104]	; (8013770 <SDMMC_GetCmdResp3+0x78>)
 8013706:	fba2 2303 	umull	r2, r3, r2, r3
 801370a:	0a5b      	lsrs	r3, r3, #9
 801370c:	f241 3288 	movw	r2, #5000	; 0x1388
 8013710:	fb02 f303 	mul.w	r3, r2, r3
 8013714:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8013716:	68fb      	ldr	r3, [r7, #12]
 8013718:	1e5a      	subs	r2, r3, #1
 801371a:	60fa      	str	r2, [r7, #12]
 801371c:	2b00      	cmp	r3, #0
 801371e:	d102      	bne.n	8013726 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013720:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8013724:	e01b      	b.n	801375e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8013726:	687b      	ldr	r3, [r7, #4]
 8013728:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801372a:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801372c:	68bb      	ldr	r3, [r7, #8]
 801372e:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8013732:	2b00      	cmp	r3, #0
 8013734:	d0ef      	beq.n	8013716 <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8013736:	68bb      	ldr	r3, [r7, #8]
 8013738:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801373c:	2b00      	cmp	r3, #0
 801373e:	d1ea      	bne.n	8013716 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013740:	687b      	ldr	r3, [r7, #4]
 8013742:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013744:	f003 0304 	and.w	r3, r3, #4
 8013748:	2b00      	cmp	r3, #0
 801374a:	d004      	beq.n	8013756 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801374c:	687b      	ldr	r3, [r7, #4]
 801374e:	2204      	movs	r2, #4
 8013750:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8013752:	2304      	movs	r3, #4
 8013754:	e003      	b.n	801375e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8013756:	687b      	ldr	r3, [r7, #4]
 8013758:	4a06      	ldr	r2, [pc, #24]	; (8013774 <SDMMC_GetCmdResp3+0x7c>)
 801375a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 801375c:	2300      	movs	r3, #0
}
 801375e:	4618      	mov	r0, r3
 8013760:	3714      	adds	r7, #20
 8013762:	46bd      	mov	sp, r7
 8013764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013768:	4770      	bx	lr
 801376a:	bf00      	nop
 801376c:	24000000 	.word	0x24000000
 8013770:	10624dd3 	.word	0x10624dd3
 8013774:	002000c5 	.word	0x002000c5

08013778 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8013778:	b580      	push	{r7, lr}
 801377a:	b088      	sub	sp, #32
 801377c:	af00      	add	r7, sp, #0
 801377e:	60f8      	str	r0, [r7, #12]
 8013780:	460b      	mov	r3, r1
 8013782:	607a      	str	r2, [r7, #4]
 8013784:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8013786:	4b35      	ldr	r3, [pc, #212]	; (801385c <SDMMC_GetCmdResp6+0xe4>)
 8013788:	681b      	ldr	r3, [r3, #0]
 801378a:	4a35      	ldr	r2, [pc, #212]	; (8013860 <SDMMC_GetCmdResp6+0xe8>)
 801378c:	fba2 2303 	umull	r2, r3, r2, r3
 8013790:	0a5b      	lsrs	r3, r3, #9
 8013792:	f241 3288 	movw	r2, #5000	; 0x1388
 8013796:	fb02 f303 	mul.w	r3, r2, r3
 801379a:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 801379c:	69fb      	ldr	r3, [r7, #28]
 801379e:	1e5a      	subs	r2, r3, #1
 80137a0:	61fa      	str	r2, [r7, #28]
 80137a2:	2b00      	cmp	r3, #0
 80137a4:	d102      	bne.n	80137ac <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 80137a6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80137aa:	e052      	b.n	8013852 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 80137ac:	68fb      	ldr	r3, [r7, #12]
 80137ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80137b0:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80137b2:	69bb      	ldr	r3, [r7, #24]
 80137b4:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80137b8:	2b00      	cmp	r3, #0
 80137ba:	d0ef      	beq.n	801379c <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80137bc:	69bb      	ldr	r3, [r7, #24]
 80137be:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80137c2:	2b00      	cmp	r3, #0
 80137c4:	d1ea      	bne.n	801379c <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80137c6:	68fb      	ldr	r3, [r7, #12]
 80137c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80137ca:	f003 0304 	and.w	r3, r3, #4
 80137ce:	2b00      	cmp	r3, #0
 80137d0:	d004      	beq.n	80137dc <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80137d2:	68fb      	ldr	r3, [r7, #12]
 80137d4:	2204      	movs	r2, #4
 80137d6:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80137d8:	2304      	movs	r3, #4
 80137da:	e03a      	b.n	8013852 <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80137dc:	68fb      	ldr	r3, [r7, #12]
 80137de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80137e0:	f003 0301 	and.w	r3, r3, #1
 80137e4:	2b00      	cmp	r3, #0
 80137e6:	d004      	beq.n	80137f2 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80137e8:	68fb      	ldr	r3, [r7, #12]
 80137ea:	2201      	movs	r2, #1
 80137ec:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80137ee:	2301      	movs	r3, #1
 80137f0:	e02f      	b.n	8013852 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80137f2:	68f8      	ldr	r0, [r7, #12]
 80137f4:	f7ff fb7c 	bl	8012ef0 <SDMMC_GetCommandResponse>
 80137f8:	4603      	mov	r3, r0
 80137fa:	461a      	mov	r2, r3
 80137fc:	7afb      	ldrb	r3, [r7, #11]
 80137fe:	4293      	cmp	r3, r2
 8013800:	d001      	beq.n	8013806 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013802:	2301      	movs	r3, #1
 8013804:	e025      	b.n	8013852 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8013806:	68fb      	ldr	r3, [r7, #12]
 8013808:	4a16      	ldr	r2, [pc, #88]	; (8013864 <SDMMC_GetCmdResp6+0xec>)
 801380a:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 801380c:	2100      	movs	r1, #0
 801380e:	68f8      	ldr	r0, [r7, #12]
 8013810:	f7ff fb7b 	bl	8012f0a <SDMMC_GetResponse>
 8013814:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 8013816:	697b      	ldr	r3, [r7, #20]
 8013818:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 801381c:	2b00      	cmp	r3, #0
 801381e:	d106      	bne.n	801382e <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 8013820:	697b      	ldr	r3, [r7, #20]
 8013822:	0c1b      	lsrs	r3, r3, #16
 8013824:	b29a      	uxth	r2, r3
 8013826:	687b      	ldr	r3, [r7, #4]
 8013828:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 801382a:	2300      	movs	r3, #0
 801382c:	e011      	b.n	8013852 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 801382e:	697b      	ldr	r3, [r7, #20]
 8013830:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8013834:	2b00      	cmp	r3, #0
 8013836:	d002      	beq.n	801383e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8013838:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 801383c:	e009      	b.n	8013852 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 801383e:	697b      	ldr	r3, [r7, #20]
 8013840:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8013844:	2b00      	cmp	r3, #0
 8013846:	d002      	beq.n	801384e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8013848:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801384c:	e001      	b.n	8013852 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 801384e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8013852:	4618      	mov	r0, r3
 8013854:	3720      	adds	r7, #32
 8013856:	46bd      	mov	sp, r7
 8013858:	bd80      	pop	{r7, pc}
 801385a:	bf00      	nop
 801385c:	24000000 	.word	0x24000000
 8013860:	10624dd3 	.word	0x10624dd3
 8013864:	002000c5 	.word	0x002000c5

08013868 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8013868:	b480      	push	{r7}
 801386a:	b085      	sub	sp, #20
 801386c:	af00      	add	r7, sp, #0
 801386e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8013870:	4b22      	ldr	r3, [pc, #136]	; (80138fc <SDMMC_GetCmdResp7+0x94>)
 8013872:	681b      	ldr	r3, [r3, #0]
 8013874:	4a22      	ldr	r2, [pc, #136]	; (8013900 <SDMMC_GetCmdResp7+0x98>)
 8013876:	fba2 2303 	umull	r2, r3, r2, r3
 801387a:	0a5b      	lsrs	r3, r3, #9
 801387c:	f241 3288 	movw	r2, #5000	; 0x1388
 8013880:	fb02 f303 	mul.w	r3, r2, r3
 8013884:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8013886:	68fb      	ldr	r3, [r7, #12]
 8013888:	1e5a      	subs	r2, r3, #1
 801388a:	60fa      	str	r2, [r7, #12]
 801388c:	2b00      	cmp	r3, #0
 801388e:	d102      	bne.n	8013896 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013890:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8013894:	e02c      	b.n	80138f0 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8013896:	687b      	ldr	r3, [r7, #4]
 8013898:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801389a:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801389c:	68bb      	ldr	r3, [r7, #8]
 801389e:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80138a2:	2b00      	cmp	r3, #0
 80138a4:	d0ef      	beq.n	8013886 <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80138a6:	68bb      	ldr	r3, [r7, #8]
 80138a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80138ac:	2b00      	cmp	r3, #0
 80138ae:	d1ea      	bne.n	8013886 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80138b0:	687b      	ldr	r3, [r7, #4]
 80138b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80138b4:	f003 0304 	and.w	r3, r3, #4
 80138b8:	2b00      	cmp	r3, #0
 80138ba:	d004      	beq.n	80138c6 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80138bc:	687b      	ldr	r3, [r7, #4]
 80138be:	2204      	movs	r2, #4
 80138c0:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80138c2:	2304      	movs	r3, #4
 80138c4:	e014      	b.n	80138f0 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80138c6:	687b      	ldr	r3, [r7, #4]
 80138c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80138ca:	f003 0301 	and.w	r3, r3, #1
 80138ce:	2b00      	cmp	r3, #0
 80138d0:	d004      	beq.n	80138dc <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80138d2:	687b      	ldr	r3, [r7, #4]
 80138d4:	2201      	movs	r2, #1
 80138d6:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80138d8:	2301      	movs	r3, #1
 80138da:	e009      	b.n	80138f0 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 80138dc:	687b      	ldr	r3, [r7, #4]
 80138de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80138e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80138e4:	2b00      	cmp	r3, #0
 80138e6:	d002      	beq.n	80138ee <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 80138e8:	687b      	ldr	r3, [r7, #4]
 80138ea:	2240      	movs	r2, #64	; 0x40
 80138ec:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80138ee:	2300      	movs	r3, #0

}
 80138f0:	4618      	mov	r0, r3
 80138f2:	3714      	adds	r7, #20
 80138f4:	46bd      	mov	sp, r7
 80138f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138fa:	4770      	bx	lr
 80138fc:	24000000 	.word	0x24000000
 8013900:	10624dd3 	.word	0x10624dd3

08013904 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8013904:	b480      	push	{r7}
 8013906:	b085      	sub	sp, #20
 8013908:	af00      	add	r7, sp, #0
 801390a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 801390c:	4b11      	ldr	r3, [pc, #68]	; (8013954 <SDMMC_GetCmdError+0x50>)
 801390e:	681b      	ldr	r3, [r3, #0]
 8013910:	4a11      	ldr	r2, [pc, #68]	; (8013958 <SDMMC_GetCmdError+0x54>)
 8013912:	fba2 2303 	umull	r2, r3, r2, r3
 8013916:	0a5b      	lsrs	r3, r3, #9
 8013918:	f241 3288 	movw	r2, #5000	; 0x1388
 801391c:	fb02 f303 	mul.w	r3, r2, r3
 8013920:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8013922:	68fb      	ldr	r3, [r7, #12]
 8013924:	1e5a      	subs	r2, r3, #1
 8013926:	60fa      	str	r2, [r7, #12]
 8013928:	2b00      	cmp	r3, #0
 801392a:	d102      	bne.n	8013932 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 801392c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8013930:	e009      	b.n	8013946 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8013932:	687b      	ldr	r3, [r7, #4]
 8013934:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013936:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801393a:	2b00      	cmp	r3, #0
 801393c:	d0f1      	beq.n	8013922 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801393e:	687b      	ldr	r3, [r7, #4]
 8013940:	4a06      	ldr	r2, [pc, #24]	; (801395c <SDMMC_GetCmdError+0x58>)
 8013942:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 8013944:	2300      	movs	r3, #0
}
 8013946:	4618      	mov	r0, r3
 8013948:	3714      	adds	r7, #20
 801394a:	46bd      	mov	sp, r7
 801394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013950:	4770      	bx	lr
 8013952:	bf00      	nop
 8013954:	24000000 	.word	0x24000000
 8013958:	10624dd3 	.word	0x10624dd3
 801395c:	002000c5 	.word	0x002000c5

08013960 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8013960:	b084      	sub	sp, #16
 8013962:	b580      	push	{r7, lr}
 8013964:	b084      	sub	sp, #16
 8013966:	af00      	add	r7, sp, #0
 8013968:	6078      	str	r0, [r7, #4]
 801396a:	f107 001c 	add.w	r0, r7, #28
 801396e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8013972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013974:	2b01      	cmp	r3, #1
 8013976:	d120      	bne.n	80139ba <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8013978:	687b      	ldr	r3, [r7, #4]
 801397a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801397c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8013980:	687b      	ldr	r3, [r7, #4]
 8013982:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8013984:	687b      	ldr	r3, [r7, #4]
 8013986:	68da      	ldr	r2, [r3, #12]
 8013988:	4b2a      	ldr	r3, [pc, #168]	; (8013a34 <USB_CoreInit+0xd4>)
 801398a:	4013      	ands	r3, r2
 801398c:	687a      	ldr	r2, [r7, #4]
 801398e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8013990:	687b      	ldr	r3, [r7, #4]
 8013992:	68db      	ldr	r3, [r3, #12]
 8013994:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8013998:	687b      	ldr	r3, [r7, #4]
 801399a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 801399c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801399e:	2b01      	cmp	r3, #1
 80139a0:	d105      	bne.n	80139ae <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80139a2:	687b      	ldr	r3, [r7, #4]
 80139a4:	68db      	ldr	r3, [r3, #12]
 80139a6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80139aa:	687b      	ldr	r3, [r7, #4]
 80139ac:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80139ae:	6878      	ldr	r0, [r7, #4]
 80139b0:	f001 faf8 	bl	8014fa4 <USB_CoreReset>
 80139b4:	4603      	mov	r3, r0
 80139b6:	73fb      	strb	r3, [r7, #15]
 80139b8:	e01a      	b.n	80139f0 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80139ba:	687b      	ldr	r3, [r7, #4]
 80139bc:	68db      	ldr	r3, [r3, #12]
 80139be:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80139c2:	687b      	ldr	r3, [r7, #4]
 80139c4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80139c6:	6878      	ldr	r0, [r7, #4]
 80139c8:	f001 faec 	bl	8014fa4 <USB_CoreReset>
 80139cc:	4603      	mov	r3, r0
 80139ce:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80139d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80139d2:	2b00      	cmp	r3, #0
 80139d4:	d106      	bne.n	80139e4 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80139d6:	687b      	ldr	r3, [r7, #4]
 80139d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80139da:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80139de:	687b      	ldr	r3, [r7, #4]
 80139e0:	639a      	str	r2, [r3, #56]	; 0x38
 80139e2:	e005      	b.n	80139f0 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80139e4:	687b      	ldr	r3, [r7, #4]
 80139e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80139e8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80139ec:	687b      	ldr	r3, [r7, #4]
 80139ee:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80139f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80139f2:	2b01      	cmp	r3, #1
 80139f4:	d116      	bne.n	8013a24 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80139f6:	687b      	ldr	r3, [r7, #4]
 80139f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80139fa:	b29a      	uxth	r2, r3
 80139fc:	687b      	ldr	r3, [r7, #4]
 80139fe:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8013a00:	687b      	ldr	r3, [r7, #4]
 8013a02:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8013a04:	4b0c      	ldr	r3, [pc, #48]	; (8013a38 <USB_CoreInit+0xd8>)
 8013a06:	4313      	orrs	r3, r2
 8013a08:	687a      	ldr	r2, [r7, #4]
 8013a0a:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8013a0c:	687b      	ldr	r3, [r7, #4]
 8013a0e:	689b      	ldr	r3, [r3, #8]
 8013a10:	f043 0206 	orr.w	r2, r3, #6
 8013a14:	687b      	ldr	r3, [r7, #4]
 8013a16:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8013a18:	687b      	ldr	r3, [r7, #4]
 8013a1a:	689b      	ldr	r3, [r3, #8]
 8013a1c:	f043 0220 	orr.w	r2, r3, #32
 8013a20:	687b      	ldr	r3, [r7, #4]
 8013a22:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8013a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8013a26:	4618      	mov	r0, r3
 8013a28:	3710      	adds	r7, #16
 8013a2a:	46bd      	mov	sp, r7
 8013a2c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013a30:	b004      	add	sp, #16
 8013a32:	4770      	bx	lr
 8013a34:	ffbdffbf 	.word	0xffbdffbf
 8013a38:	03ee0000 	.word	0x03ee0000

08013a3c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8013a3c:	b480      	push	{r7}
 8013a3e:	b087      	sub	sp, #28
 8013a40:	af00      	add	r7, sp, #0
 8013a42:	60f8      	str	r0, [r7, #12]
 8013a44:	60b9      	str	r1, [r7, #8]
 8013a46:	4613      	mov	r3, r2
 8013a48:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8013a4a:	79fb      	ldrb	r3, [r7, #7]
 8013a4c:	2b02      	cmp	r3, #2
 8013a4e:	d165      	bne.n	8013b1c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8013a50:	68bb      	ldr	r3, [r7, #8]
 8013a52:	4a41      	ldr	r2, [pc, #260]	; (8013b58 <USB_SetTurnaroundTime+0x11c>)
 8013a54:	4293      	cmp	r3, r2
 8013a56:	d906      	bls.n	8013a66 <USB_SetTurnaroundTime+0x2a>
 8013a58:	68bb      	ldr	r3, [r7, #8]
 8013a5a:	4a40      	ldr	r2, [pc, #256]	; (8013b5c <USB_SetTurnaroundTime+0x120>)
 8013a5c:	4293      	cmp	r3, r2
 8013a5e:	d202      	bcs.n	8013a66 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8013a60:	230f      	movs	r3, #15
 8013a62:	617b      	str	r3, [r7, #20]
 8013a64:	e062      	b.n	8013b2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8013a66:	68bb      	ldr	r3, [r7, #8]
 8013a68:	4a3c      	ldr	r2, [pc, #240]	; (8013b5c <USB_SetTurnaroundTime+0x120>)
 8013a6a:	4293      	cmp	r3, r2
 8013a6c:	d306      	bcc.n	8013a7c <USB_SetTurnaroundTime+0x40>
 8013a6e:	68bb      	ldr	r3, [r7, #8]
 8013a70:	4a3b      	ldr	r2, [pc, #236]	; (8013b60 <USB_SetTurnaroundTime+0x124>)
 8013a72:	4293      	cmp	r3, r2
 8013a74:	d202      	bcs.n	8013a7c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8013a76:	230e      	movs	r3, #14
 8013a78:	617b      	str	r3, [r7, #20]
 8013a7a:	e057      	b.n	8013b2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8013a7c:	68bb      	ldr	r3, [r7, #8]
 8013a7e:	4a38      	ldr	r2, [pc, #224]	; (8013b60 <USB_SetTurnaroundTime+0x124>)
 8013a80:	4293      	cmp	r3, r2
 8013a82:	d306      	bcc.n	8013a92 <USB_SetTurnaroundTime+0x56>
 8013a84:	68bb      	ldr	r3, [r7, #8]
 8013a86:	4a37      	ldr	r2, [pc, #220]	; (8013b64 <USB_SetTurnaroundTime+0x128>)
 8013a88:	4293      	cmp	r3, r2
 8013a8a:	d202      	bcs.n	8013a92 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8013a8c:	230d      	movs	r3, #13
 8013a8e:	617b      	str	r3, [r7, #20]
 8013a90:	e04c      	b.n	8013b2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8013a92:	68bb      	ldr	r3, [r7, #8]
 8013a94:	4a33      	ldr	r2, [pc, #204]	; (8013b64 <USB_SetTurnaroundTime+0x128>)
 8013a96:	4293      	cmp	r3, r2
 8013a98:	d306      	bcc.n	8013aa8 <USB_SetTurnaroundTime+0x6c>
 8013a9a:	68bb      	ldr	r3, [r7, #8]
 8013a9c:	4a32      	ldr	r2, [pc, #200]	; (8013b68 <USB_SetTurnaroundTime+0x12c>)
 8013a9e:	4293      	cmp	r3, r2
 8013aa0:	d802      	bhi.n	8013aa8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8013aa2:	230c      	movs	r3, #12
 8013aa4:	617b      	str	r3, [r7, #20]
 8013aa6:	e041      	b.n	8013b2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8013aa8:	68bb      	ldr	r3, [r7, #8]
 8013aaa:	4a2f      	ldr	r2, [pc, #188]	; (8013b68 <USB_SetTurnaroundTime+0x12c>)
 8013aac:	4293      	cmp	r3, r2
 8013aae:	d906      	bls.n	8013abe <USB_SetTurnaroundTime+0x82>
 8013ab0:	68bb      	ldr	r3, [r7, #8]
 8013ab2:	4a2e      	ldr	r2, [pc, #184]	; (8013b6c <USB_SetTurnaroundTime+0x130>)
 8013ab4:	4293      	cmp	r3, r2
 8013ab6:	d802      	bhi.n	8013abe <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8013ab8:	230b      	movs	r3, #11
 8013aba:	617b      	str	r3, [r7, #20]
 8013abc:	e036      	b.n	8013b2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8013abe:	68bb      	ldr	r3, [r7, #8]
 8013ac0:	4a2a      	ldr	r2, [pc, #168]	; (8013b6c <USB_SetTurnaroundTime+0x130>)
 8013ac2:	4293      	cmp	r3, r2
 8013ac4:	d906      	bls.n	8013ad4 <USB_SetTurnaroundTime+0x98>
 8013ac6:	68bb      	ldr	r3, [r7, #8]
 8013ac8:	4a29      	ldr	r2, [pc, #164]	; (8013b70 <USB_SetTurnaroundTime+0x134>)
 8013aca:	4293      	cmp	r3, r2
 8013acc:	d802      	bhi.n	8013ad4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8013ace:	230a      	movs	r3, #10
 8013ad0:	617b      	str	r3, [r7, #20]
 8013ad2:	e02b      	b.n	8013b2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8013ad4:	68bb      	ldr	r3, [r7, #8]
 8013ad6:	4a26      	ldr	r2, [pc, #152]	; (8013b70 <USB_SetTurnaroundTime+0x134>)
 8013ad8:	4293      	cmp	r3, r2
 8013ada:	d906      	bls.n	8013aea <USB_SetTurnaroundTime+0xae>
 8013adc:	68bb      	ldr	r3, [r7, #8]
 8013ade:	4a25      	ldr	r2, [pc, #148]	; (8013b74 <USB_SetTurnaroundTime+0x138>)
 8013ae0:	4293      	cmp	r3, r2
 8013ae2:	d202      	bcs.n	8013aea <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8013ae4:	2309      	movs	r3, #9
 8013ae6:	617b      	str	r3, [r7, #20]
 8013ae8:	e020      	b.n	8013b2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8013aea:	68bb      	ldr	r3, [r7, #8]
 8013aec:	4a21      	ldr	r2, [pc, #132]	; (8013b74 <USB_SetTurnaroundTime+0x138>)
 8013aee:	4293      	cmp	r3, r2
 8013af0:	d306      	bcc.n	8013b00 <USB_SetTurnaroundTime+0xc4>
 8013af2:	68bb      	ldr	r3, [r7, #8]
 8013af4:	4a20      	ldr	r2, [pc, #128]	; (8013b78 <USB_SetTurnaroundTime+0x13c>)
 8013af6:	4293      	cmp	r3, r2
 8013af8:	d802      	bhi.n	8013b00 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8013afa:	2308      	movs	r3, #8
 8013afc:	617b      	str	r3, [r7, #20]
 8013afe:	e015      	b.n	8013b2c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8013b00:	68bb      	ldr	r3, [r7, #8]
 8013b02:	4a1d      	ldr	r2, [pc, #116]	; (8013b78 <USB_SetTurnaroundTime+0x13c>)
 8013b04:	4293      	cmp	r3, r2
 8013b06:	d906      	bls.n	8013b16 <USB_SetTurnaroundTime+0xda>
 8013b08:	68bb      	ldr	r3, [r7, #8]
 8013b0a:	4a1c      	ldr	r2, [pc, #112]	; (8013b7c <USB_SetTurnaroundTime+0x140>)
 8013b0c:	4293      	cmp	r3, r2
 8013b0e:	d202      	bcs.n	8013b16 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8013b10:	2307      	movs	r3, #7
 8013b12:	617b      	str	r3, [r7, #20]
 8013b14:	e00a      	b.n	8013b2c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8013b16:	2306      	movs	r3, #6
 8013b18:	617b      	str	r3, [r7, #20]
 8013b1a:	e007      	b.n	8013b2c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8013b1c:	79fb      	ldrb	r3, [r7, #7]
 8013b1e:	2b00      	cmp	r3, #0
 8013b20:	d102      	bne.n	8013b28 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8013b22:	2309      	movs	r3, #9
 8013b24:	617b      	str	r3, [r7, #20]
 8013b26:	e001      	b.n	8013b2c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8013b28:	2309      	movs	r3, #9
 8013b2a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8013b2c:	68fb      	ldr	r3, [r7, #12]
 8013b2e:	68db      	ldr	r3, [r3, #12]
 8013b30:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8013b34:	68fb      	ldr	r3, [r7, #12]
 8013b36:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8013b38:	68fb      	ldr	r3, [r7, #12]
 8013b3a:	68da      	ldr	r2, [r3, #12]
 8013b3c:	697b      	ldr	r3, [r7, #20]
 8013b3e:	029b      	lsls	r3, r3, #10
 8013b40:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8013b44:	431a      	orrs	r2, r3
 8013b46:	68fb      	ldr	r3, [r7, #12]
 8013b48:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8013b4a:	2300      	movs	r3, #0
}
 8013b4c:	4618      	mov	r0, r3
 8013b4e:	371c      	adds	r7, #28
 8013b50:	46bd      	mov	sp, r7
 8013b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b56:	4770      	bx	lr
 8013b58:	00d8acbf 	.word	0x00d8acbf
 8013b5c:	00e4e1c0 	.word	0x00e4e1c0
 8013b60:	00f42400 	.word	0x00f42400
 8013b64:	01067380 	.word	0x01067380
 8013b68:	011a499f 	.word	0x011a499f
 8013b6c:	01312cff 	.word	0x01312cff
 8013b70:	014ca43f 	.word	0x014ca43f
 8013b74:	016e3600 	.word	0x016e3600
 8013b78:	01a6ab1f 	.word	0x01a6ab1f
 8013b7c:	01e84800 	.word	0x01e84800

08013b80 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8013b80:	b480      	push	{r7}
 8013b82:	b083      	sub	sp, #12
 8013b84:	af00      	add	r7, sp, #0
 8013b86:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8013b88:	687b      	ldr	r3, [r7, #4]
 8013b8a:	689b      	ldr	r3, [r3, #8]
 8013b8c:	f043 0201 	orr.w	r2, r3, #1
 8013b90:	687b      	ldr	r3, [r7, #4]
 8013b92:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8013b94:	2300      	movs	r3, #0
}
 8013b96:	4618      	mov	r0, r3
 8013b98:	370c      	adds	r7, #12
 8013b9a:	46bd      	mov	sp, r7
 8013b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ba0:	4770      	bx	lr

08013ba2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8013ba2:	b480      	push	{r7}
 8013ba4:	b083      	sub	sp, #12
 8013ba6:	af00      	add	r7, sp, #0
 8013ba8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8013baa:	687b      	ldr	r3, [r7, #4]
 8013bac:	689b      	ldr	r3, [r3, #8]
 8013bae:	f023 0201 	bic.w	r2, r3, #1
 8013bb2:	687b      	ldr	r3, [r7, #4]
 8013bb4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8013bb6:	2300      	movs	r3, #0
}
 8013bb8:	4618      	mov	r0, r3
 8013bba:	370c      	adds	r7, #12
 8013bbc:	46bd      	mov	sp, r7
 8013bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bc2:	4770      	bx	lr

08013bc4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8013bc4:	b580      	push	{r7, lr}
 8013bc6:	b084      	sub	sp, #16
 8013bc8:	af00      	add	r7, sp, #0
 8013bca:	6078      	str	r0, [r7, #4]
 8013bcc:	460b      	mov	r3, r1
 8013bce:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8013bd0:	2300      	movs	r3, #0
 8013bd2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8013bd4:	687b      	ldr	r3, [r7, #4]
 8013bd6:	68db      	ldr	r3, [r3, #12]
 8013bd8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8013bdc:	687b      	ldr	r3, [r7, #4]
 8013bde:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8013be0:	78fb      	ldrb	r3, [r7, #3]
 8013be2:	2b01      	cmp	r3, #1
 8013be4:	d115      	bne.n	8013c12 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	68db      	ldr	r3, [r3, #12]
 8013bea:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8013bee:	687b      	ldr	r3, [r7, #4]
 8013bf0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8013bf2:	2001      	movs	r0, #1
 8013bf4:	f7f0 fa5a 	bl	80040ac <HAL_Delay>
      ms++;
 8013bf8:	68fb      	ldr	r3, [r7, #12]
 8013bfa:	3301      	adds	r3, #1
 8013bfc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8013bfe:	6878      	ldr	r0, [r7, #4]
 8013c00:	f001 f93f 	bl	8014e82 <USB_GetMode>
 8013c04:	4603      	mov	r3, r0
 8013c06:	2b01      	cmp	r3, #1
 8013c08:	d01e      	beq.n	8013c48 <USB_SetCurrentMode+0x84>
 8013c0a:	68fb      	ldr	r3, [r7, #12]
 8013c0c:	2b31      	cmp	r3, #49	; 0x31
 8013c0e:	d9f0      	bls.n	8013bf2 <USB_SetCurrentMode+0x2e>
 8013c10:	e01a      	b.n	8013c48 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8013c12:	78fb      	ldrb	r3, [r7, #3]
 8013c14:	2b00      	cmp	r3, #0
 8013c16:	d115      	bne.n	8013c44 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8013c18:	687b      	ldr	r3, [r7, #4]
 8013c1a:	68db      	ldr	r3, [r3, #12]
 8013c1c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8013c20:	687b      	ldr	r3, [r7, #4]
 8013c22:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8013c24:	2001      	movs	r0, #1
 8013c26:	f7f0 fa41 	bl	80040ac <HAL_Delay>
      ms++;
 8013c2a:	68fb      	ldr	r3, [r7, #12]
 8013c2c:	3301      	adds	r3, #1
 8013c2e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8013c30:	6878      	ldr	r0, [r7, #4]
 8013c32:	f001 f926 	bl	8014e82 <USB_GetMode>
 8013c36:	4603      	mov	r3, r0
 8013c38:	2b00      	cmp	r3, #0
 8013c3a:	d005      	beq.n	8013c48 <USB_SetCurrentMode+0x84>
 8013c3c:	68fb      	ldr	r3, [r7, #12]
 8013c3e:	2b31      	cmp	r3, #49	; 0x31
 8013c40:	d9f0      	bls.n	8013c24 <USB_SetCurrentMode+0x60>
 8013c42:	e001      	b.n	8013c48 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8013c44:	2301      	movs	r3, #1
 8013c46:	e005      	b.n	8013c54 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8013c48:	68fb      	ldr	r3, [r7, #12]
 8013c4a:	2b32      	cmp	r3, #50	; 0x32
 8013c4c:	d101      	bne.n	8013c52 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8013c4e:	2301      	movs	r3, #1
 8013c50:	e000      	b.n	8013c54 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8013c52:	2300      	movs	r3, #0
}
 8013c54:	4618      	mov	r0, r3
 8013c56:	3710      	adds	r7, #16
 8013c58:	46bd      	mov	sp, r7
 8013c5a:	bd80      	pop	{r7, pc}

08013c5c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8013c5c:	b084      	sub	sp, #16
 8013c5e:	b580      	push	{r7, lr}
 8013c60:	b086      	sub	sp, #24
 8013c62:	af00      	add	r7, sp, #0
 8013c64:	6078      	str	r0, [r7, #4]
 8013c66:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8013c6a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8013c6e:	2300      	movs	r3, #0
 8013c70:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013c72:	687b      	ldr	r3, [r7, #4]
 8013c74:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8013c76:	2300      	movs	r3, #0
 8013c78:	613b      	str	r3, [r7, #16]
 8013c7a:	e009      	b.n	8013c90 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8013c7c:	687a      	ldr	r2, [r7, #4]
 8013c7e:	693b      	ldr	r3, [r7, #16]
 8013c80:	3340      	adds	r3, #64	; 0x40
 8013c82:	009b      	lsls	r3, r3, #2
 8013c84:	4413      	add	r3, r2
 8013c86:	2200      	movs	r2, #0
 8013c88:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8013c8a:	693b      	ldr	r3, [r7, #16]
 8013c8c:	3301      	adds	r3, #1
 8013c8e:	613b      	str	r3, [r7, #16]
 8013c90:	693b      	ldr	r3, [r7, #16]
 8013c92:	2b0e      	cmp	r3, #14
 8013c94:	d9f2      	bls.n	8013c7c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8013c96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013c98:	2b00      	cmp	r3, #0
 8013c9a:	d11c      	bne.n	8013cd6 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8013c9c:	68fb      	ldr	r3, [r7, #12]
 8013c9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013ca2:	685b      	ldr	r3, [r3, #4]
 8013ca4:	68fa      	ldr	r2, [r7, #12]
 8013ca6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8013caa:	f043 0302 	orr.w	r3, r3, #2
 8013cae:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8013cb0:	687b      	ldr	r3, [r7, #4]
 8013cb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013cb4:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8013cb8:	687b      	ldr	r3, [r7, #4]
 8013cba:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8013cbc:	687b      	ldr	r3, [r7, #4]
 8013cbe:	681b      	ldr	r3, [r3, #0]
 8013cc0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8013cc4:	687b      	ldr	r3, [r7, #4]
 8013cc6:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8013cc8:	687b      	ldr	r3, [r7, #4]
 8013cca:	681b      	ldr	r3, [r3, #0]
 8013ccc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8013cd0:	687b      	ldr	r3, [r7, #4]
 8013cd2:	601a      	str	r2, [r3, #0]
 8013cd4:	e005      	b.n	8013ce2 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8013cd6:	687b      	ldr	r3, [r7, #4]
 8013cd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013cda:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8013cde:	687b      	ldr	r3, [r7, #4]
 8013ce0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8013ce2:	68fb      	ldr	r3, [r7, #12]
 8013ce4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8013ce8:	461a      	mov	r2, r3
 8013cea:	2300      	movs	r3, #0
 8013cec:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8013cee:	68fb      	ldr	r3, [r7, #12]
 8013cf0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013cf4:	4619      	mov	r1, r3
 8013cf6:	68fb      	ldr	r3, [r7, #12]
 8013cf8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013cfc:	461a      	mov	r2, r3
 8013cfe:	680b      	ldr	r3, [r1, #0]
 8013d00:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8013d02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013d04:	2b01      	cmp	r3, #1
 8013d06:	d10c      	bne.n	8013d22 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8013d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d0a:	2b00      	cmp	r3, #0
 8013d0c:	d104      	bne.n	8013d18 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8013d0e:	2100      	movs	r1, #0
 8013d10:	6878      	ldr	r0, [r7, #4]
 8013d12:	f000 f965 	bl	8013fe0 <USB_SetDevSpeed>
 8013d16:	e008      	b.n	8013d2a <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8013d18:	2101      	movs	r1, #1
 8013d1a:	6878      	ldr	r0, [r7, #4]
 8013d1c:	f000 f960 	bl	8013fe0 <USB_SetDevSpeed>
 8013d20:	e003      	b.n	8013d2a <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8013d22:	2103      	movs	r1, #3
 8013d24:	6878      	ldr	r0, [r7, #4]
 8013d26:	f000 f95b 	bl	8013fe0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8013d2a:	2110      	movs	r1, #16
 8013d2c:	6878      	ldr	r0, [r7, #4]
 8013d2e:	f000 f8f3 	bl	8013f18 <USB_FlushTxFifo>
 8013d32:	4603      	mov	r3, r0
 8013d34:	2b00      	cmp	r3, #0
 8013d36:	d001      	beq.n	8013d3c <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8013d38:	2301      	movs	r3, #1
 8013d3a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8013d3c:	6878      	ldr	r0, [r7, #4]
 8013d3e:	f000 f91f 	bl	8013f80 <USB_FlushRxFifo>
 8013d42:	4603      	mov	r3, r0
 8013d44:	2b00      	cmp	r3, #0
 8013d46:	d001      	beq.n	8013d4c <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8013d48:	2301      	movs	r3, #1
 8013d4a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8013d4c:	68fb      	ldr	r3, [r7, #12]
 8013d4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013d52:	461a      	mov	r2, r3
 8013d54:	2300      	movs	r3, #0
 8013d56:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8013d58:	68fb      	ldr	r3, [r7, #12]
 8013d5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013d5e:	461a      	mov	r2, r3
 8013d60:	2300      	movs	r3, #0
 8013d62:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8013d64:	68fb      	ldr	r3, [r7, #12]
 8013d66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013d6a:	461a      	mov	r2, r3
 8013d6c:	2300      	movs	r3, #0
 8013d6e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013d70:	2300      	movs	r3, #0
 8013d72:	613b      	str	r3, [r7, #16]
 8013d74:	e043      	b.n	8013dfe <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8013d76:	693b      	ldr	r3, [r7, #16]
 8013d78:	015a      	lsls	r2, r3, #5
 8013d7a:	68fb      	ldr	r3, [r7, #12]
 8013d7c:	4413      	add	r3, r2
 8013d7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013d82:	681b      	ldr	r3, [r3, #0]
 8013d84:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013d88:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013d8c:	d118      	bne.n	8013dc0 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8013d8e:	693b      	ldr	r3, [r7, #16]
 8013d90:	2b00      	cmp	r3, #0
 8013d92:	d10a      	bne.n	8013daa <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8013d94:	693b      	ldr	r3, [r7, #16]
 8013d96:	015a      	lsls	r2, r3, #5
 8013d98:	68fb      	ldr	r3, [r7, #12]
 8013d9a:	4413      	add	r3, r2
 8013d9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013da0:	461a      	mov	r2, r3
 8013da2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8013da6:	6013      	str	r3, [r2, #0]
 8013da8:	e013      	b.n	8013dd2 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8013daa:	693b      	ldr	r3, [r7, #16]
 8013dac:	015a      	lsls	r2, r3, #5
 8013dae:	68fb      	ldr	r3, [r7, #12]
 8013db0:	4413      	add	r3, r2
 8013db2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013db6:	461a      	mov	r2, r3
 8013db8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8013dbc:	6013      	str	r3, [r2, #0]
 8013dbe:	e008      	b.n	8013dd2 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8013dc0:	693b      	ldr	r3, [r7, #16]
 8013dc2:	015a      	lsls	r2, r3, #5
 8013dc4:	68fb      	ldr	r3, [r7, #12]
 8013dc6:	4413      	add	r3, r2
 8013dc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013dcc:	461a      	mov	r2, r3
 8013dce:	2300      	movs	r3, #0
 8013dd0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8013dd2:	693b      	ldr	r3, [r7, #16]
 8013dd4:	015a      	lsls	r2, r3, #5
 8013dd6:	68fb      	ldr	r3, [r7, #12]
 8013dd8:	4413      	add	r3, r2
 8013dda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013dde:	461a      	mov	r2, r3
 8013de0:	2300      	movs	r3, #0
 8013de2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8013de4:	693b      	ldr	r3, [r7, #16]
 8013de6:	015a      	lsls	r2, r3, #5
 8013de8:	68fb      	ldr	r3, [r7, #12]
 8013dea:	4413      	add	r3, r2
 8013dec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013df0:	461a      	mov	r2, r3
 8013df2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8013df6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013df8:	693b      	ldr	r3, [r7, #16]
 8013dfa:	3301      	adds	r3, #1
 8013dfc:	613b      	str	r3, [r7, #16]
 8013dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013e00:	693a      	ldr	r2, [r7, #16]
 8013e02:	429a      	cmp	r2, r3
 8013e04:	d3b7      	bcc.n	8013d76 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013e06:	2300      	movs	r3, #0
 8013e08:	613b      	str	r3, [r7, #16]
 8013e0a:	e043      	b.n	8013e94 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8013e0c:	693b      	ldr	r3, [r7, #16]
 8013e0e:	015a      	lsls	r2, r3, #5
 8013e10:	68fb      	ldr	r3, [r7, #12]
 8013e12:	4413      	add	r3, r2
 8013e14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013e18:	681b      	ldr	r3, [r3, #0]
 8013e1a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013e1e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013e22:	d118      	bne.n	8013e56 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8013e24:	693b      	ldr	r3, [r7, #16]
 8013e26:	2b00      	cmp	r3, #0
 8013e28:	d10a      	bne.n	8013e40 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8013e2a:	693b      	ldr	r3, [r7, #16]
 8013e2c:	015a      	lsls	r2, r3, #5
 8013e2e:	68fb      	ldr	r3, [r7, #12]
 8013e30:	4413      	add	r3, r2
 8013e32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013e36:	461a      	mov	r2, r3
 8013e38:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8013e3c:	6013      	str	r3, [r2, #0]
 8013e3e:	e013      	b.n	8013e68 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8013e40:	693b      	ldr	r3, [r7, #16]
 8013e42:	015a      	lsls	r2, r3, #5
 8013e44:	68fb      	ldr	r3, [r7, #12]
 8013e46:	4413      	add	r3, r2
 8013e48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013e4c:	461a      	mov	r2, r3
 8013e4e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8013e52:	6013      	str	r3, [r2, #0]
 8013e54:	e008      	b.n	8013e68 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8013e56:	693b      	ldr	r3, [r7, #16]
 8013e58:	015a      	lsls	r2, r3, #5
 8013e5a:	68fb      	ldr	r3, [r7, #12]
 8013e5c:	4413      	add	r3, r2
 8013e5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013e62:	461a      	mov	r2, r3
 8013e64:	2300      	movs	r3, #0
 8013e66:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8013e68:	693b      	ldr	r3, [r7, #16]
 8013e6a:	015a      	lsls	r2, r3, #5
 8013e6c:	68fb      	ldr	r3, [r7, #12]
 8013e6e:	4413      	add	r3, r2
 8013e70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013e74:	461a      	mov	r2, r3
 8013e76:	2300      	movs	r3, #0
 8013e78:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8013e7a:	693b      	ldr	r3, [r7, #16]
 8013e7c:	015a      	lsls	r2, r3, #5
 8013e7e:	68fb      	ldr	r3, [r7, #12]
 8013e80:	4413      	add	r3, r2
 8013e82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013e86:	461a      	mov	r2, r3
 8013e88:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8013e8c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013e8e:	693b      	ldr	r3, [r7, #16]
 8013e90:	3301      	adds	r3, #1
 8013e92:	613b      	str	r3, [r7, #16]
 8013e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013e96:	693a      	ldr	r2, [r7, #16]
 8013e98:	429a      	cmp	r2, r3
 8013e9a:	d3b7      	bcc.n	8013e0c <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8013e9c:	68fb      	ldr	r3, [r7, #12]
 8013e9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013ea2:	691b      	ldr	r3, [r3, #16]
 8013ea4:	68fa      	ldr	r2, [r7, #12]
 8013ea6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8013eaa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013eae:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8013eb0:	687b      	ldr	r3, [r7, #4]
 8013eb2:	2200      	movs	r2, #0
 8013eb4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8013eb6:	687b      	ldr	r3, [r7, #4]
 8013eb8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8013ebc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8013ebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ec0:	2b00      	cmp	r3, #0
 8013ec2:	d105      	bne.n	8013ed0 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8013ec4:	687b      	ldr	r3, [r7, #4]
 8013ec6:	699b      	ldr	r3, [r3, #24]
 8013ec8:	f043 0210 	orr.w	r2, r3, #16
 8013ecc:	687b      	ldr	r3, [r7, #4]
 8013ece:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8013ed0:	687b      	ldr	r3, [r7, #4]
 8013ed2:	699a      	ldr	r2, [r3, #24]
 8013ed4:	4b0e      	ldr	r3, [pc, #56]	; (8013f10 <USB_DevInit+0x2b4>)
 8013ed6:	4313      	orrs	r3, r2
 8013ed8:	687a      	ldr	r2, [r7, #4]
 8013eda:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8013edc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013ede:	2b00      	cmp	r3, #0
 8013ee0:	d005      	beq.n	8013eee <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8013ee2:	687b      	ldr	r3, [r7, #4]
 8013ee4:	699b      	ldr	r3, [r3, #24]
 8013ee6:	f043 0208 	orr.w	r2, r3, #8
 8013eea:	687b      	ldr	r3, [r7, #4]
 8013eec:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8013eee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013ef0:	2b01      	cmp	r3, #1
 8013ef2:	d105      	bne.n	8013f00 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8013ef4:	687b      	ldr	r3, [r7, #4]
 8013ef6:	699a      	ldr	r2, [r3, #24]
 8013ef8:	4b06      	ldr	r3, [pc, #24]	; (8013f14 <USB_DevInit+0x2b8>)
 8013efa:	4313      	orrs	r3, r2
 8013efc:	687a      	ldr	r2, [r7, #4]
 8013efe:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8013f00:	7dfb      	ldrb	r3, [r7, #23]
}
 8013f02:	4618      	mov	r0, r3
 8013f04:	3718      	adds	r7, #24
 8013f06:	46bd      	mov	sp, r7
 8013f08:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013f0c:	b004      	add	sp, #16
 8013f0e:	4770      	bx	lr
 8013f10:	803c3800 	.word	0x803c3800
 8013f14:	40000004 	.word	0x40000004

08013f18 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8013f18:	b480      	push	{r7}
 8013f1a:	b085      	sub	sp, #20
 8013f1c:	af00      	add	r7, sp, #0
 8013f1e:	6078      	str	r0, [r7, #4]
 8013f20:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8013f22:	2300      	movs	r3, #0
 8013f24:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8013f26:	68fb      	ldr	r3, [r7, #12]
 8013f28:	3301      	adds	r3, #1
 8013f2a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013f2c:	68fb      	ldr	r3, [r7, #12]
 8013f2e:	4a13      	ldr	r2, [pc, #76]	; (8013f7c <USB_FlushTxFifo+0x64>)
 8013f30:	4293      	cmp	r3, r2
 8013f32:	d901      	bls.n	8013f38 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8013f34:	2303      	movs	r3, #3
 8013f36:	e01b      	b.n	8013f70 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8013f38:	687b      	ldr	r3, [r7, #4]
 8013f3a:	691b      	ldr	r3, [r3, #16]
 8013f3c:	2b00      	cmp	r3, #0
 8013f3e:	daf2      	bge.n	8013f26 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8013f40:	2300      	movs	r3, #0
 8013f42:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8013f44:	683b      	ldr	r3, [r7, #0]
 8013f46:	019b      	lsls	r3, r3, #6
 8013f48:	f043 0220 	orr.w	r2, r3, #32
 8013f4c:	687b      	ldr	r3, [r7, #4]
 8013f4e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8013f50:	68fb      	ldr	r3, [r7, #12]
 8013f52:	3301      	adds	r3, #1
 8013f54:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013f56:	68fb      	ldr	r3, [r7, #12]
 8013f58:	4a08      	ldr	r2, [pc, #32]	; (8013f7c <USB_FlushTxFifo+0x64>)
 8013f5a:	4293      	cmp	r3, r2
 8013f5c:	d901      	bls.n	8013f62 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8013f5e:	2303      	movs	r3, #3
 8013f60:	e006      	b.n	8013f70 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8013f62:	687b      	ldr	r3, [r7, #4]
 8013f64:	691b      	ldr	r3, [r3, #16]
 8013f66:	f003 0320 	and.w	r3, r3, #32
 8013f6a:	2b20      	cmp	r3, #32
 8013f6c:	d0f0      	beq.n	8013f50 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8013f6e:	2300      	movs	r3, #0
}
 8013f70:	4618      	mov	r0, r3
 8013f72:	3714      	adds	r7, #20
 8013f74:	46bd      	mov	sp, r7
 8013f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f7a:	4770      	bx	lr
 8013f7c:	00030d40 	.word	0x00030d40

08013f80 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8013f80:	b480      	push	{r7}
 8013f82:	b085      	sub	sp, #20
 8013f84:	af00      	add	r7, sp, #0
 8013f86:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8013f88:	2300      	movs	r3, #0
 8013f8a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8013f8c:	68fb      	ldr	r3, [r7, #12]
 8013f8e:	3301      	adds	r3, #1
 8013f90:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013f92:	68fb      	ldr	r3, [r7, #12]
 8013f94:	4a11      	ldr	r2, [pc, #68]	; (8013fdc <USB_FlushRxFifo+0x5c>)
 8013f96:	4293      	cmp	r3, r2
 8013f98:	d901      	bls.n	8013f9e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8013f9a:	2303      	movs	r3, #3
 8013f9c:	e018      	b.n	8013fd0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8013f9e:	687b      	ldr	r3, [r7, #4]
 8013fa0:	691b      	ldr	r3, [r3, #16]
 8013fa2:	2b00      	cmp	r3, #0
 8013fa4:	daf2      	bge.n	8013f8c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8013fa6:	2300      	movs	r3, #0
 8013fa8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8013faa:	687b      	ldr	r3, [r7, #4]
 8013fac:	2210      	movs	r2, #16
 8013fae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8013fb0:	68fb      	ldr	r3, [r7, #12]
 8013fb2:	3301      	adds	r3, #1
 8013fb4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013fb6:	68fb      	ldr	r3, [r7, #12]
 8013fb8:	4a08      	ldr	r2, [pc, #32]	; (8013fdc <USB_FlushRxFifo+0x5c>)
 8013fba:	4293      	cmp	r3, r2
 8013fbc:	d901      	bls.n	8013fc2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8013fbe:	2303      	movs	r3, #3
 8013fc0:	e006      	b.n	8013fd0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8013fc2:	687b      	ldr	r3, [r7, #4]
 8013fc4:	691b      	ldr	r3, [r3, #16]
 8013fc6:	f003 0310 	and.w	r3, r3, #16
 8013fca:	2b10      	cmp	r3, #16
 8013fcc:	d0f0      	beq.n	8013fb0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8013fce:	2300      	movs	r3, #0
}
 8013fd0:	4618      	mov	r0, r3
 8013fd2:	3714      	adds	r7, #20
 8013fd4:	46bd      	mov	sp, r7
 8013fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fda:	4770      	bx	lr
 8013fdc:	00030d40 	.word	0x00030d40

08013fe0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8013fe0:	b480      	push	{r7}
 8013fe2:	b085      	sub	sp, #20
 8013fe4:	af00      	add	r7, sp, #0
 8013fe6:	6078      	str	r0, [r7, #4]
 8013fe8:	460b      	mov	r3, r1
 8013fea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013fec:	687b      	ldr	r3, [r7, #4]
 8013fee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8013ff0:	68fb      	ldr	r3, [r7, #12]
 8013ff2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013ff6:	681a      	ldr	r2, [r3, #0]
 8013ff8:	78fb      	ldrb	r3, [r7, #3]
 8013ffa:	68f9      	ldr	r1, [r7, #12]
 8013ffc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8014000:	4313      	orrs	r3, r2
 8014002:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8014004:	2300      	movs	r3, #0
}
 8014006:	4618      	mov	r0, r3
 8014008:	3714      	adds	r7, #20
 801400a:	46bd      	mov	sp, r7
 801400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014010:	4770      	bx	lr

08014012 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8014012:	b480      	push	{r7}
 8014014:	b087      	sub	sp, #28
 8014016:	af00      	add	r7, sp, #0
 8014018:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801401a:	687b      	ldr	r3, [r7, #4]
 801401c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 801401e:	693b      	ldr	r3, [r7, #16]
 8014020:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014024:	689b      	ldr	r3, [r3, #8]
 8014026:	f003 0306 	and.w	r3, r3, #6
 801402a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 801402c:	68fb      	ldr	r3, [r7, #12]
 801402e:	2b00      	cmp	r3, #0
 8014030:	d102      	bne.n	8014038 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8014032:	2300      	movs	r3, #0
 8014034:	75fb      	strb	r3, [r7, #23]
 8014036:	e00a      	b.n	801404e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8014038:	68fb      	ldr	r3, [r7, #12]
 801403a:	2b02      	cmp	r3, #2
 801403c:	d002      	beq.n	8014044 <USB_GetDevSpeed+0x32>
 801403e:	68fb      	ldr	r3, [r7, #12]
 8014040:	2b06      	cmp	r3, #6
 8014042:	d102      	bne.n	801404a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8014044:	2302      	movs	r3, #2
 8014046:	75fb      	strb	r3, [r7, #23]
 8014048:	e001      	b.n	801404e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 801404a:	230f      	movs	r3, #15
 801404c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 801404e:	7dfb      	ldrb	r3, [r7, #23]
}
 8014050:	4618      	mov	r0, r3
 8014052:	371c      	adds	r7, #28
 8014054:	46bd      	mov	sp, r7
 8014056:	f85d 7b04 	ldr.w	r7, [sp], #4
 801405a:	4770      	bx	lr

0801405c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 801405c:	b480      	push	{r7}
 801405e:	b085      	sub	sp, #20
 8014060:	af00      	add	r7, sp, #0
 8014062:	6078      	str	r0, [r7, #4]
 8014064:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014066:	687b      	ldr	r3, [r7, #4]
 8014068:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801406a:	683b      	ldr	r3, [r7, #0]
 801406c:	781b      	ldrb	r3, [r3, #0]
 801406e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014070:	683b      	ldr	r3, [r7, #0]
 8014072:	785b      	ldrb	r3, [r3, #1]
 8014074:	2b01      	cmp	r3, #1
 8014076:	d139      	bne.n	80140ec <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8014078:	68fb      	ldr	r3, [r7, #12]
 801407a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801407e:	69da      	ldr	r2, [r3, #28]
 8014080:	683b      	ldr	r3, [r7, #0]
 8014082:	781b      	ldrb	r3, [r3, #0]
 8014084:	f003 030f 	and.w	r3, r3, #15
 8014088:	2101      	movs	r1, #1
 801408a:	fa01 f303 	lsl.w	r3, r1, r3
 801408e:	b29b      	uxth	r3, r3
 8014090:	68f9      	ldr	r1, [r7, #12]
 8014092:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8014096:	4313      	orrs	r3, r2
 8014098:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 801409a:	68bb      	ldr	r3, [r7, #8]
 801409c:	015a      	lsls	r2, r3, #5
 801409e:	68fb      	ldr	r3, [r7, #12]
 80140a0:	4413      	add	r3, r2
 80140a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80140a6:	681b      	ldr	r3, [r3, #0]
 80140a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80140ac:	2b00      	cmp	r3, #0
 80140ae:	d153      	bne.n	8014158 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80140b0:	68bb      	ldr	r3, [r7, #8]
 80140b2:	015a      	lsls	r2, r3, #5
 80140b4:	68fb      	ldr	r3, [r7, #12]
 80140b6:	4413      	add	r3, r2
 80140b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80140bc:	681a      	ldr	r2, [r3, #0]
 80140be:	683b      	ldr	r3, [r7, #0]
 80140c0:	689b      	ldr	r3, [r3, #8]
 80140c2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80140c6:	683b      	ldr	r3, [r7, #0]
 80140c8:	791b      	ldrb	r3, [r3, #4]
 80140ca:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80140cc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80140ce:	68bb      	ldr	r3, [r7, #8]
 80140d0:	059b      	lsls	r3, r3, #22
 80140d2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80140d4:	431a      	orrs	r2, r3
 80140d6:	68bb      	ldr	r3, [r7, #8]
 80140d8:	0159      	lsls	r1, r3, #5
 80140da:	68fb      	ldr	r3, [r7, #12]
 80140dc:	440b      	add	r3, r1
 80140de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80140e2:	4619      	mov	r1, r3
 80140e4:	4b20      	ldr	r3, [pc, #128]	; (8014168 <USB_ActivateEndpoint+0x10c>)
 80140e6:	4313      	orrs	r3, r2
 80140e8:	600b      	str	r3, [r1, #0]
 80140ea:	e035      	b.n	8014158 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80140ec:	68fb      	ldr	r3, [r7, #12]
 80140ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80140f2:	69da      	ldr	r2, [r3, #28]
 80140f4:	683b      	ldr	r3, [r7, #0]
 80140f6:	781b      	ldrb	r3, [r3, #0]
 80140f8:	f003 030f 	and.w	r3, r3, #15
 80140fc:	2101      	movs	r1, #1
 80140fe:	fa01 f303 	lsl.w	r3, r1, r3
 8014102:	041b      	lsls	r3, r3, #16
 8014104:	68f9      	ldr	r1, [r7, #12]
 8014106:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801410a:	4313      	orrs	r3, r2
 801410c:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 801410e:	68bb      	ldr	r3, [r7, #8]
 8014110:	015a      	lsls	r2, r3, #5
 8014112:	68fb      	ldr	r3, [r7, #12]
 8014114:	4413      	add	r3, r2
 8014116:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801411a:	681b      	ldr	r3, [r3, #0]
 801411c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8014120:	2b00      	cmp	r3, #0
 8014122:	d119      	bne.n	8014158 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8014124:	68bb      	ldr	r3, [r7, #8]
 8014126:	015a      	lsls	r2, r3, #5
 8014128:	68fb      	ldr	r3, [r7, #12]
 801412a:	4413      	add	r3, r2
 801412c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014130:	681a      	ldr	r2, [r3, #0]
 8014132:	683b      	ldr	r3, [r7, #0]
 8014134:	689b      	ldr	r3, [r3, #8]
 8014136:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 801413a:	683b      	ldr	r3, [r7, #0]
 801413c:	791b      	ldrb	r3, [r3, #4]
 801413e:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8014140:	430b      	orrs	r3, r1
 8014142:	431a      	orrs	r2, r3
 8014144:	68bb      	ldr	r3, [r7, #8]
 8014146:	0159      	lsls	r1, r3, #5
 8014148:	68fb      	ldr	r3, [r7, #12]
 801414a:	440b      	add	r3, r1
 801414c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014150:	4619      	mov	r1, r3
 8014152:	4b05      	ldr	r3, [pc, #20]	; (8014168 <USB_ActivateEndpoint+0x10c>)
 8014154:	4313      	orrs	r3, r2
 8014156:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8014158:	2300      	movs	r3, #0
}
 801415a:	4618      	mov	r0, r3
 801415c:	3714      	adds	r7, #20
 801415e:	46bd      	mov	sp, r7
 8014160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014164:	4770      	bx	lr
 8014166:	bf00      	nop
 8014168:	10008000 	.word	0x10008000

0801416c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 801416c:	b480      	push	{r7}
 801416e:	b085      	sub	sp, #20
 8014170:	af00      	add	r7, sp, #0
 8014172:	6078      	str	r0, [r7, #4]
 8014174:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014176:	687b      	ldr	r3, [r7, #4]
 8014178:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801417a:	683b      	ldr	r3, [r7, #0]
 801417c:	781b      	ldrb	r3, [r3, #0]
 801417e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8014180:	683b      	ldr	r3, [r7, #0]
 8014182:	785b      	ldrb	r3, [r3, #1]
 8014184:	2b01      	cmp	r3, #1
 8014186:	d161      	bne.n	801424c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014188:	68bb      	ldr	r3, [r7, #8]
 801418a:	015a      	lsls	r2, r3, #5
 801418c:	68fb      	ldr	r3, [r7, #12]
 801418e:	4413      	add	r3, r2
 8014190:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014194:	681b      	ldr	r3, [r3, #0]
 8014196:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801419a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801419e:	d11f      	bne.n	80141e0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80141a0:	68bb      	ldr	r3, [r7, #8]
 80141a2:	015a      	lsls	r2, r3, #5
 80141a4:	68fb      	ldr	r3, [r7, #12]
 80141a6:	4413      	add	r3, r2
 80141a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80141ac:	681b      	ldr	r3, [r3, #0]
 80141ae:	68ba      	ldr	r2, [r7, #8]
 80141b0:	0151      	lsls	r1, r2, #5
 80141b2:	68fa      	ldr	r2, [r7, #12]
 80141b4:	440a      	add	r2, r1
 80141b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80141ba:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80141be:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80141c0:	68bb      	ldr	r3, [r7, #8]
 80141c2:	015a      	lsls	r2, r3, #5
 80141c4:	68fb      	ldr	r3, [r7, #12]
 80141c6:	4413      	add	r3, r2
 80141c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80141cc:	681b      	ldr	r3, [r3, #0]
 80141ce:	68ba      	ldr	r2, [r7, #8]
 80141d0:	0151      	lsls	r1, r2, #5
 80141d2:	68fa      	ldr	r2, [r7, #12]
 80141d4:	440a      	add	r2, r1
 80141d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80141da:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80141de:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80141e0:	68fb      	ldr	r3, [r7, #12]
 80141e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80141e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80141e8:	683b      	ldr	r3, [r7, #0]
 80141ea:	781b      	ldrb	r3, [r3, #0]
 80141ec:	f003 030f 	and.w	r3, r3, #15
 80141f0:	2101      	movs	r1, #1
 80141f2:	fa01 f303 	lsl.w	r3, r1, r3
 80141f6:	b29b      	uxth	r3, r3
 80141f8:	43db      	mvns	r3, r3
 80141fa:	68f9      	ldr	r1, [r7, #12]
 80141fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8014200:	4013      	ands	r3, r2
 8014202:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8014204:	68fb      	ldr	r3, [r7, #12]
 8014206:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801420a:	69da      	ldr	r2, [r3, #28]
 801420c:	683b      	ldr	r3, [r7, #0]
 801420e:	781b      	ldrb	r3, [r3, #0]
 8014210:	f003 030f 	and.w	r3, r3, #15
 8014214:	2101      	movs	r1, #1
 8014216:	fa01 f303 	lsl.w	r3, r1, r3
 801421a:	b29b      	uxth	r3, r3
 801421c:	43db      	mvns	r3, r3
 801421e:	68f9      	ldr	r1, [r7, #12]
 8014220:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8014224:	4013      	ands	r3, r2
 8014226:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8014228:	68bb      	ldr	r3, [r7, #8]
 801422a:	015a      	lsls	r2, r3, #5
 801422c:	68fb      	ldr	r3, [r7, #12]
 801422e:	4413      	add	r3, r2
 8014230:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014234:	681a      	ldr	r2, [r3, #0]
 8014236:	68bb      	ldr	r3, [r7, #8]
 8014238:	0159      	lsls	r1, r3, #5
 801423a:	68fb      	ldr	r3, [r7, #12]
 801423c:	440b      	add	r3, r1
 801423e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014242:	4619      	mov	r1, r3
 8014244:	4b35      	ldr	r3, [pc, #212]	; (801431c <USB_DeactivateEndpoint+0x1b0>)
 8014246:	4013      	ands	r3, r2
 8014248:	600b      	str	r3, [r1, #0]
 801424a:	e060      	b.n	801430e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801424c:	68bb      	ldr	r3, [r7, #8]
 801424e:	015a      	lsls	r2, r3, #5
 8014250:	68fb      	ldr	r3, [r7, #12]
 8014252:	4413      	add	r3, r2
 8014254:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014258:	681b      	ldr	r3, [r3, #0]
 801425a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801425e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8014262:	d11f      	bne.n	80142a4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8014264:	68bb      	ldr	r3, [r7, #8]
 8014266:	015a      	lsls	r2, r3, #5
 8014268:	68fb      	ldr	r3, [r7, #12]
 801426a:	4413      	add	r3, r2
 801426c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014270:	681b      	ldr	r3, [r3, #0]
 8014272:	68ba      	ldr	r2, [r7, #8]
 8014274:	0151      	lsls	r1, r2, #5
 8014276:	68fa      	ldr	r2, [r7, #12]
 8014278:	440a      	add	r2, r1
 801427a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801427e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8014282:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8014284:	68bb      	ldr	r3, [r7, #8]
 8014286:	015a      	lsls	r2, r3, #5
 8014288:	68fb      	ldr	r3, [r7, #12]
 801428a:	4413      	add	r3, r2
 801428c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014290:	681b      	ldr	r3, [r3, #0]
 8014292:	68ba      	ldr	r2, [r7, #8]
 8014294:	0151      	lsls	r1, r2, #5
 8014296:	68fa      	ldr	r2, [r7, #12]
 8014298:	440a      	add	r2, r1
 801429a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801429e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80142a2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80142a4:	68fb      	ldr	r3, [r7, #12]
 80142a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80142aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80142ac:	683b      	ldr	r3, [r7, #0]
 80142ae:	781b      	ldrb	r3, [r3, #0]
 80142b0:	f003 030f 	and.w	r3, r3, #15
 80142b4:	2101      	movs	r1, #1
 80142b6:	fa01 f303 	lsl.w	r3, r1, r3
 80142ba:	041b      	lsls	r3, r3, #16
 80142bc:	43db      	mvns	r3, r3
 80142be:	68f9      	ldr	r1, [r7, #12]
 80142c0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80142c4:	4013      	ands	r3, r2
 80142c6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80142c8:	68fb      	ldr	r3, [r7, #12]
 80142ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80142ce:	69da      	ldr	r2, [r3, #28]
 80142d0:	683b      	ldr	r3, [r7, #0]
 80142d2:	781b      	ldrb	r3, [r3, #0]
 80142d4:	f003 030f 	and.w	r3, r3, #15
 80142d8:	2101      	movs	r1, #1
 80142da:	fa01 f303 	lsl.w	r3, r1, r3
 80142de:	041b      	lsls	r3, r3, #16
 80142e0:	43db      	mvns	r3, r3
 80142e2:	68f9      	ldr	r1, [r7, #12]
 80142e4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80142e8:	4013      	ands	r3, r2
 80142ea:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80142ec:	68bb      	ldr	r3, [r7, #8]
 80142ee:	015a      	lsls	r2, r3, #5
 80142f0:	68fb      	ldr	r3, [r7, #12]
 80142f2:	4413      	add	r3, r2
 80142f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80142f8:	681a      	ldr	r2, [r3, #0]
 80142fa:	68bb      	ldr	r3, [r7, #8]
 80142fc:	0159      	lsls	r1, r3, #5
 80142fe:	68fb      	ldr	r3, [r7, #12]
 8014300:	440b      	add	r3, r1
 8014302:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014306:	4619      	mov	r1, r3
 8014308:	4b05      	ldr	r3, [pc, #20]	; (8014320 <USB_DeactivateEndpoint+0x1b4>)
 801430a:	4013      	ands	r3, r2
 801430c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 801430e:	2300      	movs	r3, #0
}
 8014310:	4618      	mov	r0, r3
 8014312:	3714      	adds	r7, #20
 8014314:	46bd      	mov	sp, r7
 8014316:	f85d 7b04 	ldr.w	r7, [sp], #4
 801431a:	4770      	bx	lr
 801431c:	ec337800 	.word	0xec337800
 8014320:	eff37800 	.word	0xeff37800

08014324 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8014324:	b580      	push	{r7, lr}
 8014326:	b08a      	sub	sp, #40	; 0x28
 8014328:	af02      	add	r7, sp, #8
 801432a:	60f8      	str	r0, [r7, #12]
 801432c:	60b9      	str	r1, [r7, #8]
 801432e:	4613      	mov	r3, r2
 8014330:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014332:	68fb      	ldr	r3, [r7, #12]
 8014334:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8014336:	68bb      	ldr	r3, [r7, #8]
 8014338:	781b      	ldrb	r3, [r3, #0]
 801433a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 801433c:	68bb      	ldr	r3, [r7, #8]
 801433e:	785b      	ldrb	r3, [r3, #1]
 8014340:	2b01      	cmp	r3, #1
 8014342:	f040 8181 	bne.w	8014648 <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8014346:	68bb      	ldr	r3, [r7, #8]
 8014348:	691b      	ldr	r3, [r3, #16]
 801434a:	2b00      	cmp	r3, #0
 801434c:	d132      	bne.n	80143b4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801434e:	69bb      	ldr	r3, [r7, #24]
 8014350:	015a      	lsls	r2, r3, #5
 8014352:	69fb      	ldr	r3, [r7, #28]
 8014354:	4413      	add	r3, r2
 8014356:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801435a:	691a      	ldr	r2, [r3, #16]
 801435c:	69bb      	ldr	r3, [r7, #24]
 801435e:	0159      	lsls	r1, r3, #5
 8014360:	69fb      	ldr	r3, [r7, #28]
 8014362:	440b      	add	r3, r1
 8014364:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014368:	4619      	mov	r1, r3
 801436a:	4ba5      	ldr	r3, [pc, #660]	; (8014600 <USB_EPStartXfer+0x2dc>)
 801436c:	4013      	ands	r3, r2
 801436e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8014370:	69bb      	ldr	r3, [r7, #24]
 8014372:	015a      	lsls	r2, r3, #5
 8014374:	69fb      	ldr	r3, [r7, #28]
 8014376:	4413      	add	r3, r2
 8014378:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801437c:	691b      	ldr	r3, [r3, #16]
 801437e:	69ba      	ldr	r2, [r7, #24]
 8014380:	0151      	lsls	r1, r2, #5
 8014382:	69fa      	ldr	r2, [r7, #28]
 8014384:	440a      	add	r2, r1
 8014386:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801438a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801438e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014390:	69bb      	ldr	r3, [r7, #24]
 8014392:	015a      	lsls	r2, r3, #5
 8014394:	69fb      	ldr	r3, [r7, #28]
 8014396:	4413      	add	r3, r2
 8014398:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801439c:	691a      	ldr	r2, [r3, #16]
 801439e:	69bb      	ldr	r3, [r7, #24]
 80143a0:	0159      	lsls	r1, r3, #5
 80143a2:	69fb      	ldr	r3, [r7, #28]
 80143a4:	440b      	add	r3, r1
 80143a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80143aa:	4619      	mov	r1, r3
 80143ac:	4b95      	ldr	r3, [pc, #596]	; (8014604 <USB_EPStartXfer+0x2e0>)
 80143ae:	4013      	ands	r3, r2
 80143b0:	610b      	str	r3, [r1, #16]
 80143b2:	e092      	b.n	80144da <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80143b4:	69bb      	ldr	r3, [r7, #24]
 80143b6:	015a      	lsls	r2, r3, #5
 80143b8:	69fb      	ldr	r3, [r7, #28]
 80143ba:	4413      	add	r3, r2
 80143bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80143c0:	691a      	ldr	r2, [r3, #16]
 80143c2:	69bb      	ldr	r3, [r7, #24]
 80143c4:	0159      	lsls	r1, r3, #5
 80143c6:	69fb      	ldr	r3, [r7, #28]
 80143c8:	440b      	add	r3, r1
 80143ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80143ce:	4619      	mov	r1, r3
 80143d0:	4b8c      	ldr	r3, [pc, #560]	; (8014604 <USB_EPStartXfer+0x2e0>)
 80143d2:	4013      	ands	r3, r2
 80143d4:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80143d6:	69bb      	ldr	r3, [r7, #24]
 80143d8:	015a      	lsls	r2, r3, #5
 80143da:	69fb      	ldr	r3, [r7, #28]
 80143dc:	4413      	add	r3, r2
 80143de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80143e2:	691a      	ldr	r2, [r3, #16]
 80143e4:	69bb      	ldr	r3, [r7, #24]
 80143e6:	0159      	lsls	r1, r3, #5
 80143e8:	69fb      	ldr	r3, [r7, #28]
 80143ea:	440b      	add	r3, r1
 80143ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80143f0:	4619      	mov	r1, r3
 80143f2:	4b83      	ldr	r3, [pc, #524]	; (8014600 <USB_EPStartXfer+0x2dc>)
 80143f4:	4013      	ands	r3, r2
 80143f6:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 80143f8:	69bb      	ldr	r3, [r7, #24]
 80143fa:	2b00      	cmp	r3, #0
 80143fc:	d11a      	bne.n	8014434 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80143fe:	68bb      	ldr	r3, [r7, #8]
 8014400:	691a      	ldr	r2, [r3, #16]
 8014402:	68bb      	ldr	r3, [r7, #8]
 8014404:	689b      	ldr	r3, [r3, #8]
 8014406:	429a      	cmp	r2, r3
 8014408:	d903      	bls.n	8014412 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 801440a:	68bb      	ldr	r3, [r7, #8]
 801440c:	689a      	ldr	r2, [r3, #8]
 801440e:	68bb      	ldr	r3, [r7, #8]
 8014410:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8014412:	69bb      	ldr	r3, [r7, #24]
 8014414:	015a      	lsls	r2, r3, #5
 8014416:	69fb      	ldr	r3, [r7, #28]
 8014418:	4413      	add	r3, r2
 801441a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801441e:	691b      	ldr	r3, [r3, #16]
 8014420:	69ba      	ldr	r2, [r7, #24]
 8014422:	0151      	lsls	r1, r2, #5
 8014424:	69fa      	ldr	r2, [r7, #28]
 8014426:	440a      	add	r2, r1
 8014428:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801442c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8014430:	6113      	str	r3, [r2, #16]
 8014432:	e01b      	b.n	801446c <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8014434:	69bb      	ldr	r3, [r7, #24]
 8014436:	015a      	lsls	r2, r3, #5
 8014438:	69fb      	ldr	r3, [r7, #28]
 801443a:	4413      	add	r3, r2
 801443c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014440:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8014442:	68bb      	ldr	r3, [r7, #8]
 8014444:	6919      	ldr	r1, [r3, #16]
 8014446:	68bb      	ldr	r3, [r7, #8]
 8014448:	689b      	ldr	r3, [r3, #8]
 801444a:	440b      	add	r3, r1
 801444c:	1e59      	subs	r1, r3, #1
 801444e:	68bb      	ldr	r3, [r7, #8]
 8014450:	689b      	ldr	r3, [r3, #8]
 8014452:	fbb1 f3f3 	udiv	r3, r1, r3
 8014456:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8014458:	4b6b      	ldr	r3, [pc, #428]	; (8014608 <USB_EPStartXfer+0x2e4>)
 801445a:	400b      	ands	r3, r1
 801445c:	69b9      	ldr	r1, [r7, #24]
 801445e:	0148      	lsls	r0, r1, #5
 8014460:	69f9      	ldr	r1, [r7, #28]
 8014462:	4401      	add	r1, r0
 8014464:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8014468:	4313      	orrs	r3, r2
 801446a:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 801446c:	69bb      	ldr	r3, [r7, #24]
 801446e:	015a      	lsls	r2, r3, #5
 8014470:	69fb      	ldr	r3, [r7, #28]
 8014472:	4413      	add	r3, r2
 8014474:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014478:	691a      	ldr	r2, [r3, #16]
 801447a:	68bb      	ldr	r3, [r7, #8]
 801447c:	691b      	ldr	r3, [r3, #16]
 801447e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014482:	69b9      	ldr	r1, [r7, #24]
 8014484:	0148      	lsls	r0, r1, #5
 8014486:	69f9      	ldr	r1, [r7, #28]
 8014488:	4401      	add	r1, r0
 801448a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 801448e:	4313      	orrs	r3, r2
 8014490:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8014492:	68bb      	ldr	r3, [r7, #8]
 8014494:	791b      	ldrb	r3, [r3, #4]
 8014496:	2b01      	cmp	r3, #1
 8014498:	d11f      	bne.n	80144da <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 801449a:	69bb      	ldr	r3, [r7, #24]
 801449c:	015a      	lsls	r2, r3, #5
 801449e:	69fb      	ldr	r3, [r7, #28]
 80144a0:	4413      	add	r3, r2
 80144a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80144a6:	691b      	ldr	r3, [r3, #16]
 80144a8:	69ba      	ldr	r2, [r7, #24]
 80144aa:	0151      	lsls	r1, r2, #5
 80144ac:	69fa      	ldr	r2, [r7, #28]
 80144ae:	440a      	add	r2, r1
 80144b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80144b4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80144b8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80144ba:	69bb      	ldr	r3, [r7, #24]
 80144bc:	015a      	lsls	r2, r3, #5
 80144be:	69fb      	ldr	r3, [r7, #28]
 80144c0:	4413      	add	r3, r2
 80144c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80144c6:	691b      	ldr	r3, [r3, #16]
 80144c8:	69ba      	ldr	r2, [r7, #24]
 80144ca:	0151      	lsls	r1, r2, #5
 80144cc:	69fa      	ldr	r2, [r7, #28]
 80144ce:	440a      	add	r2, r1
 80144d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80144d4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80144d8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80144da:	79fb      	ldrb	r3, [r7, #7]
 80144dc:	2b01      	cmp	r3, #1
 80144de:	d14b      	bne.n	8014578 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80144e0:	68bb      	ldr	r3, [r7, #8]
 80144e2:	69db      	ldr	r3, [r3, #28]
 80144e4:	2b00      	cmp	r3, #0
 80144e6:	d009      	beq.n	80144fc <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80144e8:	69bb      	ldr	r3, [r7, #24]
 80144ea:	015a      	lsls	r2, r3, #5
 80144ec:	69fb      	ldr	r3, [r7, #28]
 80144ee:	4413      	add	r3, r2
 80144f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80144f4:	461a      	mov	r2, r3
 80144f6:	68bb      	ldr	r3, [r7, #8]
 80144f8:	69db      	ldr	r3, [r3, #28]
 80144fa:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80144fc:	68bb      	ldr	r3, [r7, #8]
 80144fe:	791b      	ldrb	r3, [r3, #4]
 8014500:	2b01      	cmp	r3, #1
 8014502:	d128      	bne.n	8014556 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014504:	69fb      	ldr	r3, [r7, #28]
 8014506:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801450a:	689b      	ldr	r3, [r3, #8]
 801450c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8014510:	2b00      	cmp	r3, #0
 8014512:	d110      	bne.n	8014536 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8014514:	69bb      	ldr	r3, [r7, #24]
 8014516:	015a      	lsls	r2, r3, #5
 8014518:	69fb      	ldr	r3, [r7, #28]
 801451a:	4413      	add	r3, r2
 801451c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014520:	681b      	ldr	r3, [r3, #0]
 8014522:	69ba      	ldr	r2, [r7, #24]
 8014524:	0151      	lsls	r1, r2, #5
 8014526:	69fa      	ldr	r2, [r7, #28]
 8014528:	440a      	add	r2, r1
 801452a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801452e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8014532:	6013      	str	r3, [r2, #0]
 8014534:	e00f      	b.n	8014556 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8014536:	69bb      	ldr	r3, [r7, #24]
 8014538:	015a      	lsls	r2, r3, #5
 801453a:	69fb      	ldr	r3, [r7, #28]
 801453c:	4413      	add	r3, r2
 801453e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014542:	681b      	ldr	r3, [r3, #0]
 8014544:	69ba      	ldr	r2, [r7, #24]
 8014546:	0151      	lsls	r1, r2, #5
 8014548:	69fa      	ldr	r2, [r7, #28]
 801454a:	440a      	add	r2, r1
 801454c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014550:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8014554:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014556:	69bb      	ldr	r3, [r7, #24]
 8014558:	015a      	lsls	r2, r3, #5
 801455a:	69fb      	ldr	r3, [r7, #28]
 801455c:	4413      	add	r3, r2
 801455e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014562:	681b      	ldr	r3, [r3, #0]
 8014564:	69ba      	ldr	r2, [r7, #24]
 8014566:	0151      	lsls	r1, r2, #5
 8014568:	69fa      	ldr	r2, [r7, #28]
 801456a:	440a      	add	r2, r1
 801456c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014570:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8014574:	6013      	str	r3, [r2, #0]
 8014576:	e16a      	b.n	801484e <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014578:	69bb      	ldr	r3, [r7, #24]
 801457a:	015a      	lsls	r2, r3, #5
 801457c:	69fb      	ldr	r3, [r7, #28]
 801457e:	4413      	add	r3, r2
 8014580:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014584:	681b      	ldr	r3, [r3, #0]
 8014586:	69ba      	ldr	r2, [r7, #24]
 8014588:	0151      	lsls	r1, r2, #5
 801458a:	69fa      	ldr	r2, [r7, #28]
 801458c:	440a      	add	r2, r1
 801458e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014592:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8014596:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8014598:	68bb      	ldr	r3, [r7, #8]
 801459a:	791b      	ldrb	r3, [r3, #4]
 801459c:	2b01      	cmp	r3, #1
 801459e:	d015      	beq.n	80145cc <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80145a0:	68bb      	ldr	r3, [r7, #8]
 80145a2:	691b      	ldr	r3, [r3, #16]
 80145a4:	2b00      	cmp	r3, #0
 80145a6:	f000 8152 	beq.w	801484e <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80145aa:	69fb      	ldr	r3, [r7, #28]
 80145ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80145b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80145b2:	68bb      	ldr	r3, [r7, #8]
 80145b4:	781b      	ldrb	r3, [r3, #0]
 80145b6:	f003 030f 	and.w	r3, r3, #15
 80145ba:	2101      	movs	r1, #1
 80145bc:	fa01 f303 	lsl.w	r3, r1, r3
 80145c0:	69f9      	ldr	r1, [r7, #28]
 80145c2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80145c6:	4313      	orrs	r3, r2
 80145c8:	634b      	str	r3, [r1, #52]	; 0x34
 80145ca:	e140      	b.n	801484e <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80145cc:	69fb      	ldr	r3, [r7, #28]
 80145ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80145d2:	689b      	ldr	r3, [r3, #8]
 80145d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80145d8:	2b00      	cmp	r3, #0
 80145da:	d117      	bne.n	801460c <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80145dc:	69bb      	ldr	r3, [r7, #24]
 80145de:	015a      	lsls	r2, r3, #5
 80145e0:	69fb      	ldr	r3, [r7, #28]
 80145e2:	4413      	add	r3, r2
 80145e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80145e8:	681b      	ldr	r3, [r3, #0]
 80145ea:	69ba      	ldr	r2, [r7, #24]
 80145ec:	0151      	lsls	r1, r2, #5
 80145ee:	69fa      	ldr	r2, [r7, #28]
 80145f0:	440a      	add	r2, r1
 80145f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80145f6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80145fa:	6013      	str	r3, [r2, #0]
 80145fc:	e016      	b.n	801462c <USB_EPStartXfer+0x308>
 80145fe:	bf00      	nop
 8014600:	e007ffff 	.word	0xe007ffff
 8014604:	fff80000 	.word	0xfff80000
 8014608:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801460c:	69bb      	ldr	r3, [r7, #24]
 801460e:	015a      	lsls	r2, r3, #5
 8014610:	69fb      	ldr	r3, [r7, #28]
 8014612:	4413      	add	r3, r2
 8014614:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014618:	681b      	ldr	r3, [r3, #0]
 801461a:	69ba      	ldr	r2, [r7, #24]
 801461c:	0151      	lsls	r1, r2, #5
 801461e:	69fa      	ldr	r2, [r7, #28]
 8014620:	440a      	add	r2, r1
 8014622:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014626:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801462a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 801462c:	68bb      	ldr	r3, [r7, #8]
 801462e:	68d9      	ldr	r1, [r3, #12]
 8014630:	68bb      	ldr	r3, [r7, #8]
 8014632:	781a      	ldrb	r2, [r3, #0]
 8014634:	68bb      	ldr	r3, [r7, #8]
 8014636:	691b      	ldr	r3, [r3, #16]
 8014638:	b298      	uxth	r0, r3
 801463a:	79fb      	ldrb	r3, [r7, #7]
 801463c:	9300      	str	r3, [sp, #0]
 801463e:	4603      	mov	r3, r0
 8014640:	68f8      	ldr	r0, [r7, #12]
 8014642:	f000 f9b9 	bl	80149b8 <USB_WritePacket>
 8014646:	e102      	b.n	801484e <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8014648:	69bb      	ldr	r3, [r7, #24]
 801464a:	015a      	lsls	r2, r3, #5
 801464c:	69fb      	ldr	r3, [r7, #28]
 801464e:	4413      	add	r3, r2
 8014650:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014654:	691a      	ldr	r2, [r3, #16]
 8014656:	69bb      	ldr	r3, [r7, #24]
 8014658:	0159      	lsls	r1, r3, #5
 801465a:	69fb      	ldr	r3, [r7, #28]
 801465c:	440b      	add	r3, r1
 801465e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014662:	4619      	mov	r1, r3
 8014664:	4b7c      	ldr	r3, [pc, #496]	; (8014858 <USB_EPStartXfer+0x534>)
 8014666:	4013      	ands	r3, r2
 8014668:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 801466a:	69bb      	ldr	r3, [r7, #24]
 801466c:	015a      	lsls	r2, r3, #5
 801466e:	69fb      	ldr	r3, [r7, #28]
 8014670:	4413      	add	r3, r2
 8014672:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014676:	691a      	ldr	r2, [r3, #16]
 8014678:	69bb      	ldr	r3, [r7, #24]
 801467a:	0159      	lsls	r1, r3, #5
 801467c:	69fb      	ldr	r3, [r7, #28]
 801467e:	440b      	add	r3, r1
 8014680:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014684:	4619      	mov	r1, r3
 8014686:	4b75      	ldr	r3, [pc, #468]	; (801485c <USB_EPStartXfer+0x538>)
 8014688:	4013      	ands	r3, r2
 801468a:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 801468c:	69bb      	ldr	r3, [r7, #24]
 801468e:	2b00      	cmp	r3, #0
 8014690:	d12f      	bne.n	80146f2 <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 8014692:	68bb      	ldr	r3, [r7, #8]
 8014694:	691b      	ldr	r3, [r3, #16]
 8014696:	2b00      	cmp	r3, #0
 8014698:	d003      	beq.n	80146a2 <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 801469a:	68bb      	ldr	r3, [r7, #8]
 801469c:	689a      	ldr	r2, [r3, #8]
 801469e:	68bb      	ldr	r3, [r7, #8]
 80146a0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80146a2:	68bb      	ldr	r3, [r7, #8]
 80146a4:	689a      	ldr	r2, [r3, #8]
 80146a6:	68bb      	ldr	r3, [r7, #8]
 80146a8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80146aa:	69bb      	ldr	r3, [r7, #24]
 80146ac:	015a      	lsls	r2, r3, #5
 80146ae:	69fb      	ldr	r3, [r7, #28]
 80146b0:	4413      	add	r3, r2
 80146b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80146b6:	691a      	ldr	r2, [r3, #16]
 80146b8:	68bb      	ldr	r3, [r7, #8]
 80146ba:	6a1b      	ldr	r3, [r3, #32]
 80146bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80146c0:	69b9      	ldr	r1, [r7, #24]
 80146c2:	0148      	lsls	r0, r1, #5
 80146c4:	69f9      	ldr	r1, [r7, #28]
 80146c6:	4401      	add	r1, r0
 80146c8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80146cc:	4313      	orrs	r3, r2
 80146ce:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80146d0:	69bb      	ldr	r3, [r7, #24]
 80146d2:	015a      	lsls	r2, r3, #5
 80146d4:	69fb      	ldr	r3, [r7, #28]
 80146d6:	4413      	add	r3, r2
 80146d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80146dc:	691b      	ldr	r3, [r3, #16]
 80146de:	69ba      	ldr	r2, [r7, #24]
 80146e0:	0151      	lsls	r1, r2, #5
 80146e2:	69fa      	ldr	r2, [r7, #28]
 80146e4:	440a      	add	r2, r1
 80146e6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80146ea:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80146ee:	6113      	str	r3, [r2, #16]
 80146f0:	e05f      	b.n	80147b2 <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 80146f2:	68bb      	ldr	r3, [r7, #8]
 80146f4:	691b      	ldr	r3, [r3, #16]
 80146f6:	2b00      	cmp	r3, #0
 80146f8:	d123      	bne.n	8014742 <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80146fa:	69bb      	ldr	r3, [r7, #24]
 80146fc:	015a      	lsls	r2, r3, #5
 80146fe:	69fb      	ldr	r3, [r7, #28]
 8014700:	4413      	add	r3, r2
 8014702:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014706:	691a      	ldr	r2, [r3, #16]
 8014708:	68bb      	ldr	r3, [r7, #8]
 801470a:	689b      	ldr	r3, [r3, #8]
 801470c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014710:	69b9      	ldr	r1, [r7, #24]
 8014712:	0148      	lsls	r0, r1, #5
 8014714:	69f9      	ldr	r1, [r7, #28]
 8014716:	4401      	add	r1, r0
 8014718:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 801471c:	4313      	orrs	r3, r2
 801471e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014720:	69bb      	ldr	r3, [r7, #24]
 8014722:	015a      	lsls	r2, r3, #5
 8014724:	69fb      	ldr	r3, [r7, #28]
 8014726:	4413      	add	r3, r2
 8014728:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801472c:	691b      	ldr	r3, [r3, #16]
 801472e:	69ba      	ldr	r2, [r7, #24]
 8014730:	0151      	lsls	r1, r2, #5
 8014732:	69fa      	ldr	r2, [r7, #28]
 8014734:	440a      	add	r2, r1
 8014736:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801473a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801473e:	6113      	str	r3, [r2, #16]
 8014740:	e037      	b.n	80147b2 <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8014742:	68bb      	ldr	r3, [r7, #8]
 8014744:	691a      	ldr	r2, [r3, #16]
 8014746:	68bb      	ldr	r3, [r7, #8]
 8014748:	689b      	ldr	r3, [r3, #8]
 801474a:	4413      	add	r3, r2
 801474c:	1e5a      	subs	r2, r3, #1
 801474e:	68bb      	ldr	r3, [r7, #8]
 8014750:	689b      	ldr	r3, [r3, #8]
 8014752:	fbb2 f3f3 	udiv	r3, r2, r3
 8014756:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8014758:	68bb      	ldr	r3, [r7, #8]
 801475a:	689b      	ldr	r3, [r3, #8]
 801475c:	8afa      	ldrh	r2, [r7, #22]
 801475e:	fb03 f202 	mul.w	r2, r3, r2
 8014762:	68bb      	ldr	r3, [r7, #8]
 8014764:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8014766:	69bb      	ldr	r3, [r7, #24]
 8014768:	015a      	lsls	r2, r3, #5
 801476a:	69fb      	ldr	r3, [r7, #28]
 801476c:	4413      	add	r3, r2
 801476e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014772:	691a      	ldr	r2, [r3, #16]
 8014774:	8afb      	ldrh	r3, [r7, #22]
 8014776:	04d9      	lsls	r1, r3, #19
 8014778:	4b39      	ldr	r3, [pc, #228]	; (8014860 <USB_EPStartXfer+0x53c>)
 801477a:	400b      	ands	r3, r1
 801477c:	69b9      	ldr	r1, [r7, #24]
 801477e:	0148      	lsls	r0, r1, #5
 8014780:	69f9      	ldr	r1, [r7, #28]
 8014782:	4401      	add	r1, r0
 8014784:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8014788:	4313      	orrs	r3, r2
 801478a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 801478c:	69bb      	ldr	r3, [r7, #24]
 801478e:	015a      	lsls	r2, r3, #5
 8014790:	69fb      	ldr	r3, [r7, #28]
 8014792:	4413      	add	r3, r2
 8014794:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014798:	691a      	ldr	r2, [r3, #16]
 801479a:	68bb      	ldr	r3, [r7, #8]
 801479c:	6a1b      	ldr	r3, [r3, #32]
 801479e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80147a2:	69b9      	ldr	r1, [r7, #24]
 80147a4:	0148      	lsls	r0, r1, #5
 80147a6:	69f9      	ldr	r1, [r7, #28]
 80147a8:	4401      	add	r1, r0
 80147aa:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80147ae:	4313      	orrs	r3, r2
 80147b0:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80147b2:	79fb      	ldrb	r3, [r7, #7]
 80147b4:	2b01      	cmp	r3, #1
 80147b6:	d10d      	bne.n	80147d4 <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80147b8:	68bb      	ldr	r3, [r7, #8]
 80147ba:	68db      	ldr	r3, [r3, #12]
 80147bc:	2b00      	cmp	r3, #0
 80147be:	d009      	beq.n	80147d4 <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80147c0:	68bb      	ldr	r3, [r7, #8]
 80147c2:	68d9      	ldr	r1, [r3, #12]
 80147c4:	69bb      	ldr	r3, [r7, #24]
 80147c6:	015a      	lsls	r2, r3, #5
 80147c8:	69fb      	ldr	r3, [r7, #28]
 80147ca:	4413      	add	r3, r2
 80147cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80147d0:	460a      	mov	r2, r1
 80147d2:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80147d4:	68bb      	ldr	r3, [r7, #8]
 80147d6:	791b      	ldrb	r3, [r3, #4]
 80147d8:	2b01      	cmp	r3, #1
 80147da:	d128      	bne.n	801482e <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80147dc:	69fb      	ldr	r3, [r7, #28]
 80147de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80147e2:	689b      	ldr	r3, [r3, #8]
 80147e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80147e8:	2b00      	cmp	r3, #0
 80147ea:	d110      	bne.n	801480e <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80147ec:	69bb      	ldr	r3, [r7, #24]
 80147ee:	015a      	lsls	r2, r3, #5
 80147f0:	69fb      	ldr	r3, [r7, #28]
 80147f2:	4413      	add	r3, r2
 80147f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80147f8:	681b      	ldr	r3, [r3, #0]
 80147fa:	69ba      	ldr	r2, [r7, #24]
 80147fc:	0151      	lsls	r1, r2, #5
 80147fe:	69fa      	ldr	r2, [r7, #28]
 8014800:	440a      	add	r2, r1
 8014802:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014806:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 801480a:	6013      	str	r3, [r2, #0]
 801480c:	e00f      	b.n	801482e <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 801480e:	69bb      	ldr	r3, [r7, #24]
 8014810:	015a      	lsls	r2, r3, #5
 8014812:	69fb      	ldr	r3, [r7, #28]
 8014814:	4413      	add	r3, r2
 8014816:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801481a:	681b      	ldr	r3, [r3, #0]
 801481c:	69ba      	ldr	r2, [r7, #24]
 801481e:	0151      	lsls	r1, r2, #5
 8014820:	69fa      	ldr	r2, [r7, #28]
 8014822:	440a      	add	r2, r1
 8014824:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014828:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801482c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 801482e:	69bb      	ldr	r3, [r7, #24]
 8014830:	015a      	lsls	r2, r3, #5
 8014832:	69fb      	ldr	r3, [r7, #28]
 8014834:	4413      	add	r3, r2
 8014836:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801483a:	681b      	ldr	r3, [r3, #0]
 801483c:	69ba      	ldr	r2, [r7, #24]
 801483e:	0151      	lsls	r1, r2, #5
 8014840:	69fa      	ldr	r2, [r7, #28]
 8014842:	440a      	add	r2, r1
 8014844:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014848:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 801484c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801484e:	2300      	movs	r3, #0
}
 8014850:	4618      	mov	r0, r3
 8014852:	3720      	adds	r7, #32
 8014854:	46bd      	mov	sp, r7
 8014856:	bd80      	pop	{r7, pc}
 8014858:	fff80000 	.word	0xfff80000
 801485c:	e007ffff 	.word	0xe007ffff
 8014860:	1ff80000 	.word	0x1ff80000

08014864 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8014864:	b480      	push	{r7}
 8014866:	b087      	sub	sp, #28
 8014868:	af00      	add	r7, sp, #0
 801486a:	6078      	str	r0, [r7, #4]
 801486c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801486e:	2300      	movs	r3, #0
 8014870:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8014872:	2300      	movs	r3, #0
 8014874:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014876:	687b      	ldr	r3, [r7, #4]
 8014878:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 801487a:	683b      	ldr	r3, [r7, #0]
 801487c:	785b      	ldrb	r3, [r3, #1]
 801487e:	2b01      	cmp	r3, #1
 8014880:	d14a      	bne.n	8014918 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014882:	683b      	ldr	r3, [r7, #0]
 8014884:	781b      	ldrb	r3, [r3, #0]
 8014886:	015a      	lsls	r2, r3, #5
 8014888:	693b      	ldr	r3, [r7, #16]
 801488a:	4413      	add	r3, r2
 801488c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014890:	681b      	ldr	r3, [r3, #0]
 8014892:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8014896:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801489a:	f040 8086 	bne.w	80149aa <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 801489e:	683b      	ldr	r3, [r7, #0]
 80148a0:	781b      	ldrb	r3, [r3, #0]
 80148a2:	015a      	lsls	r2, r3, #5
 80148a4:	693b      	ldr	r3, [r7, #16]
 80148a6:	4413      	add	r3, r2
 80148a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80148ac:	681b      	ldr	r3, [r3, #0]
 80148ae:	683a      	ldr	r2, [r7, #0]
 80148b0:	7812      	ldrb	r2, [r2, #0]
 80148b2:	0151      	lsls	r1, r2, #5
 80148b4:	693a      	ldr	r2, [r7, #16]
 80148b6:	440a      	add	r2, r1
 80148b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80148bc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80148c0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80148c2:	683b      	ldr	r3, [r7, #0]
 80148c4:	781b      	ldrb	r3, [r3, #0]
 80148c6:	015a      	lsls	r2, r3, #5
 80148c8:	693b      	ldr	r3, [r7, #16]
 80148ca:	4413      	add	r3, r2
 80148cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80148d0:	681b      	ldr	r3, [r3, #0]
 80148d2:	683a      	ldr	r2, [r7, #0]
 80148d4:	7812      	ldrb	r2, [r2, #0]
 80148d6:	0151      	lsls	r1, r2, #5
 80148d8:	693a      	ldr	r2, [r7, #16]
 80148da:	440a      	add	r2, r1
 80148dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80148e0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80148e4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80148e6:	68fb      	ldr	r3, [r7, #12]
 80148e8:	3301      	adds	r3, #1
 80148ea:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80148ec:	68fb      	ldr	r3, [r7, #12]
 80148ee:	f242 7210 	movw	r2, #10000	; 0x2710
 80148f2:	4293      	cmp	r3, r2
 80148f4:	d902      	bls.n	80148fc <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80148f6:	2301      	movs	r3, #1
 80148f8:	75fb      	strb	r3, [r7, #23]
          break;
 80148fa:	e056      	b.n	80149aa <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80148fc:	683b      	ldr	r3, [r7, #0]
 80148fe:	781b      	ldrb	r3, [r3, #0]
 8014900:	015a      	lsls	r2, r3, #5
 8014902:	693b      	ldr	r3, [r7, #16]
 8014904:	4413      	add	r3, r2
 8014906:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801490a:	681b      	ldr	r3, [r3, #0]
 801490c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8014910:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8014914:	d0e7      	beq.n	80148e6 <USB_EPStopXfer+0x82>
 8014916:	e048      	b.n	80149aa <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014918:	683b      	ldr	r3, [r7, #0]
 801491a:	781b      	ldrb	r3, [r3, #0]
 801491c:	015a      	lsls	r2, r3, #5
 801491e:	693b      	ldr	r3, [r7, #16]
 8014920:	4413      	add	r3, r2
 8014922:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014926:	681b      	ldr	r3, [r3, #0]
 8014928:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801492c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8014930:	d13b      	bne.n	80149aa <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8014932:	683b      	ldr	r3, [r7, #0]
 8014934:	781b      	ldrb	r3, [r3, #0]
 8014936:	015a      	lsls	r2, r3, #5
 8014938:	693b      	ldr	r3, [r7, #16]
 801493a:	4413      	add	r3, r2
 801493c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014940:	681b      	ldr	r3, [r3, #0]
 8014942:	683a      	ldr	r2, [r7, #0]
 8014944:	7812      	ldrb	r2, [r2, #0]
 8014946:	0151      	lsls	r1, r2, #5
 8014948:	693a      	ldr	r2, [r7, #16]
 801494a:	440a      	add	r2, r1
 801494c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014950:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8014954:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8014956:	683b      	ldr	r3, [r7, #0]
 8014958:	781b      	ldrb	r3, [r3, #0]
 801495a:	015a      	lsls	r2, r3, #5
 801495c:	693b      	ldr	r3, [r7, #16]
 801495e:	4413      	add	r3, r2
 8014960:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014964:	681b      	ldr	r3, [r3, #0]
 8014966:	683a      	ldr	r2, [r7, #0]
 8014968:	7812      	ldrb	r2, [r2, #0]
 801496a:	0151      	lsls	r1, r2, #5
 801496c:	693a      	ldr	r2, [r7, #16]
 801496e:	440a      	add	r2, r1
 8014970:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014974:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8014978:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801497a:	68fb      	ldr	r3, [r7, #12]
 801497c:	3301      	adds	r3, #1
 801497e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8014980:	68fb      	ldr	r3, [r7, #12]
 8014982:	f242 7210 	movw	r2, #10000	; 0x2710
 8014986:	4293      	cmp	r3, r2
 8014988:	d902      	bls.n	8014990 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 801498a:	2301      	movs	r3, #1
 801498c:	75fb      	strb	r3, [r7, #23]
          break;
 801498e:	e00c      	b.n	80149aa <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8014990:	683b      	ldr	r3, [r7, #0]
 8014992:	781b      	ldrb	r3, [r3, #0]
 8014994:	015a      	lsls	r2, r3, #5
 8014996:	693b      	ldr	r3, [r7, #16]
 8014998:	4413      	add	r3, r2
 801499a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801499e:	681b      	ldr	r3, [r3, #0]
 80149a0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80149a4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80149a8:	d0e7      	beq.n	801497a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80149aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80149ac:	4618      	mov	r0, r3
 80149ae:	371c      	adds	r7, #28
 80149b0:	46bd      	mov	sp, r7
 80149b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149b6:	4770      	bx	lr

080149b8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80149b8:	b480      	push	{r7}
 80149ba:	b089      	sub	sp, #36	; 0x24
 80149bc:	af00      	add	r7, sp, #0
 80149be:	60f8      	str	r0, [r7, #12]
 80149c0:	60b9      	str	r1, [r7, #8]
 80149c2:	4611      	mov	r1, r2
 80149c4:	461a      	mov	r2, r3
 80149c6:	460b      	mov	r3, r1
 80149c8:	71fb      	strb	r3, [r7, #7]
 80149ca:	4613      	mov	r3, r2
 80149cc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80149ce:	68fb      	ldr	r3, [r7, #12]
 80149d0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80149d2:	68bb      	ldr	r3, [r7, #8]
 80149d4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80149d6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80149da:	2b00      	cmp	r3, #0
 80149dc:	d123      	bne.n	8014a26 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80149de:	88bb      	ldrh	r3, [r7, #4]
 80149e0:	3303      	adds	r3, #3
 80149e2:	089b      	lsrs	r3, r3, #2
 80149e4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80149e6:	2300      	movs	r3, #0
 80149e8:	61bb      	str	r3, [r7, #24]
 80149ea:	e018      	b.n	8014a1e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80149ec:	79fb      	ldrb	r3, [r7, #7]
 80149ee:	031a      	lsls	r2, r3, #12
 80149f0:	697b      	ldr	r3, [r7, #20]
 80149f2:	4413      	add	r3, r2
 80149f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80149f8:	461a      	mov	r2, r3
 80149fa:	69fb      	ldr	r3, [r7, #28]
 80149fc:	681b      	ldr	r3, [r3, #0]
 80149fe:	6013      	str	r3, [r2, #0]
      pSrc++;
 8014a00:	69fb      	ldr	r3, [r7, #28]
 8014a02:	3301      	adds	r3, #1
 8014a04:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8014a06:	69fb      	ldr	r3, [r7, #28]
 8014a08:	3301      	adds	r3, #1
 8014a0a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8014a0c:	69fb      	ldr	r3, [r7, #28]
 8014a0e:	3301      	adds	r3, #1
 8014a10:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8014a12:	69fb      	ldr	r3, [r7, #28]
 8014a14:	3301      	adds	r3, #1
 8014a16:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8014a18:	69bb      	ldr	r3, [r7, #24]
 8014a1a:	3301      	adds	r3, #1
 8014a1c:	61bb      	str	r3, [r7, #24]
 8014a1e:	69ba      	ldr	r2, [r7, #24]
 8014a20:	693b      	ldr	r3, [r7, #16]
 8014a22:	429a      	cmp	r2, r3
 8014a24:	d3e2      	bcc.n	80149ec <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8014a26:	2300      	movs	r3, #0
}
 8014a28:	4618      	mov	r0, r3
 8014a2a:	3724      	adds	r7, #36	; 0x24
 8014a2c:	46bd      	mov	sp, r7
 8014a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a32:	4770      	bx	lr

08014a34 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8014a34:	b480      	push	{r7}
 8014a36:	b08b      	sub	sp, #44	; 0x2c
 8014a38:	af00      	add	r7, sp, #0
 8014a3a:	60f8      	str	r0, [r7, #12]
 8014a3c:	60b9      	str	r1, [r7, #8]
 8014a3e:	4613      	mov	r3, r2
 8014a40:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014a42:	68fb      	ldr	r3, [r7, #12]
 8014a44:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8014a46:	68bb      	ldr	r3, [r7, #8]
 8014a48:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8014a4a:	88fb      	ldrh	r3, [r7, #6]
 8014a4c:	089b      	lsrs	r3, r3, #2
 8014a4e:	b29b      	uxth	r3, r3
 8014a50:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8014a52:	88fb      	ldrh	r3, [r7, #6]
 8014a54:	f003 0303 	and.w	r3, r3, #3
 8014a58:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8014a5a:	2300      	movs	r3, #0
 8014a5c:	623b      	str	r3, [r7, #32]
 8014a5e:	e014      	b.n	8014a8a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8014a60:	69bb      	ldr	r3, [r7, #24]
 8014a62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8014a66:	681a      	ldr	r2, [r3, #0]
 8014a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014a6a:	601a      	str	r2, [r3, #0]
    pDest++;
 8014a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014a6e:	3301      	adds	r3, #1
 8014a70:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8014a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014a74:	3301      	adds	r3, #1
 8014a76:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8014a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014a7a:	3301      	adds	r3, #1
 8014a7c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8014a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014a80:	3301      	adds	r3, #1
 8014a82:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8014a84:	6a3b      	ldr	r3, [r7, #32]
 8014a86:	3301      	adds	r3, #1
 8014a88:	623b      	str	r3, [r7, #32]
 8014a8a:	6a3a      	ldr	r2, [r7, #32]
 8014a8c:	697b      	ldr	r3, [r7, #20]
 8014a8e:	429a      	cmp	r2, r3
 8014a90:	d3e6      	bcc.n	8014a60 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8014a92:	8bfb      	ldrh	r3, [r7, #30]
 8014a94:	2b00      	cmp	r3, #0
 8014a96:	d01e      	beq.n	8014ad6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8014a98:	2300      	movs	r3, #0
 8014a9a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8014a9c:	69bb      	ldr	r3, [r7, #24]
 8014a9e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8014aa2:	461a      	mov	r2, r3
 8014aa4:	f107 0310 	add.w	r3, r7, #16
 8014aa8:	6812      	ldr	r2, [r2, #0]
 8014aaa:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8014aac:	693a      	ldr	r2, [r7, #16]
 8014aae:	6a3b      	ldr	r3, [r7, #32]
 8014ab0:	b2db      	uxtb	r3, r3
 8014ab2:	00db      	lsls	r3, r3, #3
 8014ab4:	fa22 f303 	lsr.w	r3, r2, r3
 8014ab8:	b2da      	uxtb	r2, r3
 8014aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014abc:	701a      	strb	r2, [r3, #0]
      i++;
 8014abe:	6a3b      	ldr	r3, [r7, #32]
 8014ac0:	3301      	adds	r3, #1
 8014ac2:	623b      	str	r3, [r7, #32]
      pDest++;
 8014ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014ac6:	3301      	adds	r3, #1
 8014ac8:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8014aca:	8bfb      	ldrh	r3, [r7, #30]
 8014acc:	3b01      	subs	r3, #1
 8014ace:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8014ad0:	8bfb      	ldrh	r3, [r7, #30]
 8014ad2:	2b00      	cmp	r3, #0
 8014ad4:	d1ea      	bne.n	8014aac <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8014ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8014ad8:	4618      	mov	r0, r3
 8014ada:	372c      	adds	r7, #44	; 0x2c
 8014adc:	46bd      	mov	sp, r7
 8014ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ae2:	4770      	bx	lr

08014ae4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8014ae4:	b480      	push	{r7}
 8014ae6:	b085      	sub	sp, #20
 8014ae8:	af00      	add	r7, sp, #0
 8014aea:	6078      	str	r0, [r7, #4]
 8014aec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014aee:	687b      	ldr	r3, [r7, #4]
 8014af0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014af2:	683b      	ldr	r3, [r7, #0]
 8014af4:	781b      	ldrb	r3, [r3, #0]
 8014af6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014af8:	683b      	ldr	r3, [r7, #0]
 8014afa:	785b      	ldrb	r3, [r3, #1]
 8014afc:	2b01      	cmp	r3, #1
 8014afe:	d12c      	bne.n	8014b5a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8014b00:	68bb      	ldr	r3, [r7, #8]
 8014b02:	015a      	lsls	r2, r3, #5
 8014b04:	68fb      	ldr	r3, [r7, #12]
 8014b06:	4413      	add	r3, r2
 8014b08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014b0c:	681b      	ldr	r3, [r3, #0]
 8014b0e:	2b00      	cmp	r3, #0
 8014b10:	db12      	blt.n	8014b38 <USB_EPSetStall+0x54>
 8014b12:	68bb      	ldr	r3, [r7, #8]
 8014b14:	2b00      	cmp	r3, #0
 8014b16:	d00f      	beq.n	8014b38 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8014b18:	68bb      	ldr	r3, [r7, #8]
 8014b1a:	015a      	lsls	r2, r3, #5
 8014b1c:	68fb      	ldr	r3, [r7, #12]
 8014b1e:	4413      	add	r3, r2
 8014b20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014b24:	681b      	ldr	r3, [r3, #0]
 8014b26:	68ba      	ldr	r2, [r7, #8]
 8014b28:	0151      	lsls	r1, r2, #5
 8014b2a:	68fa      	ldr	r2, [r7, #12]
 8014b2c:	440a      	add	r2, r1
 8014b2e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014b32:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8014b36:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8014b38:	68bb      	ldr	r3, [r7, #8]
 8014b3a:	015a      	lsls	r2, r3, #5
 8014b3c:	68fb      	ldr	r3, [r7, #12]
 8014b3e:	4413      	add	r3, r2
 8014b40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014b44:	681b      	ldr	r3, [r3, #0]
 8014b46:	68ba      	ldr	r2, [r7, #8]
 8014b48:	0151      	lsls	r1, r2, #5
 8014b4a:	68fa      	ldr	r2, [r7, #12]
 8014b4c:	440a      	add	r2, r1
 8014b4e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014b52:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8014b56:	6013      	str	r3, [r2, #0]
 8014b58:	e02b      	b.n	8014bb2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8014b5a:	68bb      	ldr	r3, [r7, #8]
 8014b5c:	015a      	lsls	r2, r3, #5
 8014b5e:	68fb      	ldr	r3, [r7, #12]
 8014b60:	4413      	add	r3, r2
 8014b62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014b66:	681b      	ldr	r3, [r3, #0]
 8014b68:	2b00      	cmp	r3, #0
 8014b6a:	db12      	blt.n	8014b92 <USB_EPSetStall+0xae>
 8014b6c:	68bb      	ldr	r3, [r7, #8]
 8014b6e:	2b00      	cmp	r3, #0
 8014b70:	d00f      	beq.n	8014b92 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8014b72:	68bb      	ldr	r3, [r7, #8]
 8014b74:	015a      	lsls	r2, r3, #5
 8014b76:	68fb      	ldr	r3, [r7, #12]
 8014b78:	4413      	add	r3, r2
 8014b7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014b7e:	681b      	ldr	r3, [r3, #0]
 8014b80:	68ba      	ldr	r2, [r7, #8]
 8014b82:	0151      	lsls	r1, r2, #5
 8014b84:	68fa      	ldr	r2, [r7, #12]
 8014b86:	440a      	add	r2, r1
 8014b88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014b8c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8014b90:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8014b92:	68bb      	ldr	r3, [r7, #8]
 8014b94:	015a      	lsls	r2, r3, #5
 8014b96:	68fb      	ldr	r3, [r7, #12]
 8014b98:	4413      	add	r3, r2
 8014b9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014b9e:	681b      	ldr	r3, [r3, #0]
 8014ba0:	68ba      	ldr	r2, [r7, #8]
 8014ba2:	0151      	lsls	r1, r2, #5
 8014ba4:	68fa      	ldr	r2, [r7, #12]
 8014ba6:	440a      	add	r2, r1
 8014ba8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014bac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8014bb0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8014bb2:	2300      	movs	r3, #0
}
 8014bb4:	4618      	mov	r0, r3
 8014bb6:	3714      	adds	r7, #20
 8014bb8:	46bd      	mov	sp, r7
 8014bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bbe:	4770      	bx	lr

08014bc0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8014bc0:	b480      	push	{r7}
 8014bc2:	b085      	sub	sp, #20
 8014bc4:	af00      	add	r7, sp, #0
 8014bc6:	6078      	str	r0, [r7, #4]
 8014bc8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014bca:	687b      	ldr	r3, [r7, #4]
 8014bcc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014bce:	683b      	ldr	r3, [r7, #0]
 8014bd0:	781b      	ldrb	r3, [r3, #0]
 8014bd2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014bd4:	683b      	ldr	r3, [r7, #0]
 8014bd6:	785b      	ldrb	r3, [r3, #1]
 8014bd8:	2b01      	cmp	r3, #1
 8014bda:	d128      	bne.n	8014c2e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8014bdc:	68bb      	ldr	r3, [r7, #8]
 8014bde:	015a      	lsls	r2, r3, #5
 8014be0:	68fb      	ldr	r3, [r7, #12]
 8014be2:	4413      	add	r3, r2
 8014be4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014be8:	681b      	ldr	r3, [r3, #0]
 8014bea:	68ba      	ldr	r2, [r7, #8]
 8014bec:	0151      	lsls	r1, r2, #5
 8014bee:	68fa      	ldr	r2, [r7, #12]
 8014bf0:	440a      	add	r2, r1
 8014bf2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014bf6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8014bfa:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8014bfc:	683b      	ldr	r3, [r7, #0]
 8014bfe:	791b      	ldrb	r3, [r3, #4]
 8014c00:	2b03      	cmp	r3, #3
 8014c02:	d003      	beq.n	8014c0c <USB_EPClearStall+0x4c>
 8014c04:	683b      	ldr	r3, [r7, #0]
 8014c06:	791b      	ldrb	r3, [r3, #4]
 8014c08:	2b02      	cmp	r3, #2
 8014c0a:	d138      	bne.n	8014c7e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8014c0c:	68bb      	ldr	r3, [r7, #8]
 8014c0e:	015a      	lsls	r2, r3, #5
 8014c10:	68fb      	ldr	r3, [r7, #12]
 8014c12:	4413      	add	r3, r2
 8014c14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014c18:	681b      	ldr	r3, [r3, #0]
 8014c1a:	68ba      	ldr	r2, [r7, #8]
 8014c1c:	0151      	lsls	r1, r2, #5
 8014c1e:	68fa      	ldr	r2, [r7, #12]
 8014c20:	440a      	add	r2, r1
 8014c22:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8014c26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8014c2a:	6013      	str	r3, [r2, #0]
 8014c2c:	e027      	b.n	8014c7e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8014c2e:	68bb      	ldr	r3, [r7, #8]
 8014c30:	015a      	lsls	r2, r3, #5
 8014c32:	68fb      	ldr	r3, [r7, #12]
 8014c34:	4413      	add	r3, r2
 8014c36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014c3a:	681b      	ldr	r3, [r3, #0]
 8014c3c:	68ba      	ldr	r2, [r7, #8]
 8014c3e:	0151      	lsls	r1, r2, #5
 8014c40:	68fa      	ldr	r2, [r7, #12]
 8014c42:	440a      	add	r2, r1
 8014c44:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014c48:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8014c4c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8014c4e:	683b      	ldr	r3, [r7, #0]
 8014c50:	791b      	ldrb	r3, [r3, #4]
 8014c52:	2b03      	cmp	r3, #3
 8014c54:	d003      	beq.n	8014c5e <USB_EPClearStall+0x9e>
 8014c56:	683b      	ldr	r3, [r7, #0]
 8014c58:	791b      	ldrb	r3, [r3, #4]
 8014c5a:	2b02      	cmp	r3, #2
 8014c5c:	d10f      	bne.n	8014c7e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8014c5e:	68bb      	ldr	r3, [r7, #8]
 8014c60:	015a      	lsls	r2, r3, #5
 8014c62:	68fb      	ldr	r3, [r7, #12]
 8014c64:	4413      	add	r3, r2
 8014c66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014c6a:	681b      	ldr	r3, [r3, #0]
 8014c6c:	68ba      	ldr	r2, [r7, #8]
 8014c6e:	0151      	lsls	r1, r2, #5
 8014c70:	68fa      	ldr	r2, [r7, #12]
 8014c72:	440a      	add	r2, r1
 8014c74:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014c78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8014c7c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8014c7e:	2300      	movs	r3, #0
}
 8014c80:	4618      	mov	r0, r3
 8014c82:	3714      	adds	r7, #20
 8014c84:	46bd      	mov	sp, r7
 8014c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c8a:	4770      	bx	lr

08014c8c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8014c8c:	b480      	push	{r7}
 8014c8e:	b085      	sub	sp, #20
 8014c90:	af00      	add	r7, sp, #0
 8014c92:	6078      	str	r0, [r7, #4]
 8014c94:	460b      	mov	r3, r1
 8014c96:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014c98:	687b      	ldr	r3, [r7, #4]
 8014c9a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8014c9c:	68fb      	ldr	r3, [r7, #12]
 8014c9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014ca2:	681b      	ldr	r3, [r3, #0]
 8014ca4:	68fa      	ldr	r2, [r7, #12]
 8014ca6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8014caa:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8014cae:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8014cb0:	68fb      	ldr	r3, [r7, #12]
 8014cb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014cb6:	681a      	ldr	r2, [r3, #0]
 8014cb8:	78fb      	ldrb	r3, [r7, #3]
 8014cba:	011b      	lsls	r3, r3, #4
 8014cbc:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8014cc0:	68f9      	ldr	r1, [r7, #12]
 8014cc2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8014cc6:	4313      	orrs	r3, r2
 8014cc8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8014cca:	2300      	movs	r3, #0
}
 8014ccc:	4618      	mov	r0, r3
 8014cce:	3714      	adds	r7, #20
 8014cd0:	46bd      	mov	sp, r7
 8014cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cd6:	4770      	bx	lr

08014cd8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8014cd8:	b480      	push	{r7}
 8014cda:	b085      	sub	sp, #20
 8014cdc:	af00      	add	r7, sp, #0
 8014cde:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014ce0:	687b      	ldr	r3, [r7, #4]
 8014ce2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8014ce4:	68fb      	ldr	r3, [r7, #12]
 8014ce6:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8014cea:	681b      	ldr	r3, [r3, #0]
 8014cec:	68fa      	ldr	r2, [r7, #12]
 8014cee:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8014cf2:	f023 0303 	bic.w	r3, r3, #3
 8014cf6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8014cf8:	68fb      	ldr	r3, [r7, #12]
 8014cfa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014cfe:	685b      	ldr	r3, [r3, #4]
 8014d00:	68fa      	ldr	r2, [r7, #12]
 8014d02:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8014d06:	f023 0302 	bic.w	r3, r3, #2
 8014d0a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8014d0c:	2300      	movs	r3, #0
}
 8014d0e:	4618      	mov	r0, r3
 8014d10:	3714      	adds	r7, #20
 8014d12:	46bd      	mov	sp, r7
 8014d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d18:	4770      	bx	lr

08014d1a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8014d1a:	b480      	push	{r7}
 8014d1c:	b085      	sub	sp, #20
 8014d1e:	af00      	add	r7, sp, #0
 8014d20:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014d22:	687b      	ldr	r3, [r7, #4]
 8014d24:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8014d26:	68fb      	ldr	r3, [r7, #12]
 8014d28:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8014d2c:	681b      	ldr	r3, [r3, #0]
 8014d2e:	68fa      	ldr	r2, [r7, #12]
 8014d30:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8014d34:	f023 0303 	bic.w	r3, r3, #3
 8014d38:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8014d3a:	68fb      	ldr	r3, [r7, #12]
 8014d3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014d40:	685b      	ldr	r3, [r3, #4]
 8014d42:	68fa      	ldr	r2, [r7, #12]
 8014d44:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8014d48:	f043 0302 	orr.w	r3, r3, #2
 8014d4c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8014d4e:	2300      	movs	r3, #0
}
 8014d50:	4618      	mov	r0, r3
 8014d52:	3714      	adds	r7, #20
 8014d54:	46bd      	mov	sp, r7
 8014d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d5a:	4770      	bx	lr

08014d5c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8014d5c:	b480      	push	{r7}
 8014d5e:	b085      	sub	sp, #20
 8014d60:	af00      	add	r7, sp, #0
 8014d62:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8014d64:	687b      	ldr	r3, [r7, #4]
 8014d66:	695b      	ldr	r3, [r3, #20]
 8014d68:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8014d6a:	687b      	ldr	r3, [r7, #4]
 8014d6c:	699b      	ldr	r3, [r3, #24]
 8014d6e:	68fa      	ldr	r2, [r7, #12]
 8014d70:	4013      	ands	r3, r2
 8014d72:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8014d74:	68fb      	ldr	r3, [r7, #12]
}
 8014d76:	4618      	mov	r0, r3
 8014d78:	3714      	adds	r7, #20
 8014d7a:	46bd      	mov	sp, r7
 8014d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d80:	4770      	bx	lr

08014d82 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8014d82:	b480      	push	{r7}
 8014d84:	b085      	sub	sp, #20
 8014d86:	af00      	add	r7, sp, #0
 8014d88:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014d8a:	687b      	ldr	r3, [r7, #4]
 8014d8c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8014d8e:	68fb      	ldr	r3, [r7, #12]
 8014d90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014d94:	699b      	ldr	r3, [r3, #24]
 8014d96:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8014d98:	68fb      	ldr	r3, [r7, #12]
 8014d9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014d9e:	69db      	ldr	r3, [r3, #28]
 8014da0:	68ba      	ldr	r2, [r7, #8]
 8014da2:	4013      	ands	r3, r2
 8014da4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8014da6:	68bb      	ldr	r3, [r7, #8]
 8014da8:	0c1b      	lsrs	r3, r3, #16
}
 8014daa:	4618      	mov	r0, r3
 8014dac:	3714      	adds	r7, #20
 8014dae:	46bd      	mov	sp, r7
 8014db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014db4:	4770      	bx	lr

08014db6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8014db6:	b480      	push	{r7}
 8014db8:	b085      	sub	sp, #20
 8014dba:	af00      	add	r7, sp, #0
 8014dbc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014dbe:	687b      	ldr	r3, [r7, #4]
 8014dc0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8014dc2:	68fb      	ldr	r3, [r7, #12]
 8014dc4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014dc8:	699b      	ldr	r3, [r3, #24]
 8014dca:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8014dcc:	68fb      	ldr	r3, [r7, #12]
 8014dce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014dd2:	69db      	ldr	r3, [r3, #28]
 8014dd4:	68ba      	ldr	r2, [r7, #8]
 8014dd6:	4013      	ands	r3, r2
 8014dd8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8014dda:	68bb      	ldr	r3, [r7, #8]
 8014ddc:	b29b      	uxth	r3, r3
}
 8014dde:	4618      	mov	r0, r3
 8014de0:	3714      	adds	r7, #20
 8014de2:	46bd      	mov	sp, r7
 8014de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014de8:	4770      	bx	lr

08014dea <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8014dea:	b480      	push	{r7}
 8014dec:	b085      	sub	sp, #20
 8014dee:	af00      	add	r7, sp, #0
 8014df0:	6078      	str	r0, [r7, #4]
 8014df2:	460b      	mov	r3, r1
 8014df4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014df6:	687b      	ldr	r3, [r7, #4]
 8014df8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8014dfa:	78fb      	ldrb	r3, [r7, #3]
 8014dfc:	015a      	lsls	r2, r3, #5
 8014dfe:	68fb      	ldr	r3, [r7, #12]
 8014e00:	4413      	add	r3, r2
 8014e02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014e06:	689b      	ldr	r3, [r3, #8]
 8014e08:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8014e0a:	68fb      	ldr	r3, [r7, #12]
 8014e0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014e10:	695b      	ldr	r3, [r3, #20]
 8014e12:	68ba      	ldr	r2, [r7, #8]
 8014e14:	4013      	ands	r3, r2
 8014e16:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8014e18:	68bb      	ldr	r3, [r7, #8]
}
 8014e1a:	4618      	mov	r0, r3
 8014e1c:	3714      	adds	r7, #20
 8014e1e:	46bd      	mov	sp, r7
 8014e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e24:	4770      	bx	lr

08014e26 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8014e26:	b480      	push	{r7}
 8014e28:	b087      	sub	sp, #28
 8014e2a:	af00      	add	r7, sp, #0
 8014e2c:	6078      	str	r0, [r7, #4]
 8014e2e:	460b      	mov	r3, r1
 8014e30:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e32:	687b      	ldr	r3, [r7, #4]
 8014e34:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8014e36:	697b      	ldr	r3, [r7, #20]
 8014e38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014e3c:	691b      	ldr	r3, [r3, #16]
 8014e3e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8014e40:	697b      	ldr	r3, [r7, #20]
 8014e42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014e46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014e48:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8014e4a:	78fb      	ldrb	r3, [r7, #3]
 8014e4c:	f003 030f 	and.w	r3, r3, #15
 8014e50:	68fa      	ldr	r2, [r7, #12]
 8014e52:	fa22 f303 	lsr.w	r3, r2, r3
 8014e56:	01db      	lsls	r3, r3, #7
 8014e58:	b2db      	uxtb	r3, r3
 8014e5a:	693a      	ldr	r2, [r7, #16]
 8014e5c:	4313      	orrs	r3, r2
 8014e5e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8014e60:	78fb      	ldrb	r3, [r7, #3]
 8014e62:	015a      	lsls	r2, r3, #5
 8014e64:	697b      	ldr	r3, [r7, #20]
 8014e66:	4413      	add	r3, r2
 8014e68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014e6c:	689b      	ldr	r3, [r3, #8]
 8014e6e:	693a      	ldr	r2, [r7, #16]
 8014e70:	4013      	ands	r3, r2
 8014e72:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8014e74:	68bb      	ldr	r3, [r7, #8]
}
 8014e76:	4618      	mov	r0, r3
 8014e78:	371c      	adds	r7, #28
 8014e7a:	46bd      	mov	sp, r7
 8014e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e80:	4770      	bx	lr

08014e82 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8014e82:	b480      	push	{r7}
 8014e84:	b083      	sub	sp, #12
 8014e86:	af00      	add	r7, sp, #0
 8014e88:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8014e8a:	687b      	ldr	r3, [r7, #4]
 8014e8c:	695b      	ldr	r3, [r3, #20]
 8014e8e:	f003 0301 	and.w	r3, r3, #1
}
 8014e92:	4618      	mov	r0, r3
 8014e94:	370c      	adds	r7, #12
 8014e96:	46bd      	mov	sp, r7
 8014e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e9c:	4770      	bx	lr
	...

08014ea0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8014ea0:	b480      	push	{r7}
 8014ea2:	b085      	sub	sp, #20
 8014ea4:	af00      	add	r7, sp, #0
 8014ea6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014ea8:	687b      	ldr	r3, [r7, #4]
 8014eaa:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8014eac:	68fb      	ldr	r3, [r7, #12]
 8014eae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014eb2:	681a      	ldr	r2, [r3, #0]
 8014eb4:	68fb      	ldr	r3, [r7, #12]
 8014eb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014eba:	4619      	mov	r1, r3
 8014ebc:	4b09      	ldr	r3, [pc, #36]	; (8014ee4 <USB_ActivateSetup+0x44>)
 8014ebe:	4013      	ands	r3, r2
 8014ec0:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8014ec2:	68fb      	ldr	r3, [r7, #12]
 8014ec4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014ec8:	685b      	ldr	r3, [r3, #4]
 8014eca:	68fa      	ldr	r2, [r7, #12]
 8014ecc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8014ed0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8014ed4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8014ed6:	2300      	movs	r3, #0
}
 8014ed8:	4618      	mov	r0, r3
 8014eda:	3714      	adds	r7, #20
 8014edc:	46bd      	mov	sp, r7
 8014ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ee2:	4770      	bx	lr
 8014ee4:	fffff800 	.word	0xfffff800

08014ee8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8014ee8:	b480      	push	{r7}
 8014eea:	b087      	sub	sp, #28
 8014eec:	af00      	add	r7, sp, #0
 8014eee:	60f8      	str	r0, [r7, #12]
 8014ef0:	460b      	mov	r3, r1
 8014ef2:	607a      	str	r2, [r7, #4]
 8014ef4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014ef6:	68fb      	ldr	r3, [r7, #12]
 8014ef8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8014efa:	68fb      	ldr	r3, [r7, #12]
 8014efc:	333c      	adds	r3, #60	; 0x3c
 8014efe:	3304      	adds	r3, #4
 8014f00:	681b      	ldr	r3, [r3, #0]
 8014f02:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8014f04:	693b      	ldr	r3, [r7, #16]
 8014f06:	4a26      	ldr	r2, [pc, #152]	; (8014fa0 <USB_EP0_OutStart+0xb8>)
 8014f08:	4293      	cmp	r3, r2
 8014f0a:	d90a      	bls.n	8014f22 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014f0c:	697b      	ldr	r3, [r7, #20]
 8014f0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014f12:	681b      	ldr	r3, [r3, #0]
 8014f14:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8014f18:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8014f1c:	d101      	bne.n	8014f22 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8014f1e:	2300      	movs	r3, #0
 8014f20:	e037      	b.n	8014f92 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8014f22:	697b      	ldr	r3, [r7, #20]
 8014f24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014f28:	461a      	mov	r2, r3
 8014f2a:	2300      	movs	r3, #0
 8014f2c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014f2e:	697b      	ldr	r3, [r7, #20]
 8014f30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014f34:	691b      	ldr	r3, [r3, #16]
 8014f36:	697a      	ldr	r2, [r7, #20]
 8014f38:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014f3c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8014f40:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8014f42:	697b      	ldr	r3, [r7, #20]
 8014f44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014f48:	691b      	ldr	r3, [r3, #16]
 8014f4a:	697a      	ldr	r2, [r7, #20]
 8014f4c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014f50:	f043 0318 	orr.w	r3, r3, #24
 8014f54:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8014f56:	697b      	ldr	r3, [r7, #20]
 8014f58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014f5c:	691b      	ldr	r3, [r3, #16]
 8014f5e:	697a      	ldr	r2, [r7, #20]
 8014f60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014f64:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8014f68:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8014f6a:	7afb      	ldrb	r3, [r7, #11]
 8014f6c:	2b01      	cmp	r3, #1
 8014f6e:	d10f      	bne.n	8014f90 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8014f70:	697b      	ldr	r3, [r7, #20]
 8014f72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014f76:	461a      	mov	r2, r3
 8014f78:	687b      	ldr	r3, [r7, #4]
 8014f7a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8014f7c:	697b      	ldr	r3, [r7, #20]
 8014f7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014f82:	681b      	ldr	r3, [r3, #0]
 8014f84:	697a      	ldr	r2, [r7, #20]
 8014f86:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8014f8a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8014f8e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8014f90:	2300      	movs	r3, #0
}
 8014f92:	4618      	mov	r0, r3
 8014f94:	371c      	adds	r7, #28
 8014f96:	46bd      	mov	sp, r7
 8014f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f9c:	4770      	bx	lr
 8014f9e:	bf00      	nop
 8014fa0:	4f54300a 	.word	0x4f54300a

08014fa4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8014fa4:	b480      	push	{r7}
 8014fa6:	b085      	sub	sp, #20
 8014fa8:	af00      	add	r7, sp, #0
 8014faa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8014fac:	2300      	movs	r3, #0
 8014fae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014fb0:	68fb      	ldr	r3, [r7, #12]
 8014fb2:	3301      	adds	r3, #1
 8014fb4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8014fb6:	68fb      	ldr	r3, [r7, #12]
 8014fb8:	4a13      	ldr	r2, [pc, #76]	; (8015008 <USB_CoreReset+0x64>)
 8014fba:	4293      	cmp	r3, r2
 8014fbc:	d901      	bls.n	8014fc2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8014fbe:	2303      	movs	r3, #3
 8014fc0:	e01b      	b.n	8014ffa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014fc2:	687b      	ldr	r3, [r7, #4]
 8014fc4:	691b      	ldr	r3, [r3, #16]
 8014fc6:	2b00      	cmp	r3, #0
 8014fc8:	daf2      	bge.n	8014fb0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8014fca:	2300      	movs	r3, #0
 8014fcc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8014fce:	687b      	ldr	r3, [r7, #4]
 8014fd0:	691b      	ldr	r3, [r3, #16]
 8014fd2:	f043 0201 	orr.w	r2, r3, #1
 8014fd6:	687b      	ldr	r3, [r7, #4]
 8014fd8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014fda:	68fb      	ldr	r3, [r7, #12]
 8014fdc:	3301      	adds	r3, #1
 8014fde:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8014fe0:	68fb      	ldr	r3, [r7, #12]
 8014fe2:	4a09      	ldr	r2, [pc, #36]	; (8015008 <USB_CoreReset+0x64>)
 8014fe4:	4293      	cmp	r3, r2
 8014fe6:	d901      	bls.n	8014fec <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8014fe8:	2303      	movs	r3, #3
 8014fea:	e006      	b.n	8014ffa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8014fec:	687b      	ldr	r3, [r7, #4]
 8014fee:	691b      	ldr	r3, [r3, #16]
 8014ff0:	f003 0301 	and.w	r3, r3, #1
 8014ff4:	2b01      	cmp	r3, #1
 8014ff6:	d0f0      	beq.n	8014fda <USB_CoreReset+0x36>

  return HAL_OK;
 8014ff8:	2300      	movs	r3, #0
}
 8014ffa:	4618      	mov	r0, r3
 8014ffc:	3714      	adds	r7, #20
 8014ffe:	46bd      	mov	sp, r7
 8015000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015004:	4770      	bx	lr
 8015006:	bf00      	nop
 8015008:	00030d40 	.word	0x00030d40

0801500c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 801500c:	b580      	push	{r7, lr}
 801500e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8015010:	4904      	ldr	r1, [pc, #16]	; (8015024 <MX_FATFS_Init+0x18>)
 8015012:	4805      	ldr	r0, [pc, #20]	; (8015028 <MX_FATFS_Init+0x1c>)
 8015014:	f005 f904 	bl	801a220 <FATFS_LinkDriver>
 8015018:	4603      	mov	r3, r0
 801501a:	461a      	mov	r2, r3
 801501c:	4b03      	ldr	r3, [pc, #12]	; (801502c <MX_FATFS_Init+0x20>)
 801501e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8015020:	bf00      	nop
 8015022:	bd80      	pop	{r7, pc}
 8015024:	24001698 	.word	0x24001698
 8015028:	0801ff24 	.word	0x0801ff24
 801502c:	24001694 	.word	0x24001694

08015030 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8015030:	b480      	push	{r7}
 8015032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8015034:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8015036:	4618      	mov	r0, r3
 8015038:	46bd      	mov	sp, r7
 801503a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801503e:	4770      	bx	lr

08015040 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8015040:	b580      	push	{r7, lr}
 8015042:	b082      	sub	sp, #8
 8015044:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8015046:	2300      	movs	r3, #0
 8015048:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 801504a:	f000 f885 	bl	8015158 <BSP_SD_IsDetected>
 801504e:	4603      	mov	r3, r0
 8015050:	2b01      	cmp	r3, #1
 8015052:	d001      	beq.n	8015058 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8015054:	2302      	movs	r3, #2
 8015056:	e012      	b.n	801507e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd2);
 8015058:	480b      	ldr	r0, [pc, #44]	; (8015088 <BSP_SD_Init+0x48>)
 801505a:	f7f8 ff39 	bl	800ded0 <HAL_SD_Init>
 801505e:	4603      	mov	r3, r0
 8015060:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8015062:	79fb      	ldrb	r3, [r7, #7]
 8015064:	2b00      	cmp	r3, #0
 8015066:	d109      	bne.n	801507c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd2, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8015068:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 801506c:	4806      	ldr	r0, [pc, #24]	; (8015088 <BSP_SD_Init+0x48>)
 801506e:	f7f9 fdef 	bl	800ec50 <HAL_SD_ConfigWideBusOperation>
 8015072:	4603      	mov	r3, r0
 8015074:	2b00      	cmp	r3, #0
 8015076:	d001      	beq.n	801507c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8015078:	2301      	movs	r3, #1
 801507a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 801507c:	79fb      	ldrb	r3, [r7, #7]
}
 801507e:	4618      	mov	r0, r3
 8015080:	3708      	adds	r7, #8
 8015082:	46bd      	mov	sp, r7
 8015084:	bd80      	pop	{r7, pc}
 8015086:	bf00      	nop
 8015088:	24000f30 	.word	0x24000f30

0801508c <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 801508c:	b580      	push	{r7, lr}
 801508e:	b086      	sub	sp, #24
 8015090:	af00      	add	r7, sp, #0
 8015092:	60f8      	str	r0, [r7, #12]
 8015094:	60b9      	str	r1, [r7, #8]
 8015096:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8015098:	2300      	movs	r3, #0
 801509a:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd2, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 801509c:	687b      	ldr	r3, [r7, #4]
 801509e:	68ba      	ldr	r2, [r7, #8]
 80150a0:	68f9      	ldr	r1, [r7, #12]
 80150a2:	4806      	ldr	r0, [pc, #24]	; (80150bc <BSP_SD_ReadBlocks_DMA+0x30>)
 80150a4:	f7f9 f834 	bl	800e110 <HAL_SD_ReadBlocks_DMA>
 80150a8:	4603      	mov	r3, r0
 80150aa:	2b00      	cmp	r3, #0
 80150ac:	d001      	beq.n	80150b2 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 80150ae:	2301      	movs	r3, #1
 80150b0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80150b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80150b4:	4618      	mov	r0, r3
 80150b6:	3718      	adds	r7, #24
 80150b8:	46bd      	mov	sp, r7
 80150ba:	bd80      	pop	{r7, pc}
 80150bc:	24000f30 	.word	0x24000f30

080150c0 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 80150c0:	b580      	push	{r7, lr}
 80150c2:	b086      	sub	sp, #24
 80150c4:	af00      	add	r7, sp, #0
 80150c6:	60f8      	str	r0, [r7, #12]
 80150c8:	60b9      	str	r1, [r7, #8]
 80150ca:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 80150cc:	2300      	movs	r3, #0
 80150ce:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd2, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 80150d0:	687b      	ldr	r3, [r7, #4]
 80150d2:	68ba      	ldr	r2, [r7, #8]
 80150d4:	68f9      	ldr	r1, [r7, #12]
 80150d6:	4806      	ldr	r0, [pc, #24]	; (80150f0 <BSP_SD_WriteBlocks_DMA+0x30>)
 80150d8:	f7f9 f8c2 	bl	800e260 <HAL_SD_WriteBlocks_DMA>
 80150dc:	4603      	mov	r3, r0
 80150de:	2b00      	cmp	r3, #0
 80150e0:	d001      	beq.n	80150e6 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 80150e2:	2301      	movs	r3, #1
 80150e4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80150e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80150e8:	4618      	mov	r0, r3
 80150ea:	3718      	adds	r7, #24
 80150ec:	46bd      	mov	sp, r7
 80150ee:	bd80      	pop	{r7, pc}
 80150f0:	24000f30 	.word	0x24000f30

080150f4 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 80150f4:	b580      	push	{r7, lr}
 80150f6:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd2) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80150f8:	4805      	ldr	r0, [pc, #20]	; (8015110 <BSP_SD_GetCardState+0x1c>)
 80150fa:	f7f9 febb 	bl	800ee74 <HAL_SD_GetCardState>
 80150fe:	4603      	mov	r3, r0
 8015100:	2b04      	cmp	r3, #4
 8015102:	bf14      	ite	ne
 8015104:	2301      	movne	r3, #1
 8015106:	2300      	moveq	r3, #0
 8015108:	b2db      	uxtb	r3, r3
}
 801510a:	4618      	mov	r0, r3
 801510c:	bd80      	pop	{r7, pc}
 801510e:	bf00      	nop
 8015110:	24000f30 	.word	0x24000f30

08015114 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8015114:	b580      	push	{r7, lr}
 8015116:	b082      	sub	sp, #8
 8015118:	af00      	add	r7, sp, #0
 801511a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd2, CardInfo);
 801511c:	6879      	ldr	r1, [r7, #4]
 801511e:	4803      	ldr	r0, [pc, #12]	; (801512c <BSP_SD_GetCardInfo+0x18>)
 8015120:	f7f9 fd6a 	bl	800ebf8 <HAL_SD_GetCardInfo>
}
 8015124:	bf00      	nop
 8015126:	3708      	adds	r7, #8
 8015128:	46bd      	mov	sp, r7
 801512a:	bd80      	pop	{r7, pc}
 801512c:	24000f30 	.word	0x24000f30

08015130 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8015130:	b580      	push	{r7, lr}
 8015132:	b082      	sub	sp, #8
 8015134:	af00      	add	r7, sp, #0
 8015136:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8015138:	f000 f984 	bl	8015444 <BSP_SD_WriteCpltCallback>
}
 801513c:	bf00      	nop
 801513e:	3708      	adds	r7, #8
 8015140:	46bd      	mov	sp, r7
 8015142:	bd80      	pop	{r7, pc}

08015144 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8015144:	b580      	push	{r7, lr}
 8015146:	b082      	sub	sp, #8
 8015148:	af00      	add	r7, sp, #0
 801514a:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 801514c:	f000 f986 	bl	801545c <BSP_SD_ReadCpltCallback>
}
 8015150:	bf00      	nop
 8015152:	3708      	adds	r7, #8
 8015154:	46bd      	mov	sp, r7
 8015156:	bd80      	pop	{r7, pc}

08015158 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8015158:	b480      	push	{r7}
 801515a:	b083      	sub	sp, #12
 801515c:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 801515e:	2301      	movs	r3, #1
 8015160:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN IsDetectedSection */
  /* user code can be inserted here */
  /* USER CODE END IsDetectedSection */

  return status;
 8015162:	79fb      	ldrb	r3, [r7, #7]
 8015164:	b2db      	uxtb	r3, r3
}
 8015166:	4618      	mov	r0, r3
 8015168:	370c      	adds	r7, #12
 801516a:	46bd      	mov	sp, r7
 801516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015170:	4770      	bx	lr

08015172 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8015172:	b580      	push	{r7, lr}
 8015174:	b084      	sub	sp, #16
 8015176:	af00      	add	r7, sp, #0
 8015178:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 801517a:	f7ee ff8b 	bl	8004094 <HAL_GetTick>
 801517e:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8015180:	e006      	b.n	8015190 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8015182:	f7ff ffb7 	bl	80150f4 <BSP_SD_GetCardState>
 8015186:	4603      	mov	r3, r0
 8015188:	2b00      	cmp	r3, #0
 801518a:	d101      	bne.n	8015190 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 801518c:	2300      	movs	r3, #0
 801518e:	e009      	b.n	80151a4 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8015190:	f7ee ff80 	bl	8004094 <HAL_GetTick>
 8015194:	4602      	mov	r2, r0
 8015196:	68fb      	ldr	r3, [r7, #12]
 8015198:	1ad3      	subs	r3, r2, r3
 801519a:	687a      	ldr	r2, [r7, #4]
 801519c:	429a      	cmp	r2, r3
 801519e:	d8f0      	bhi.n	8015182 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 80151a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80151a4:	4618      	mov	r0, r3
 80151a6:	3710      	adds	r7, #16
 80151a8:	46bd      	mov	sp, r7
 80151aa:	bd80      	pop	{r7, pc}

080151ac <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 80151ac:	b580      	push	{r7, lr}
 80151ae:	b082      	sub	sp, #8
 80151b0:	af00      	add	r7, sp, #0
 80151b2:	4603      	mov	r3, r0
 80151b4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80151b6:	4b0b      	ldr	r3, [pc, #44]	; (80151e4 <SD_CheckStatus+0x38>)
 80151b8:	2201      	movs	r2, #1
 80151ba:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80151bc:	f7ff ff9a 	bl	80150f4 <BSP_SD_GetCardState>
 80151c0:	4603      	mov	r3, r0
 80151c2:	2b00      	cmp	r3, #0
 80151c4:	d107      	bne.n	80151d6 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80151c6:	4b07      	ldr	r3, [pc, #28]	; (80151e4 <SD_CheckStatus+0x38>)
 80151c8:	781b      	ldrb	r3, [r3, #0]
 80151ca:	b2db      	uxtb	r3, r3
 80151cc:	f023 0301 	bic.w	r3, r3, #1
 80151d0:	b2da      	uxtb	r2, r3
 80151d2:	4b04      	ldr	r3, [pc, #16]	; (80151e4 <SD_CheckStatus+0x38>)
 80151d4:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80151d6:	4b03      	ldr	r3, [pc, #12]	; (80151e4 <SD_CheckStatus+0x38>)
 80151d8:	781b      	ldrb	r3, [r3, #0]
 80151da:	b2db      	uxtb	r3, r3
}
 80151dc:	4618      	mov	r0, r3
 80151de:	3708      	adds	r7, #8
 80151e0:	46bd      	mov	sp, r7
 80151e2:	bd80      	pop	{r7, pc}
 80151e4:	2400000d 	.word	0x2400000d

080151e8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80151e8:	b580      	push	{r7, lr}
 80151ea:	b082      	sub	sp, #8
 80151ec:	af00      	add	r7, sp, #0
 80151ee:	4603      	mov	r3, r0
 80151f0:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80151f2:	f7ff ff25 	bl	8015040 <BSP_SD_Init>
 80151f6:	4603      	mov	r3, r0
 80151f8:	2b00      	cmp	r3, #0
 80151fa:	d107      	bne.n	801520c <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 80151fc:	79fb      	ldrb	r3, [r7, #7]
 80151fe:	4618      	mov	r0, r3
 8015200:	f7ff ffd4 	bl	80151ac <SD_CheckStatus>
 8015204:	4603      	mov	r3, r0
 8015206:	461a      	mov	r2, r3
 8015208:	4b04      	ldr	r3, [pc, #16]	; (801521c <SD_initialize+0x34>)
 801520a:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 801520c:	4b03      	ldr	r3, [pc, #12]	; (801521c <SD_initialize+0x34>)
 801520e:	781b      	ldrb	r3, [r3, #0]
 8015210:	b2db      	uxtb	r3, r3
}
 8015212:	4618      	mov	r0, r3
 8015214:	3708      	adds	r7, #8
 8015216:	46bd      	mov	sp, r7
 8015218:	bd80      	pop	{r7, pc}
 801521a:	bf00      	nop
 801521c:	2400000d 	.word	0x2400000d

08015220 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8015220:	b580      	push	{r7, lr}
 8015222:	b082      	sub	sp, #8
 8015224:	af00      	add	r7, sp, #0
 8015226:	4603      	mov	r3, r0
 8015228:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 801522a:	79fb      	ldrb	r3, [r7, #7]
 801522c:	4618      	mov	r0, r3
 801522e:	f7ff ffbd 	bl	80151ac <SD_CheckStatus>
 8015232:	4603      	mov	r3, r0
}
 8015234:	4618      	mov	r0, r3
 8015236:	3708      	adds	r7, #8
 8015238:	46bd      	mov	sp, r7
 801523a:	bd80      	pop	{r7, pc}

0801523c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 801523c:	b580      	push	{r7, lr}
 801523e:	b086      	sub	sp, #24
 8015240:	af00      	add	r7, sp, #0
 8015242:	60b9      	str	r1, [r7, #8]
 8015244:	607a      	str	r2, [r7, #4]
 8015246:	603b      	str	r3, [r7, #0]
 8015248:	4603      	mov	r3, r0
 801524a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 801524c:	2301      	movs	r3, #1
 801524e:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8015250:	f247 5030 	movw	r0, #30000	; 0x7530
 8015254:	f7ff ff8d 	bl	8015172 <SD_CheckStatusWithTimeout>
 8015258:	4603      	mov	r3, r0
 801525a:	2b00      	cmp	r3, #0
 801525c:	da01      	bge.n	8015262 <SD_read+0x26>
  {
    return res;
 801525e:	7dfb      	ldrb	r3, [r7, #23]
 8015260:	e03b      	b.n	80152da <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8015262:	683a      	ldr	r2, [r7, #0]
 8015264:	6879      	ldr	r1, [r7, #4]
 8015266:	68b8      	ldr	r0, [r7, #8]
 8015268:	f7ff ff10 	bl	801508c <BSP_SD_ReadBlocks_DMA>
 801526c:	4603      	mov	r3, r0
 801526e:	2b00      	cmp	r3, #0
 8015270:	d132      	bne.n	80152d8 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8015272:	4b1c      	ldr	r3, [pc, #112]	; (80152e4 <SD_read+0xa8>)
 8015274:	2200      	movs	r2, #0
 8015276:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8015278:	f7ee ff0c 	bl	8004094 <HAL_GetTick>
 801527c:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 801527e:	bf00      	nop
 8015280:	4b18      	ldr	r3, [pc, #96]	; (80152e4 <SD_read+0xa8>)
 8015282:	681b      	ldr	r3, [r3, #0]
 8015284:	2b00      	cmp	r3, #0
 8015286:	d108      	bne.n	801529a <SD_read+0x5e>
 8015288:	f7ee ff04 	bl	8004094 <HAL_GetTick>
 801528c:	4602      	mov	r2, r0
 801528e:	693b      	ldr	r3, [r7, #16]
 8015290:	1ad3      	subs	r3, r2, r3
 8015292:	f247 522f 	movw	r2, #29999	; 0x752f
 8015296:	4293      	cmp	r3, r2
 8015298:	d9f2      	bls.n	8015280 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 801529a:	4b12      	ldr	r3, [pc, #72]	; (80152e4 <SD_read+0xa8>)
 801529c:	681b      	ldr	r3, [r3, #0]
 801529e:	2b00      	cmp	r3, #0
 80152a0:	d102      	bne.n	80152a8 <SD_read+0x6c>
      {
        res = RES_ERROR;
 80152a2:	2301      	movs	r3, #1
 80152a4:	75fb      	strb	r3, [r7, #23]
 80152a6:	e017      	b.n	80152d8 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 80152a8:	4b0e      	ldr	r3, [pc, #56]	; (80152e4 <SD_read+0xa8>)
 80152aa:	2200      	movs	r2, #0
 80152ac:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 80152ae:	f7ee fef1 	bl	8004094 <HAL_GetTick>
 80152b2:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80152b4:	e007      	b.n	80152c6 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80152b6:	f7ff ff1d 	bl	80150f4 <BSP_SD_GetCardState>
 80152ba:	4603      	mov	r3, r0
 80152bc:	2b00      	cmp	r3, #0
 80152be:	d102      	bne.n	80152c6 <SD_read+0x8a>
          {
            res = RES_OK;
 80152c0:	2300      	movs	r3, #0
 80152c2:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 80152c4:	e008      	b.n	80152d8 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80152c6:	f7ee fee5 	bl	8004094 <HAL_GetTick>
 80152ca:	4602      	mov	r2, r0
 80152cc:	693b      	ldr	r3, [r7, #16]
 80152ce:	1ad3      	subs	r3, r2, r3
 80152d0:	f247 522f 	movw	r2, #29999	; 0x752f
 80152d4:	4293      	cmp	r3, r2
 80152d6:	d9ee      	bls.n	80152b6 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 80152d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80152da:	4618      	mov	r0, r3
 80152dc:	3718      	adds	r7, #24
 80152de:	46bd      	mov	sp, r7
 80152e0:	bd80      	pop	{r7, pc}
 80152e2:	bf00      	nop
 80152e4:	240016a0 	.word	0x240016a0

080152e8 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80152e8:	b580      	push	{r7, lr}
 80152ea:	b086      	sub	sp, #24
 80152ec:	af00      	add	r7, sp, #0
 80152ee:	60b9      	str	r1, [r7, #8]
 80152f0:	607a      	str	r2, [r7, #4]
 80152f2:	603b      	str	r3, [r7, #0]
 80152f4:	4603      	mov	r3, r0
 80152f6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80152f8:	2301      	movs	r3, #1
 80152fa:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 80152fc:	4b24      	ldr	r3, [pc, #144]	; (8015390 <SD_write+0xa8>)
 80152fe:	2200      	movs	r2, #0
 8015300:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8015302:	f247 5030 	movw	r0, #30000	; 0x7530
 8015306:	f7ff ff34 	bl	8015172 <SD_CheckStatusWithTimeout>
 801530a:	4603      	mov	r3, r0
 801530c:	2b00      	cmp	r3, #0
 801530e:	da01      	bge.n	8015314 <SD_write+0x2c>
  {
    return res;
 8015310:	7dfb      	ldrb	r3, [r7, #23]
 8015312:	e038      	b.n	8015386 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8015314:	683a      	ldr	r2, [r7, #0]
 8015316:	6879      	ldr	r1, [r7, #4]
 8015318:	68b8      	ldr	r0, [r7, #8]
 801531a:	f7ff fed1 	bl	80150c0 <BSP_SD_WriteBlocks_DMA>
 801531e:	4603      	mov	r3, r0
 8015320:	2b00      	cmp	r3, #0
 8015322:	d12f      	bne.n	8015384 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8015324:	f7ee feb6 	bl	8004094 <HAL_GetTick>
 8015328:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 801532a:	bf00      	nop
 801532c:	4b18      	ldr	r3, [pc, #96]	; (8015390 <SD_write+0xa8>)
 801532e:	681b      	ldr	r3, [r3, #0]
 8015330:	2b00      	cmp	r3, #0
 8015332:	d108      	bne.n	8015346 <SD_write+0x5e>
 8015334:	f7ee feae 	bl	8004094 <HAL_GetTick>
 8015338:	4602      	mov	r2, r0
 801533a:	693b      	ldr	r3, [r7, #16]
 801533c:	1ad3      	subs	r3, r2, r3
 801533e:	f247 522f 	movw	r2, #29999	; 0x752f
 8015342:	4293      	cmp	r3, r2
 8015344:	d9f2      	bls.n	801532c <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 8015346:	4b12      	ldr	r3, [pc, #72]	; (8015390 <SD_write+0xa8>)
 8015348:	681b      	ldr	r3, [r3, #0]
 801534a:	2b00      	cmp	r3, #0
 801534c:	d102      	bne.n	8015354 <SD_write+0x6c>
      {
        res = RES_ERROR;
 801534e:	2301      	movs	r3, #1
 8015350:	75fb      	strb	r3, [r7, #23]
 8015352:	e017      	b.n	8015384 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8015354:	4b0e      	ldr	r3, [pc, #56]	; (8015390 <SD_write+0xa8>)
 8015356:	2200      	movs	r2, #0
 8015358:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 801535a:	f7ee fe9b 	bl	8004094 <HAL_GetTick>
 801535e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8015360:	e007      	b.n	8015372 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8015362:	f7ff fec7 	bl	80150f4 <BSP_SD_GetCardState>
 8015366:	4603      	mov	r3, r0
 8015368:	2b00      	cmp	r3, #0
 801536a:	d102      	bne.n	8015372 <SD_write+0x8a>
          {
            res = RES_OK;
 801536c:	2300      	movs	r3, #0
 801536e:	75fb      	strb	r3, [r7, #23]
            break;
 8015370:	e008      	b.n	8015384 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8015372:	f7ee fe8f 	bl	8004094 <HAL_GetTick>
 8015376:	4602      	mov	r2, r0
 8015378:	693b      	ldr	r3, [r7, #16]
 801537a:	1ad3      	subs	r3, r2, r3
 801537c:	f247 522f 	movw	r2, #29999	; 0x752f
 8015380:	4293      	cmp	r3, r2
 8015382:	d9ee      	bls.n	8015362 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8015384:	7dfb      	ldrb	r3, [r7, #23]
}
 8015386:	4618      	mov	r0, r3
 8015388:	3718      	adds	r7, #24
 801538a:	46bd      	mov	sp, r7
 801538c:	bd80      	pop	{r7, pc}
 801538e:	bf00      	nop
 8015390:	2400169c 	.word	0x2400169c

08015394 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8015394:	b580      	push	{r7, lr}
 8015396:	b08c      	sub	sp, #48	; 0x30
 8015398:	af00      	add	r7, sp, #0
 801539a:	4603      	mov	r3, r0
 801539c:	603a      	str	r2, [r7, #0]
 801539e:	71fb      	strb	r3, [r7, #7]
 80153a0:	460b      	mov	r3, r1
 80153a2:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80153a4:	2301      	movs	r3, #1
 80153a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80153aa:	4b25      	ldr	r3, [pc, #148]	; (8015440 <SD_ioctl+0xac>)
 80153ac:	781b      	ldrb	r3, [r3, #0]
 80153ae:	b2db      	uxtb	r3, r3
 80153b0:	f003 0301 	and.w	r3, r3, #1
 80153b4:	2b00      	cmp	r3, #0
 80153b6:	d001      	beq.n	80153bc <SD_ioctl+0x28>
 80153b8:	2303      	movs	r3, #3
 80153ba:	e03c      	b.n	8015436 <SD_ioctl+0xa2>

  switch (cmd)
 80153bc:	79bb      	ldrb	r3, [r7, #6]
 80153be:	2b03      	cmp	r3, #3
 80153c0:	d834      	bhi.n	801542c <SD_ioctl+0x98>
 80153c2:	a201      	add	r2, pc, #4	; (adr r2, 80153c8 <SD_ioctl+0x34>)
 80153c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80153c8:	080153d9 	.word	0x080153d9
 80153cc:	080153e1 	.word	0x080153e1
 80153d0:	080153f9 	.word	0x080153f9
 80153d4:	08015413 	.word	0x08015413
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80153d8:	2300      	movs	r3, #0
 80153da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80153de:	e028      	b.n	8015432 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80153e0:	f107 0308 	add.w	r3, r7, #8
 80153e4:	4618      	mov	r0, r3
 80153e6:	f7ff fe95 	bl	8015114 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80153ea:	6a3a      	ldr	r2, [r7, #32]
 80153ec:	683b      	ldr	r3, [r7, #0]
 80153ee:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80153f0:	2300      	movs	r3, #0
 80153f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80153f6:	e01c      	b.n	8015432 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80153f8:	f107 0308 	add.w	r3, r7, #8
 80153fc:	4618      	mov	r0, r3
 80153fe:	f7ff fe89 	bl	8015114 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8015402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015404:	b29a      	uxth	r2, r3
 8015406:	683b      	ldr	r3, [r7, #0]
 8015408:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 801540a:	2300      	movs	r3, #0
 801540c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8015410:	e00f      	b.n	8015432 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8015412:	f107 0308 	add.w	r3, r7, #8
 8015416:	4618      	mov	r0, r3
 8015418:	f7ff fe7c 	bl	8015114 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 801541c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801541e:	0a5a      	lsrs	r2, r3, #9
 8015420:	683b      	ldr	r3, [r7, #0]
 8015422:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8015424:	2300      	movs	r3, #0
 8015426:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801542a:	e002      	b.n	8015432 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 801542c:	2304      	movs	r3, #4
 801542e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8015432:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8015436:	4618      	mov	r0, r3
 8015438:	3730      	adds	r7, #48	; 0x30
 801543a:	46bd      	mov	sp, r7
 801543c:	bd80      	pop	{r7, pc}
 801543e:	bf00      	nop
 8015440:	2400000d 	.word	0x2400000d

08015444 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8015444:	b480      	push	{r7}
 8015446:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8015448:	4b03      	ldr	r3, [pc, #12]	; (8015458 <BSP_SD_WriteCpltCallback+0x14>)
 801544a:	2201      	movs	r2, #1
 801544c:	601a      	str	r2, [r3, #0]
}
 801544e:	bf00      	nop
 8015450:	46bd      	mov	sp, r7
 8015452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015456:	4770      	bx	lr
 8015458:	2400169c 	.word	0x2400169c

0801545c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 801545c:	b480      	push	{r7}
 801545e:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8015460:	4b03      	ldr	r3, [pc, #12]	; (8015470 <BSP_SD_ReadCpltCallback+0x14>)
 8015462:	2201      	movs	r2, #1
 8015464:	601a      	str	r2, [r3, #0]
}
 8015466:	bf00      	nop
 8015468:	46bd      	mov	sp, r7
 801546a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801546e:	4770      	bx	lr
 8015470:	240016a0 	.word	0x240016a0

08015474 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015474:	b580      	push	{r7, lr}
 8015476:	b084      	sub	sp, #16
 8015478:	af00      	add	r7, sp, #0
 801547a:	6078      	str	r0, [r7, #4]
 801547c:	460b      	mov	r3, r1
 801547e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8015480:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8015484:	f005 fc72 	bl	801ad6c <USBD_static_malloc>
 8015488:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 801548a:	68fb      	ldr	r3, [r7, #12]
 801548c:	2b00      	cmp	r3, #0
 801548e:	d109      	bne.n	80154a4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8015490:	687b      	ldr	r3, [r7, #4]
 8015492:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015496:	687b      	ldr	r3, [r7, #4]
 8015498:	32b0      	adds	r2, #176	; 0xb0
 801549a:	2100      	movs	r1, #0
 801549c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80154a0:	2302      	movs	r3, #2
 80154a2:	e0d4      	b.n	801564e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80154a4:	f44f 7207 	mov.w	r2, #540	; 0x21c
 80154a8:	2100      	movs	r1, #0
 80154aa:	68f8      	ldr	r0, [r7, #12]
 80154ac:	f006 fc35 	bl	801bd1a <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80154b0:	687b      	ldr	r3, [r7, #4]
 80154b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80154b6:	687b      	ldr	r3, [r7, #4]
 80154b8:	32b0      	adds	r2, #176	; 0xb0
 80154ba:	68f9      	ldr	r1, [r7, #12]
 80154bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80154c0:	687b      	ldr	r3, [r7, #4]
 80154c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80154c6:	687b      	ldr	r3, [r7, #4]
 80154c8:	32b0      	adds	r2, #176	; 0xb0
 80154ca:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80154ce:	687b      	ldr	r3, [r7, #4]
 80154d0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80154d4:	687b      	ldr	r3, [r7, #4]
 80154d6:	7c1b      	ldrb	r3, [r3, #16]
 80154d8:	2b00      	cmp	r3, #0
 80154da:	d138      	bne.n	801554e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80154dc:	4b5e      	ldr	r3, [pc, #376]	; (8015658 <USBD_CDC_Init+0x1e4>)
 80154de:	7819      	ldrb	r1, [r3, #0]
 80154e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80154e4:	2202      	movs	r2, #2
 80154e6:	6878      	ldr	r0, [r7, #4]
 80154e8:	f005 fb1d 	bl	801ab26 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80154ec:	4b5a      	ldr	r3, [pc, #360]	; (8015658 <USBD_CDC_Init+0x1e4>)
 80154ee:	781b      	ldrb	r3, [r3, #0]
 80154f0:	f003 020f 	and.w	r2, r3, #15
 80154f4:	6879      	ldr	r1, [r7, #4]
 80154f6:	4613      	mov	r3, r2
 80154f8:	009b      	lsls	r3, r3, #2
 80154fa:	4413      	add	r3, r2
 80154fc:	009b      	lsls	r3, r3, #2
 80154fe:	440b      	add	r3, r1
 8015500:	3324      	adds	r3, #36	; 0x24
 8015502:	2201      	movs	r2, #1
 8015504:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8015506:	4b55      	ldr	r3, [pc, #340]	; (801565c <USBD_CDC_Init+0x1e8>)
 8015508:	7819      	ldrb	r1, [r3, #0]
 801550a:	f44f 7300 	mov.w	r3, #512	; 0x200
 801550e:	2202      	movs	r2, #2
 8015510:	6878      	ldr	r0, [r7, #4]
 8015512:	f005 fb08 	bl	801ab26 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8015516:	4b51      	ldr	r3, [pc, #324]	; (801565c <USBD_CDC_Init+0x1e8>)
 8015518:	781b      	ldrb	r3, [r3, #0]
 801551a:	f003 020f 	and.w	r2, r3, #15
 801551e:	6879      	ldr	r1, [r7, #4]
 8015520:	4613      	mov	r3, r2
 8015522:	009b      	lsls	r3, r3, #2
 8015524:	4413      	add	r3, r2
 8015526:	009b      	lsls	r3, r3, #2
 8015528:	440b      	add	r3, r1
 801552a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 801552e:	2201      	movs	r2, #1
 8015530:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8015532:	4b4b      	ldr	r3, [pc, #300]	; (8015660 <USBD_CDC_Init+0x1ec>)
 8015534:	781b      	ldrb	r3, [r3, #0]
 8015536:	f003 020f 	and.w	r2, r3, #15
 801553a:	6879      	ldr	r1, [r7, #4]
 801553c:	4613      	mov	r3, r2
 801553e:	009b      	lsls	r3, r3, #2
 8015540:	4413      	add	r3, r2
 8015542:	009b      	lsls	r3, r3, #2
 8015544:	440b      	add	r3, r1
 8015546:	3326      	adds	r3, #38	; 0x26
 8015548:	2210      	movs	r2, #16
 801554a:	801a      	strh	r2, [r3, #0]
 801554c:	e035      	b.n	80155ba <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 801554e:	4b42      	ldr	r3, [pc, #264]	; (8015658 <USBD_CDC_Init+0x1e4>)
 8015550:	7819      	ldrb	r1, [r3, #0]
 8015552:	2340      	movs	r3, #64	; 0x40
 8015554:	2202      	movs	r2, #2
 8015556:	6878      	ldr	r0, [r7, #4]
 8015558:	f005 fae5 	bl	801ab26 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 801555c:	4b3e      	ldr	r3, [pc, #248]	; (8015658 <USBD_CDC_Init+0x1e4>)
 801555e:	781b      	ldrb	r3, [r3, #0]
 8015560:	f003 020f 	and.w	r2, r3, #15
 8015564:	6879      	ldr	r1, [r7, #4]
 8015566:	4613      	mov	r3, r2
 8015568:	009b      	lsls	r3, r3, #2
 801556a:	4413      	add	r3, r2
 801556c:	009b      	lsls	r3, r3, #2
 801556e:	440b      	add	r3, r1
 8015570:	3324      	adds	r3, #36	; 0x24
 8015572:	2201      	movs	r2, #1
 8015574:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8015576:	4b39      	ldr	r3, [pc, #228]	; (801565c <USBD_CDC_Init+0x1e8>)
 8015578:	7819      	ldrb	r1, [r3, #0]
 801557a:	2340      	movs	r3, #64	; 0x40
 801557c:	2202      	movs	r2, #2
 801557e:	6878      	ldr	r0, [r7, #4]
 8015580:	f005 fad1 	bl	801ab26 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8015584:	4b35      	ldr	r3, [pc, #212]	; (801565c <USBD_CDC_Init+0x1e8>)
 8015586:	781b      	ldrb	r3, [r3, #0]
 8015588:	f003 020f 	and.w	r2, r3, #15
 801558c:	6879      	ldr	r1, [r7, #4]
 801558e:	4613      	mov	r3, r2
 8015590:	009b      	lsls	r3, r3, #2
 8015592:	4413      	add	r3, r2
 8015594:	009b      	lsls	r3, r3, #2
 8015596:	440b      	add	r3, r1
 8015598:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 801559c:	2201      	movs	r2, #1
 801559e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80155a0:	4b2f      	ldr	r3, [pc, #188]	; (8015660 <USBD_CDC_Init+0x1ec>)
 80155a2:	781b      	ldrb	r3, [r3, #0]
 80155a4:	f003 020f 	and.w	r2, r3, #15
 80155a8:	6879      	ldr	r1, [r7, #4]
 80155aa:	4613      	mov	r3, r2
 80155ac:	009b      	lsls	r3, r3, #2
 80155ae:	4413      	add	r3, r2
 80155b0:	009b      	lsls	r3, r3, #2
 80155b2:	440b      	add	r3, r1
 80155b4:	3326      	adds	r3, #38	; 0x26
 80155b6:	2210      	movs	r2, #16
 80155b8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80155ba:	4b29      	ldr	r3, [pc, #164]	; (8015660 <USBD_CDC_Init+0x1ec>)
 80155bc:	7819      	ldrb	r1, [r3, #0]
 80155be:	2308      	movs	r3, #8
 80155c0:	2203      	movs	r2, #3
 80155c2:	6878      	ldr	r0, [r7, #4]
 80155c4:	f005 faaf 	bl	801ab26 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80155c8:	4b25      	ldr	r3, [pc, #148]	; (8015660 <USBD_CDC_Init+0x1ec>)
 80155ca:	781b      	ldrb	r3, [r3, #0]
 80155cc:	f003 020f 	and.w	r2, r3, #15
 80155d0:	6879      	ldr	r1, [r7, #4]
 80155d2:	4613      	mov	r3, r2
 80155d4:	009b      	lsls	r3, r3, #2
 80155d6:	4413      	add	r3, r2
 80155d8:	009b      	lsls	r3, r3, #2
 80155da:	440b      	add	r3, r1
 80155dc:	3324      	adds	r3, #36	; 0x24
 80155de:	2201      	movs	r2, #1
 80155e0:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80155e2:	68fb      	ldr	r3, [r7, #12]
 80155e4:	2200      	movs	r2, #0
 80155e6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80155ea:	687b      	ldr	r3, [r7, #4]
 80155ec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80155f0:	687a      	ldr	r2, [r7, #4]
 80155f2:	33b0      	adds	r3, #176	; 0xb0
 80155f4:	009b      	lsls	r3, r3, #2
 80155f6:	4413      	add	r3, r2
 80155f8:	685b      	ldr	r3, [r3, #4]
 80155fa:	681b      	ldr	r3, [r3, #0]
 80155fc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80155fe:	68fb      	ldr	r3, [r7, #12]
 8015600:	2200      	movs	r2, #0
 8015602:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8015606:	68fb      	ldr	r3, [r7, #12]
 8015608:	2200      	movs	r2, #0
 801560a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 801560e:	68fb      	ldr	r3, [r7, #12]
 8015610:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8015614:	2b00      	cmp	r3, #0
 8015616:	d101      	bne.n	801561c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8015618:	2302      	movs	r3, #2
 801561a:	e018      	b.n	801564e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801561c:	687b      	ldr	r3, [r7, #4]
 801561e:	7c1b      	ldrb	r3, [r3, #16]
 8015620:	2b00      	cmp	r3, #0
 8015622:	d10a      	bne.n	801563a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8015624:	4b0d      	ldr	r3, [pc, #52]	; (801565c <USBD_CDC_Init+0x1e8>)
 8015626:	7819      	ldrb	r1, [r3, #0]
 8015628:	68fb      	ldr	r3, [r7, #12]
 801562a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 801562e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8015632:	6878      	ldr	r0, [r7, #4]
 8015634:	f005 fb66 	bl	801ad04 <USBD_LL_PrepareReceive>
 8015638:	e008      	b.n	801564c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801563a:	4b08      	ldr	r3, [pc, #32]	; (801565c <USBD_CDC_Init+0x1e8>)
 801563c:	7819      	ldrb	r1, [r3, #0]
 801563e:	68fb      	ldr	r3, [r7, #12]
 8015640:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8015644:	2340      	movs	r3, #64	; 0x40
 8015646:	6878      	ldr	r0, [r7, #4]
 8015648:	f005 fb5c 	bl	801ad04 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801564c:	2300      	movs	r3, #0
}
 801564e:	4618      	mov	r0, r3
 8015650:	3710      	adds	r7, #16
 8015652:	46bd      	mov	sp, r7
 8015654:	bd80      	pop	{r7, pc}
 8015656:	bf00      	nop
 8015658:	24000097 	.word	0x24000097
 801565c:	24000098 	.word	0x24000098
 8015660:	24000099 	.word	0x24000099

08015664 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015664:	b580      	push	{r7, lr}
 8015666:	b082      	sub	sp, #8
 8015668:	af00      	add	r7, sp, #0
 801566a:	6078      	str	r0, [r7, #4]
 801566c:	460b      	mov	r3, r1
 801566e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8015670:	4b3a      	ldr	r3, [pc, #232]	; (801575c <USBD_CDC_DeInit+0xf8>)
 8015672:	781b      	ldrb	r3, [r3, #0]
 8015674:	4619      	mov	r1, r3
 8015676:	6878      	ldr	r0, [r7, #4]
 8015678:	f005 fa7b 	bl	801ab72 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 801567c:	4b37      	ldr	r3, [pc, #220]	; (801575c <USBD_CDC_DeInit+0xf8>)
 801567e:	781b      	ldrb	r3, [r3, #0]
 8015680:	f003 020f 	and.w	r2, r3, #15
 8015684:	6879      	ldr	r1, [r7, #4]
 8015686:	4613      	mov	r3, r2
 8015688:	009b      	lsls	r3, r3, #2
 801568a:	4413      	add	r3, r2
 801568c:	009b      	lsls	r3, r3, #2
 801568e:	440b      	add	r3, r1
 8015690:	3324      	adds	r3, #36	; 0x24
 8015692:	2200      	movs	r2, #0
 8015694:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8015696:	4b32      	ldr	r3, [pc, #200]	; (8015760 <USBD_CDC_DeInit+0xfc>)
 8015698:	781b      	ldrb	r3, [r3, #0]
 801569a:	4619      	mov	r1, r3
 801569c:	6878      	ldr	r0, [r7, #4]
 801569e:	f005 fa68 	bl	801ab72 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80156a2:	4b2f      	ldr	r3, [pc, #188]	; (8015760 <USBD_CDC_DeInit+0xfc>)
 80156a4:	781b      	ldrb	r3, [r3, #0]
 80156a6:	f003 020f 	and.w	r2, r3, #15
 80156aa:	6879      	ldr	r1, [r7, #4]
 80156ac:	4613      	mov	r3, r2
 80156ae:	009b      	lsls	r3, r3, #2
 80156b0:	4413      	add	r3, r2
 80156b2:	009b      	lsls	r3, r3, #2
 80156b4:	440b      	add	r3, r1
 80156b6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80156ba:	2200      	movs	r2, #0
 80156bc:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80156be:	4b29      	ldr	r3, [pc, #164]	; (8015764 <USBD_CDC_DeInit+0x100>)
 80156c0:	781b      	ldrb	r3, [r3, #0]
 80156c2:	4619      	mov	r1, r3
 80156c4:	6878      	ldr	r0, [r7, #4]
 80156c6:	f005 fa54 	bl	801ab72 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80156ca:	4b26      	ldr	r3, [pc, #152]	; (8015764 <USBD_CDC_DeInit+0x100>)
 80156cc:	781b      	ldrb	r3, [r3, #0]
 80156ce:	f003 020f 	and.w	r2, r3, #15
 80156d2:	6879      	ldr	r1, [r7, #4]
 80156d4:	4613      	mov	r3, r2
 80156d6:	009b      	lsls	r3, r3, #2
 80156d8:	4413      	add	r3, r2
 80156da:	009b      	lsls	r3, r3, #2
 80156dc:	440b      	add	r3, r1
 80156de:	3324      	adds	r3, #36	; 0x24
 80156e0:	2200      	movs	r2, #0
 80156e2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80156e4:	4b1f      	ldr	r3, [pc, #124]	; (8015764 <USBD_CDC_DeInit+0x100>)
 80156e6:	781b      	ldrb	r3, [r3, #0]
 80156e8:	f003 020f 	and.w	r2, r3, #15
 80156ec:	6879      	ldr	r1, [r7, #4]
 80156ee:	4613      	mov	r3, r2
 80156f0:	009b      	lsls	r3, r3, #2
 80156f2:	4413      	add	r3, r2
 80156f4:	009b      	lsls	r3, r3, #2
 80156f6:	440b      	add	r3, r1
 80156f8:	3326      	adds	r3, #38	; 0x26
 80156fa:	2200      	movs	r2, #0
 80156fc:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80156fe:	687b      	ldr	r3, [r7, #4]
 8015700:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015704:	687b      	ldr	r3, [r7, #4]
 8015706:	32b0      	adds	r2, #176	; 0xb0
 8015708:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801570c:	2b00      	cmp	r3, #0
 801570e:	d01f      	beq.n	8015750 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8015710:	687b      	ldr	r3, [r7, #4]
 8015712:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015716:	687a      	ldr	r2, [r7, #4]
 8015718:	33b0      	adds	r3, #176	; 0xb0
 801571a:	009b      	lsls	r3, r3, #2
 801571c:	4413      	add	r3, r2
 801571e:	685b      	ldr	r3, [r3, #4]
 8015720:	685b      	ldr	r3, [r3, #4]
 8015722:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8015724:	687b      	ldr	r3, [r7, #4]
 8015726:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801572a:	687b      	ldr	r3, [r7, #4]
 801572c:	32b0      	adds	r2, #176	; 0xb0
 801572e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015732:	4618      	mov	r0, r3
 8015734:	f005 fb28 	bl	801ad88 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8015738:	687b      	ldr	r3, [r7, #4]
 801573a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801573e:	687b      	ldr	r3, [r7, #4]
 8015740:	32b0      	adds	r2, #176	; 0xb0
 8015742:	2100      	movs	r1, #0
 8015744:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8015748:	687b      	ldr	r3, [r7, #4]
 801574a:	2200      	movs	r2, #0
 801574c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8015750:	2300      	movs	r3, #0
}
 8015752:	4618      	mov	r0, r3
 8015754:	3708      	adds	r7, #8
 8015756:	46bd      	mov	sp, r7
 8015758:	bd80      	pop	{r7, pc}
 801575a:	bf00      	nop
 801575c:	24000097 	.word	0x24000097
 8015760:	24000098 	.word	0x24000098
 8015764:	24000099 	.word	0x24000099

08015768 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8015768:	b580      	push	{r7, lr}
 801576a:	b086      	sub	sp, #24
 801576c:	af00      	add	r7, sp, #0
 801576e:	6078      	str	r0, [r7, #4]
 8015770:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015772:	687b      	ldr	r3, [r7, #4]
 8015774:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015778:	687b      	ldr	r3, [r7, #4]
 801577a:	32b0      	adds	r2, #176	; 0xb0
 801577c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015780:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8015782:	2300      	movs	r3, #0
 8015784:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8015786:	2300      	movs	r3, #0
 8015788:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 801578a:	2300      	movs	r3, #0
 801578c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 801578e:	693b      	ldr	r3, [r7, #16]
 8015790:	2b00      	cmp	r3, #0
 8015792:	d101      	bne.n	8015798 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8015794:	2303      	movs	r3, #3
 8015796:	e0bf      	b.n	8015918 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8015798:	683b      	ldr	r3, [r7, #0]
 801579a:	781b      	ldrb	r3, [r3, #0]
 801579c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80157a0:	2b00      	cmp	r3, #0
 80157a2:	d050      	beq.n	8015846 <USBD_CDC_Setup+0xde>
 80157a4:	2b20      	cmp	r3, #32
 80157a6:	f040 80af 	bne.w	8015908 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80157aa:	683b      	ldr	r3, [r7, #0]
 80157ac:	88db      	ldrh	r3, [r3, #6]
 80157ae:	2b00      	cmp	r3, #0
 80157b0:	d03a      	beq.n	8015828 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80157b2:	683b      	ldr	r3, [r7, #0]
 80157b4:	781b      	ldrb	r3, [r3, #0]
 80157b6:	b25b      	sxtb	r3, r3
 80157b8:	2b00      	cmp	r3, #0
 80157ba:	da1b      	bge.n	80157f4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80157bc:	687b      	ldr	r3, [r7, #4]
 80157be:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80157c2:	687a      	ldr	r2, [r7, #4]
 80157c4:	33b0      	adds	r3, #176	; 0xb0
 80157c6:	009b      	lsls	r3, r3, #2
 80157c8:	4413      	add	r3, r2
 80157ca:	685b      	ldr	r3, [r3, #4]
 80157cc:	689b      	ldr	r3, [r3, #8]
 80157ce:	683a      	ldr	r2, [r7, #0]
 80157d0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80157d2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80157d4:	683a      	ldr	r2, [r7, #0]
 80157d6:	88d2      	ldrh	r2, [r2, #6]
 80157d8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80157da:	683b      	ldr	r3, [r7, #0]
 80157dc:	88db      	ldrh	r3, [r3, #6]
 80157de:	2b07      	cmp	r3, #7
 80157e0:	bf28      	it	cs
 80157e2:	2307      	movcs	r3, #7
 80157e4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80157e6:	693b      	ldr	r3, [r7, #16]
 80157e8:	89fa      	ldrh	r2, [r7, #14]
 80157ea:	4619      	mov	r1, r3
 80157ec:	6878      	ldr	r0, [r7, #4]
 80157ee:	f001 fd89 	bl	8017304 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80157f2:	e090      	b.n	8015916 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80157f4:	683b      	ldr	r3, [r7, #0]
 80157f6:	785a      	ldrb	r2, [r3, #1]
 80157f8:	693b      	ldr	r3, [r7, #16]
 80157fa:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80157fe:	683b      	ldr	r3, [r7, #0]
 8015800:	88db      	ldrh	r3, [r3, #6]
 8015802:	2b3f      	cmp	r3, #63	; 0x3f
 8015804:	d803      	bhi.n	801580e <USBD_CDC_Setup+0xa6>
 8015806:	683b      	ldr	r3, [r7, #0]
 8015808:	88db      	ldrh	r3, [r3, #6]
 801580a:	b2da      	uxtb	r2, r3
 801580c:	e000      	b.n	8015810 <USBD_CDC_Setup+0xa8>
 801580e:	2240      	movs	r2, #64	; 0x40
 8015810:	693b      	ldr	r3, [r7, #16]
 8015812:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8015816:	6939      	ldr	r1, [r7, #16]
 8015818:	693b      	ldr	r3, [r7, #16]
 801581a:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 801581e:	461a      	mov	r2, r3
 8015820:	6878      	ldr	r0, [r7, #4]
 8015822:	f001 fd9b 	bl	801735c <USBD_CtlPrepareRx>
      break;
 8015826:	e076      	b.n	8015916 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8015828:	687b      	ldr	r3, [r7, #4]
 801582a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 801582e:	687a      	ldr	r2, [r7, #4]
 8015830:	33b0      	adds	r3, #176	; 0xb0
 8015832:	009b      	lsls	r3, r3, #2
 8015834:	4413      	add	r3, r2
 8015836:	685b      	ldr	r3, [r3, #4]
 8015838:	689b      	ldr	r3, [r3, #8]
 801583a:	683a      	ldr	r2, [r7, #0]
 801583c:	7850      	ldrb	r0, [r2, #1]
 801583e:	2200      	movs	r2, #0
 8015840:	6839      	ldr	r1, [r7, #0]
 8015842:	4798      	blx	r3
      break;
 8015844:	e067      	b.n	8015916 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8015846:	683b      	ldr	r3, [r7, #0]
 8015848:	785b      	ldrb	r3, [r3, #1]
 801584a:	2b0b      	cmp	r3, #11
 801584c:	d851      	bhi.n	80158f2 <USBD_CDC_Setup+0x18a>
 801584e:	a201      	add	r2, pc, #4	; (adr r2, 8015854 <USBD_CDC_Setup+0xec>)
 8015850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015854:	08015885 	.word	0x08015885
 8015858:	08015901 	.word	0x08015901
 801585c:	080158f3 	.word	0x080158f3
 8015860:	080158f3 	.word	0x080158f3
 8015864:	080158f3 	.word	0x080158f3
 8015868:	080158f3 	.word	0x080158f3
 801586c:	080158f3 	.word	0x080158f3
 8015870:	080158f3 	.word	0x080158f3
 8015874:	080158f3 	.word	0x080158f3
 8015878:	080158f3 	.word	0x080158f3
 801587c:	080158af 	.word	0x080158af
 8015880:	080158d9 	.word	0x080158d9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015884:	687b      	ldr	r3, [r7, #4]
 8015886:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801588a:	b2db      	uxtb	r3, r3
 801588c:	2b03      	cmp	r3, #3
 801588e:	d107      	bne.n	80158a0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8015890:	f107 030a 	add.w	r3, r7, #10
 8015894:	2202      	movs	r2, #2
 8015896:	4619      	mov	r1, r3
 8015898:	6878      	ldr	r0, [r7, #4]
 801589a:	f001 fd33 	bl	8017304 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801589e:	e032      	b.n	8015906 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80158a0:	6839      	ldr	r1, [r7, #0]
 80158a2:	6878      	ldr	r0, [r7, #4]
 80158a4:	f001 fcbd 	bl	8017222 <USBD_CtlError>
            ret = USBD_FAIL;
 80158a8:	2303      	movs	r3, #3
 80158aa:	75fb      	strb	r3, [r7, #23]
          break;
 80158ac:	e02b      	b.n	8015906 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80158ae:	687b      	ldr	r3, [r7, #4]
 80158b0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80158b4:	b2db      	uxtb	r3, r3
 80158b6:	2b03      	cmp	r3, #3
 80158b8:	d107      	bne.n	80158ca <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80158ba:	f107 030d 	add.w	r3, r7, #13
 80158be:	2201      	movs	r2, #1
 80158c0:	4619      	mov	r1, r3
 80158c2:	6878      	ldr	r0, [r7, #4]
 80158c4:	f001 fd1e 	bl	8017304 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80158c8:	e01d      	b.n	8015906 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80158ca:	6839      	ldr	r1, [r7, #0]
 80158cc:	6878      	ldr	r0, [r7, #4]
 80158ce:	f001 fca8 	bl	8017222 <USBD_CtlError>
            ret = USBD_FAIL;
 80158d2:	2303      	movs	r3, #3
 80158d4:	75fb      	strb	r3, [r7, #23]
          break;
 80158d6:	e016      	b.n	8015906 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80158d8:	687b      	ldr	r3, [r7, #4]
 80158da:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80158de:	b2db      	uxtb	r3, r3
 80158e0:	2b03      	cmp	r3, #3
 80158e2:	d00f      	beq.n	8015904 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80158e4:	6839      	ldr	r1, [r7, #0]
 80158e6:	6878      	ldr	r0, [r7, #4]
 80158e8:	f001 fc9b 	bl	8017222 <USBD_CtlError>
            ret = USBD_FAIL;
 80158ec:	2303      	movs	r3, #3
 80158ee:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80158f0:	e008      	b.n	8015904 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80158f2:	6839      	ldr	r1, [r7, #0]
 80158f4:	6878      	ldr	r0, [r7, #4]
 80158f6:	f001 fc94 	bl	8017222 <USBD_CtlError>
          ret = USBD_FAIL;
 80158fa:	2303      	movs	r3, #3
 80158fc:	75fb      	strb	r3, [r7, #23]
          break;
 80158fe:	e002      	b.n	8015906 <USBD_CDC_Setup+0x19e>
          break;
 8015900:	bf00      	nop
 8015902:	e008      	b.n	8015916 <USBD_CDC_Setup+0x1ae>
          break;
 8015904:	bf00      	nop
      }
      break;
 8015906:	e006      	b.n	8015916 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8015908:	6839      	ldr	r1, [r7, #0]
 801590a:	6878      	ldr	r0, [r7, #4]
 801590c:	f001 fc89 	bl	8017222 <USBD_CtlError>
      ret = USBD_FAIL;
 8015910:	2303      	movs	r3, #3
 8015912:	75fb      	strb	r3, [r7, #23]
      break;
 8015914:	bf00      	nop
  }

  return (uint8_t)ret;
 8015916:	7dfb      	ldrb	r3, [r7, #23]
}
 8015918:	4618      	mov	r0, r3
 801591a:	3718      	adds	r7, #24
 801591c:	46bd      	mov	sp, r7
 801591e:	bd80      	pop	{r7, pc}

08015920 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8015920:	b580      	push	{r7, lr}
 8015922:	b084      	sub	sp, #16
 8015924:	af00      	add	r7, sp, #0
 8015926:	6078      	str	r0, [r7, #4]
 8015928:	460b      	mov	r3, r1
 801592a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 801592c:	687b      	ldr	r3, [r7, #4]
 801592e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8015932:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8015934:	687b      	ldr	r3, [r7, #4]
 8015936:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801593a:	687b      	ldr	r3, [r7, #4]
 801593c:	32b0      	adds	r2, #176	; 0xb0
 801593e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015942:	2b00      	cmp	r3, #0
 8015944:	d101      	bne.n	801594a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8015946:	2303      	movs	r3, #3
 8015948:	e065      	b.n	8015a16 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801594a:	687b      	ldr	r3, [r7, #4]
 801594c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015950:	687b      	ldr	r3, [r7, #4]
 8015952:	32b0      	adds	r2, #176	; 0xb0
 8015954:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015958:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801595a:	78fb      	ldrb	r3, [r7, #3]
 801595c:	f003 020f 	and.w	r2, r3, #15
 8015960:	6879      	ldr	r1, [r7, #4]
 8015962:	4613      	mov	r3, r2
 8015964:	009b      	lsls	r3, r3, #2
 8015966:	4413      	add	r3, r2
 8015968:	009b      	lsls	r3, r3, #2
 801596a:	440b      	add	r3, r1
 801596c:	3318      	adds	r3, #24
 801596e:	681b      	ldr	r3, [r3, #0]
 8015970:	2b00      	cmp	r3, #0
 8015972:	d02f      	beq.n	80159d4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8015974:	78fb      	ldrb	r3, [r7, #3]
 8015976:	f003 020f 	and.w	r2, r3, #15
 801597a:	6879      	ldr	r1, [r7, #4]
 801597c:	4613      	mov	r3, r2
 801597e:	009b      	lsls	r3, r3, #2
 8015980:	4413      	add	r3, r2
 8015982:	009b      	lsls	r3, r3, #2
 8015984:	440b      	add	r3, r1
 8015986:	3318      	adds	r3, #24
 8015988:	681a      	ldr	r2, [r3, #0]
 801598a:	78fb      	ldrb	r3, [r7, #3]
 801598c:	f003 010f 	and.w	r1, r3, #15
 8015990:	68f8      	ldr	r0, [r7, #12]
 8015992:	460b      	mov	r3, r1
 8015994:	00db      	lsls	r3, r3, #3
 8015996:	440b      	add	r3, r1
 8015998:	009b      	lsls	r3, r3, #2
 801599a:	4403      	add	r3, r0
 801599c:	3344      	adds	r3, #68	; 0x44
 801599e:	681b      	ldr	r3, [r3, #0]
 80159a0:	fbb2 f1f3 	udiv	r1, r2, r3
 80159a4:	fb01 f303 	mul.w	r3, r1, r3
 80159a8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80159aa:	2b00      	cmp	r3, #0
 80159ac:	d112      	bne.n	80159d4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80159ae:	78fb      	ldrb	r3, [r7, #3]
 80159b0:	f003 020f 	and.w	r2, r3, #15
 80159b4:	6879      	ldr	r1, [r7, #4]
 80159b6:	4613      	mov	r3, r2
 80159b8:	009b      	lsls	r3, r3, #2
 80159ba:	4413      	add	r3, r2
 80159bc:	009b      	lsls	r3, r3, #2
 80159be:	440b      	add	r3, r1
 80159c0:	3318      	adds	r3, #24
 80159c2:	2200      	movs	r2, #0
 80159c4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80159c6:	78f9      	ldrb	r1, [r7, #3]
 80159c8:	2300      	movs	r3, #0
 80159ca:	2200      	movs	r2, #0
 80159cc:	6878      	ldr	r0, [r7, #4]
 80159ce:	f005 f978 	bl	801acc2 <USBD_LL_Transmit>
 80159d2:	e01f      	b.n	8015a14 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80159d4:	68bb      	ldr	r3, [r7, #8]
 80159d6:	2200      	movs	r2, #0
 80159d8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80159dc:	687b      	ldr	r3, [r7, #4]
 80159de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80159e2:	687a      	ldr	r2, [r7, #4]
 80159e4:	33b0      	adds	r3, #176	; 0xb0
 80159e6:	009b      	lsls	r3, r3, #2
 80159e8:	4413      	add	r3, r2
 80159ea:	685b      	ldr	r3, [r3, #4]
 80159ec:	691b      	ldr	r3, [r3, #16]
 80159ee:	2b00      	cmp	r3, #0
 80159f0:	d010      	beq.n	8015a14 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80159f2:	687b      	ldr	r3, [r7, #4]
 80159f4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80159f8:	687a      	ldr	r2, [r7, #4]
 80159fa:	33b0      	adds	r3, #176	; 0xb0
 80159fc:	009b      	lsls	r3, r3, #2
 80159fe:	4413      	add	r3, r2
 8015a00:	685b      	ldr	r3, [r3, #4]
 8015a02:	691b      	ldr	r3, [r3, #16]
 8015a04:	68ba      	ldr	r2, [r7, #8]
 8015a06:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8015a0a:	68ba      	ldr	r2, [r7, #8]
 8015a0c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8015a10:	78fa      	ldrb	r2, [r7, #3]
 8015a12:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8015a14:	2300      	movs	r3, #0
}
 8015a16:	4618      	mov	r0, r3
 8015a18:	3710      	adds	r7, #16
 8015a1a:	46bd      	mov	sp, r7
 8015a1c:	bd80      	pop	{r7, pc}

08015a1e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8015a1e:	b580      	push	{r7, lr}
 8015a20:	b084      	sub	sp, #16
 8015a22:	af00      	add	r7, sp, #0
 8015a24:	6078      	str	r0, [r7, #4]
 8015a26:	460b      	mov	r3, r1
 8015a28:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015a2a:	687b      	ldr	r3, [r7, #4]
 8015a2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015a30:	687b      	ldr	r3, [r7, #4]
 8015a32:	32b0      	adds	r2, #176	; 0xb0
 8015a34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015a38:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8015a3a:	687b      	ldr	r3, [r7, #4]
 8015a3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015a40:	687b      	ldr	r3, [r7, #4]
 8015a42:	32b0      	adds	r2, #176	; 0xb0
 8015a44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015a48:	2b00      	cmp	r3, #0
 8015a4a:	d101      	bne.n	8015a50 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8015a4c:	2303      	movs	r3, #3
 8015a4e:	e01a      	b.n	8015a86 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8015a50:	78fb      	ldrb	r3, [r7, #3]
 8015a52:	4619      	mov	r1, r3
 8015a54:	6878      	ldr	r0, [r7, #4]
 8015a56:	f005 f976 	bl	801ad46 <USBD_LL_GetRxDataSize>
 8015a5a:	4602      	mov	r2, r0
 8015a5c:	68fb      	ldr	r3, [r7, #12]
 8015a5e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8015a62:	687b      	ldr	r3, [r7, #4]
 8015a64:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015a68:	687a      	ldr	r2, [r7, #4]
 8015a6a:	33b0      	adds	r3, #176	; 0xb0
 8015a6c:	009b      	lsls	r3, r3, #2
 8015a6e:	4413      	add	r3, r2
 8015a70:	685b      	ldr	r3, [r3, #4]
 8015a72:	68db      	ldr	r3, [r3, #12]
 8015a74:	68fa      	ldr	r2, [r7, #12]
 8015a76:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8015a7a:	68fa      	ldr	r2, [r7, #12]
 8015a7c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8015a80:	4611      	mov	r1, r2
 8015a82:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8015a84:	2300      	movs	r3, #0
}
 8015a86:	4618      	mov	r0, r3
 8015a88:	3710      	adds	r7, #16
 8015a8a:	46bd      	mov	sp, r7
 8015a8c:	bd80      	pop	{r7, pc}

08015a8e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8015a8e:	b580      	push	{r7, lr}
 8015a90:	b084      	sub	sp, #16
 8015a92:	af00      	add	r7, sp, #0
 8015a94:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015a96:	687b      	ldr	r3, [r7, #4]
 8015a98:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015a9c:	687b      	ldr	r3, [r7, #4]
 8015a9e:	32b0      	adds	r2, #176	; 0xb0
 8015aa0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015aa4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8015aa6:	68fb      	ldr	r3, [r7, #12]
 8015aa8:	2b00      	cmp	r3, #0
 8015aaa:	d101      	bne.n	8015ab0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8015aac:	2303      	movs	r3, #3
 8015aae:	e025      	b.n	8015afc <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8015ab0:	687b      	ldr	r3, [r7, #4]
 8015ab2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015ab6:	687a      	ldr	r2, [r7, #4]
 8015ab8:	33b0      	adds	r3, #176	; 0xb0
 8015aba:	009b      	lsls	r3, r3, #2
 8015abc:	4413      	add	r3, r2
 8015abe:	685b      	ldr	r3, [r3, #4]
 8015ac0:	2b00      	cmp	r3, #0
 8015ac2:	d01a      	beq.n	8015afa <USBD_CDC_EP0_RxReady+0x6c>
 8015ac4:	68fb      	ldr	r3, [r7, #12]
 8015ac6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8015aca:	2bff      	cmp	r3, #255	; 0xff
 8015acc:	d015      	beq.n	8015afa <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8015ace:	687b      	ldr	r3, [r7, #4]
 8015ad0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015ad4:	687a      	ldr	r2, [r7, #4]
 8015ad6:	33b0      	adds	r3, #176	; 0xb0
 8015ad8:	009b      	lsls	r3, r3, #2
 8015ada:	4413      	add	r3, r2
 8015adc:	685b      	ldr	r3, [r3, #4]
 8015ade:	689b      	ldr	r3, [r3, #8]
 8015ae0:	68fa      	ldr	r2, [r7, #12]
 8015ae2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8015ae6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8015ae8:	68fa      	ldr	r2, [r7, #12]
 8015aea:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8015aee:	b292      	uxth	r2, r2
 8015af0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8015af2:	68fb      	ldr	r3, [r7, #12]
 8015af4:	22ff      	movs	r2, #255	; 0xff
 8015af6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8015afa:	2300      	movs	r3, #0
}
 8015afc:	4618      	mov	r0, r3
 8015afe:	3710      	adds	r7, #16
 8015b00:	46bd      	mov	sp, r7
 8015b02:	bd80      	pop	{r7, pc}

08015b04 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8015b04:	b580      	push	{r7, lr}
 8015b06:	b086      	sub	sp, #24
 8015b08:	af00      	add	r7, sp, #0
 8015b0a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8015b0c:	2182      	movs	r1, #130	; 0x82
 8015b0e:	4818      	ldr	r0, [pc, #96]	; (8015b70 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015b10:	f000 fd4f 	bl	80165b2 <USBD_GetEpDesc>
 8015b14:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015b16:	2101      	movs	r1, #1
 8015b18:	4815      	ldr	r0, [pc, #84]	; (8015b70 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015b1a:	f000 fd4a 	bl	80165b2 <USBD_GetEpDesc>
 8015b1e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015b20:	2181      	movs	r1, #129	; 0x81
 8015b22:	4813      	ldr	r0, [pc, #76]	; (8015b70 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015b24:	f000 fd45 	bl	80165b2 <USBD_GetEpDesc>
 8015b28:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8015b2a:	697b      	ldr	r3, [r7, #20]
 8015b2c:	2b00      	cmp	r3, #0
 8015b2e:	d002      	beq.n	8015b36 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8015b30:	697b      	ldr	r3, [r7, #20]
 8015b32:	2210      	movs	r2, #16
 8015b34:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015b36:	693b      	ldr	r3, [r7, #16]
 8015b38:	2b00      	cmp	r3, #0
 8015b3a:	d006      	beq.n	8015b4a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015b3c:	693b      	ldr	r3, [r7, #16]
 8015b3e:	2200      	movs	r2, #0
 8015b40:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8015b44:	711a      	strb	r2, [r3, #4]
 8015b46:	2200      	movs	r2, #0
 8015b48:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8015b4a:	68fb      	ldr	r3, [r7, #12]
 8015b4c:	2b00      	cmp	r3, #0
 8015b4e:	d006      	beq.n	8015b5e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015b50:	68fb      	ldr	r3, [r7, #12]
 8015b52:	2200      	movs	r2, #0
 8015b54:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8015b58:	711a      	strb	r2, [r3, #4]
 8015b5a:	2200      	movs	r2, #0
 8015b5c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8015b5e:	687b      	ldr	r3, [r7, #4]
 8015b60:	2243      	movs	r2, #67	; 0x43
 8015b62:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015b64:	4b02      	ldr	r3, [pc, #8]	; (8015b70 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8015b66:	4618      	mov	r0, r3
 8015b68:	3718      	adds	r7, #24
 8015b6a:	46bd      	mov	sp, r7
 8015b6c:	bd80      	pop	{r7, pc}
 8015b6e:	bf00      	nop
 8015b70:	24000054 	.word	0x24000054

08015b74 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8015b74:	b580      	push	{r7, lr}
 8015b76:	b086      	sub	sp, #24
 8015b78:	af00      	add	r7, sp, #0
 8015b7a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8015b7c:	2182      	movs	r1, #130	; 0x82
 8015b7e:	4818      	ldr	r0, [pc, #96]	; (8015be0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015b80:	f000 fd17 	bl	80165b2 <USBD_GetEpDesc>
 8015b84:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015b86:	2101      	movs	r1, #1
 8015b88:	4815      	ldr	r0, [pc, #84]	; (8015be0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015b8a:	f000 fd12 	bl	80165b2 <USBD_GetEpDesc>
 8015b8e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015b90:	2181      	movs	r1, #129	; 0x81
 8015b92:	4813      	ldr	r0, [pc, #76]	; (8015be0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015b94:	f000 fd0d 	bl	80165b2 <USBD_GetEpDesc>
 8015b98:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8015b9a:	697b      	ldr	r3, [r7, #20]
 8015b9c:	2b00      	cmp	r3, #0
 8015b9e:	d002      	beq.n	8015ba6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8015ba0:	697b      	ldr	r3, [r7, #20]
 8015ba2:	2210      	movs	r2, #16
 8015ba4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015ba6:	693b      	ldr	r3, [r7, #16]
 8015ba8:	2b00      	cmp	r3, #0
 8015baa:	d006      	beq.n	8015bba <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8015bac:	693b      	ldr	r3, [r7, #16]
 8015bae:	2200      	movs	r2, #0
 8015bb0:	711a      	strb	r2, [r3, #4]
 8015bb2:	2200      	movs	r2, #0
 8015bb4:	f042 0202 	orr.w	r2, r2, #2
 8015bb8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8015bba:	68fb      	ldr	r3, [r7, #12]
 8015bbc:	2b00      	cmp	r3, #0
 8015bbe:	d006      	beq.n	8015bce <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8015bc0:	68fb      	ldr	r3, [r7, #12]
 8015bc2:	2200      	movs	r2, #0
 8015bc4:	711a      	strb	r2, [r3, #4]
 8015bc6:	2200      	movs	r2, #0
 8015bc8:	f042 0202 	orr.w	r2, r2, #2
 8015bcc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8015bce:	687b      	ldr	r3, [r7, #4]
 8015bd0:	2243      	movs	r2, #67	; 0x43
 8015bd2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015bd4:	4b02      	ldr	r3, [pc, #8]	; (8015be0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8015bd6:	4618      	mov	r0, r3
 8015bd8:	3718      	adds	r7, #24
 8015bda:	46bd      	mov	sp, r7
 8015bdc:	bd80      	pop	{r7, pc}
 8015bde:	bf00      	nop
 8015be0:	24000054 	.word	0x24000054

08015be4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8015be4:	b580      	push	{r7, lr}
 8015be6:	b086      	sub	sp, #24
 8015be8:	af00      	add	r7, sp, #0
 8015bea:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8015bec:	2182      	movs	r1, #130	; 0x82
 8015bee:	4818      	ldr	r0, [pc, #96]	; (8015c50 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015bf0:	f000 fcdf 	bl	80165b2 <USBD_GetEpDesc>
 8015bf4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015bf6:	2101      	movs	r1, #1
 8015bf8:	4815      	ldr	r0, [pc, #84]	; (8015c50 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015bfa:	f000 fcda 	bl	80165b2 <USBD_GetEpDesc>
 8015bfe:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015c00:	2181      	movs	r1, #129	; 0x81
 8015c02:	4813      	ldr	r0, [pc, #76]	; (8015c50 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015c04:	f000 fcd5 	bl	80165b2 <USBD_GetEpDesc>
 8015c08:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8015c0a:	697b      	ldr	r3, [r7, #20]
 8015c0c:	2b00      	cmp	r3, #0
 8015c0e:	d002      	beq.n	8015c16 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8015c10:	697b      	ldr	r3, [r7, #20]
 8015c12:	2210      	movs	r2, #16
 8015c14:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015c16:	693b      	ldr	r3, [r7, #16]
 8015c18:	2b00      	cmp	r3, #0
 8015c1a:	d006      	beq.n	8015c2a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015c1c:	693b      	ldr	r3, [r7, #16]
 8015c1e:	2200      	movs	r2, #0
 8015c20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8015c24:	711a      	strb	r2, [r3, #4]
 8015c26:	2200      	movs	r2, #0
 8015c28:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8015c2a:	68fb      	ldr	r3, [r7, #12]
 8015c2c:	2b00      	cmp	r3, #0
 8015c2e:	d006      	beq.n	8015c3e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015c30:	68fb      	ldr	r3, [r7, #12]
 8015c32:	2200      	movs	r2, #0
 8015c34:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8015c38:	711a      	strb	r2, [r3, #4]
 8015c3a:	2200      	movs	r2, #0
 8015c3c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8015c3e:	687b      	ldr	r3, [r7, #4]
 8015c40:	2243      	movs	r2, #67	; 0x43
 8015c42:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015c44:	4b02      	ldr	r3, [pc, #8]	; (8015c50 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8015c46:	4618      	mov	r0, r3
 8015c48:	3718      	adds	r7, #24
 8015c4a:	46bd      	mov	sp, r7
 8015c4c:	bd80      	pop	{r7, pc}
 8015c4e:	bf00      	nop
 8015c50:	24000054 	.word	0x24000054

08015c54 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8015c54:	b480      	push	{r7}
 8015c56:	b083      	sub	sp, #12
 8015c58:	af00      	add	r7, sp, #0
 8015c5a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8015c5c:	687b      	ldr	r3, [r7, #4]
 8015c5e:	220a      	movs	r2, #10
 8015c60:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8015c62:	4b03      	ldr	r3, [pc, #12]	; (8015c70 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8015c64:	4618      	mov	r0, r3
 8015c66:	370c      	adds	r7, #12
 8015c68:	46bd      	mov	sp, r7
 8015c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c6e:	4770      	bx	lr
 8015c70:	24000010 	.word	0x24000010

08015c74 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8015c74:	b480      	push	{r7}
 8015c76:	b083      	sub	sp, #12
 8015c78:	af00      	add	r7, sp, #0
 8015c7a:	6078      	str	r0, [r7, #4]
 8015c7c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8015c7e:	683b      	ldr	r3, [r7, #0]
 8015c80:	2b00      	cmp	r3, #0
 8015c82:	d101      	bne.n	8015c88 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8015c84:	2303      	movs	r3, #3
 8015c86:	e009      	b.n	8015c9c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8015c88:	687b      	ldr	r3, [r7, #4]
 8015c8a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8015c8e:	687a      	ldr	r2, [r7, #4]
 8015c90:	33b0      	adds	r3, #176	; 0xb0
 8015c92:	009b      	lsls	r3, r3, #2
 8015c94:	4413      	add	r3, r2
 8015c96:	683a      	ldr	r2, [r7, #0]
 8015c98:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8015c9a:	2300      	movs	r3, #0
}
 8015c9c:	4618      	mov	r0, r3
 8015c9e:	370c      	adds	r7, #12
 8015ca0:	46bd      	mov	sp, r7
 8015ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ca6:	4770      	bx	lr

08015ca8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8015ca8:	b480      	push	{r7}
 8015caa:	b087      	sub	sp, #28
 8015cac:	af00      	add	r7, sp, #0
 8015cae:	60f8      	str	r0, [r7, #12]
 8015cb0:	60b9      	str	r1, [r7, #8]
 8015cb2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015cb4:	68fb      	ldr	r3, [r7, #12]
 8015cb6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015cba:	68fb      	ldr	r3, [r7, #12]
 8015cbc:	32b0      	adds	r2, #176	; 0xb0
 8015cbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015cc2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8015cc4:	697b      	ldr	r3, [r7, #20]
 8015cc6:	2b00      	cmp	r3, #0
 8015cc8:	d101      	bne.n	8015cce <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8015cca:	2303      	movs	r3, #3
 8015ccc:	e008      	b.n	8015ce0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8015cce:	697b      	ldr	r3, [r7, #20]
 8015cd0:	68ba      	ldr	r2, [r7, #8]
 8015cd2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8015cd6:	697b      	ldr	r3, [r7, #20]
 8015cd8:	687a      	ldr	r2, [r7, #4]
 8015cda:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8015cde:	2300      	movs	r3, #0
}
 8015ce0:	4618      	mov	r0, r3
 8015ce2:	371c      	adds	r7, #28
 8015ce4:	46bd      	mov	sp, r7
 8015ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cea:	4770      	bx	lr

08015cec <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8015cec:	b480      	push	{r7}
 8015cee:	b085      	sub	sp, #20
 8015cf0:	af00      	add	r7, sp, #0
 8015cf2:	6078      	str	r0, [r7, #4]
 8015cf4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015cf6:	687b      	ldr	r3, [r7, #4]
 8015cf8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015cfc:	687b      	ldr	r3, [r7, #4]
 8015cfe:	32b0      	adds	r2, #176	; 0xb0
 8015d00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015d04:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8015d06:	68fb      	ldr	r3, [r7, #12]
 8015d08:	2b00      	cmp	r3, #0
 8015d0a:	d101      	bne.n	8015d10 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8015d0c:	2303      	movs	r3, #3
 8015d0e:	e004      	b.n	8015d1a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8015d10:	68fb      	ldr	r3, [r7, #12]
 8015d12:	683a      	ldr	r2, [r7, #0]
 8015d14:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8015d18:	2300      	movs	r3, #0
}
 8015d1a:	4618      	mov	r0, r3
 8015d1c:	3714      	adds	r7, #20
 8015d1e:	46bd      	mov	sp, r7
 8015d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d24:	4770      	bx	lr
	...

08015d28 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8015d28:	b580      	push	{r7, lr}
 8015d2a:	b084      	sub	sp, #16
 8015d2c:	af00      	add	r7, sp, #0
 8015d2e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015d30:	687b      	ldr	r3, [r7, #4]
 8015d32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015d36:	687b      	ldr	r3, [r7, #4]
 8015d38:	32b0      	adds	r2, #176	; 0xb0
 8015d3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015d3e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8015d40:	2301      	movs	r3, #1
 8015d42:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8015d44:	68bb      	ldr	r3, [r7, #8]
 8015d46:	2b00      	cmp	r3, #0
 8015d48:	d101      	bne.n	8015d4e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8015d4a:	2303      	movs	r3, #3
 8015d4c:	e025      	b.n	8015d9a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8015d4e:	68bb      	ldr	r3, [r7, #8]
 8015d50:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8015d54:	2b00      	cmp	r3, #0
 8015d56:	d11f      	bne.n	8015d98 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8015d58:	68bb      	ldr	r3, [r7, #8]
 8015d5a:	2201      	movs	r2, #1
 8015d5c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8015d60:	4b10      	ldr	r3, [pc, #64]	; (8015da4 <USBD_CDC_TransmitPacket+0x7c>)
 8015d62:	781b      	ldrb	r3, [r3, #0]
 8015d64:	f003 020f 	and.w	r2, r3, #15
 8015d68:	68bb      	ldr	r3, [r7, #8]
 8015d6a:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8015d6e:	6878      	ldr	r0, [r7, #4]
 8015d70:	4613      	mov	r3, r2
 8015d72:	009b      	lsls	r3, r3, #2
 8015d74:	4413      	add	r3, r2
 8015d76:	009b      	lsls	r3, r3, #2
 8015d78:	4403      	add	r3, r0
 8015d7a:	3318      	adds	r3, #24
 8015d7c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8015d7e:	4b09      	ldr	r3, [pc, #36]	; (8015da4 <USBD_CDC_TransmitPacket+0x7c>)
 8015d80:	7819      	ldrb	r1, [r3, #0]
 8015d82:	68bb      	ldr	r3, [r7, #8]
 8015d84:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8015d88:	68bb      	ldr	r3, [r7, #8]
 8015d8a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8015d8e:	6878      	ldr	r0, [r7, #4]
 8015d90:	f004 ff97 	bl	801acc2 <USBD_LL_Transmit>

    ret = USBD_OK;
 8015d94:	2300      	movs	r3, #0
 8015d96:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8015d98:	7bfb      	ldrb	r3, [r7, #15]
}
 8015d9a:	4618      	mov	r0, r3
 8015d9c:	3710      	adds	r7, #16
 8015d9e:	46bd      	mov	sp, r7
 8015da0:	bd80      	pop	{r7, pc}
 8015da2:	bf00      	nop
 8015da4:	24000097 	.word	0x24000097

08015da8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8015da8:	b580      	push	{r7, lr}
 8015daa:	b084      	sub	sp, #16
 8015dac:	af00      	add	r7, sp, #0
 8015dae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015db0:	687b      	ldr	r3, [r7, #4]
 8015db2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015db6:	687b      	ldr	r3, [r7, #4]
 8015db8:	32b0      	adds	r2, #176	; 0xb0
 8015dba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015dbe:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8015dc0:	687b      	ldr	r3, [r7, #4]
 8015dc2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015dc6:	687b      	ldr	r3, [r7, #4]
 8015dc8:	32b0      	adds	r2, #176	; 0xb0
 8015dca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015dce:	2b00      	cmp	r3, #0
 8015dd0:	d101      	bne.n	8015dd6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8015dd2:	2303      	movs	r3, #3
 8015dd4:	e018      	b.n	8015e08 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015dd6:	687b      	ldr	r3, [r7, #4]
 8015dd8:	7c1b      	ldrb	r3, [r3, #16]
 8015dda:	2b00      	cmp	r3, #0
 8015ddc:	d10a      	bne.n	8015df4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8015dde:	4b0c      	ldr	r3, [pc, #48]	; (8015e10 <USBD_CDC_ReceivePacket+0x68>)
 8015de0:	7819      	ldrb	r1, [r3, #0]
 8015de2:	68fb      	ldr	r3, [r7, #12]
 8015de4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8015de8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8015dec:	6878      	ldr	r0, [r7, #4]
 8015dee:	f004 ff89 	bl	801ad04 <USBD_LL_PrepareReceive>
 8015df2:	e008      	b.n	8015e06 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8015df4:	4b06      	ldr	r3, [pc, #24]	; (8015e10 <USBD_CDC_ReceivePacket+0x68>)
 8015df6:	7819      	ldrb	r1, [r3, #0]
 8015df8:	68fb      	ldr	r3, [r7, #12]
 8015dfa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8015dfe:	2340      	movs	r3, #64	; 0x40
 8015e00:	6878      	ldr	r0, [r7, #4]
 8015e02:	f004 ff7f 	bl	801ad04 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8015e06:	2300      	movs	r3, #0
}
 8015e08:	4618      	mov	r0, r3
 8015e0a:	3710      	adds	r7, #16
 8015e0c:	46bd      	mov	sp, r7
 8015e0e:	bd80      	pop	{r7, pc}
 8015e10:	24000098 	.word	0x24000098

08015e14 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8015e14:	b580      	push	{r7, lr}
 8015e16:	b086      	sub	sp, #24
 8015e18:	af00      	add	r7, sp, #0
 8015e1a:	60f8      	str	r0, [r7, #12]
 8015e1c:	60b9      	str	r1, [r7, #8]
 8015e1e:	4613      	mov	r3, r2
 8015e20:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8015e22:	68fb      	ldr	r3, [r7, #12]
 8015e24:	2b00      	cmp	r3, #0
 8015e26:	d101      	bne.n	8015e2c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8015e28:	2303      	movs	r3, #3
 8015e2a:	e01f      	b.n	8015e6c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8015e2c:	68fb      	ldr	r3, [r7, #12]
 8015e2e:	2200      	movs	r2, #0
 8015e30:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8015e34:	68fb      	ldr	r3, [r7, #12]
 8015e36:	2200      	movs	r2, #0
 8015e38:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8015e3c:	68fb      	ldr	r3, [r7, #12]
 8015e3e:	2200      	movs	r2, #0
 8015e40:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8015e44:	68bb      	ldr	r3, [r7, #8]
 8015e46:	2b00      	cmp	r3, #0
 8015e48:	d003      	beq.n	8015e52 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8015e4a:	68fb      	ldr	r3, [r7, #12]
 8015e4c:	68ba      	ldr	r2, [r7, #8]
 8015e4e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8015e52:	68fb      	ldr	r3, [r7, #12]
 8015e54:	2201      	movs	r2, #1
 8015e56:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8015e5a:	68fb      	ldr	r3, [r7, #12]
 8015e5c:	79fa      	ldrb	r2, [r7, #7]
 8015e5e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8015e60:	68f8      	ldr	r0, [r7, #12]
 8015e62:	f004 fdf3 	bl	801aa4c <USBD_LL_Init>
 8015e66:	4603      	mov	r3, r0
 8015e68:	75fb      	strb	r3, [r7, #23]

  return ret;
 8015e6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8015e6c:	4618      	mov	r0, r3
 8015e6e:	3718      	adds	r7, #24
 8015e70:	46bd      	mov	sp, r7
 8015e72:	bd80      	pop	{r7, pc}

08015e74 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8015e74:	b580      	push	{r7, lr}
 8015e76:	b084      	sub	sp, #16
 8015e78:	af00      	add	r7, sp, #0
 8015e7a:	6078      	str	r0, [r7, #4]
 8015e7c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8015e7e:	2300      	movs	r3, #0
 8015e80:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8015e82:	683b      	ldr	r3, [r7, #0]
 8015e84:	2b00      	cmp	r3, #0
 8015e86:	d101      	bne.n	8015e8c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8015e88:	2303      	movs	r3, #3
 8015e8a:	e025      	b.n	8015ed8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8015e8c:	687b      	ldr	r3, [r7, #4]
 8015e8e:	683a      	ldr	r2, [r7, #0]
 8015e90:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8015e94:	687b      	ldr	r3, [r7, #4]
 8015e96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015e9a:	687b      	ldr	r3, [r7, #4]
 8015e9c:	32ae      	adds	r2, #174	; 0xae
 8015e9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015ea4:	2b00      	cmp	r3, #0
 8015ea6:	d00f      	beq.n	8015ec8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8015ea8:	687b      	ldr	r3, [r7, #4]
 8015eaa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015eae:	687b      	ldr	r3, [r7, #4]
 8015eb0:	32ae      	adds	r2, #174	; 0xae
 8015eb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015eb8:	f107 020e 	add.w	r2, r7, #14
 8015ebc:	4610      	mov	r0, r2
 8015ebe:	4798      	blx	r3
 8015ec0:	4602      	mov	r2, r0
 8015ec2:	687b      	ldr	r3, [r7, #4]
 8015ec4:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8015ec8:	687b      	ldr	r3, [r7, #4]
 8015eca:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8015ece:	1c5a      	adds	r2, r3, #1
 8015ed0:	687b      	ldr	r3, [r7, #4]
 8015ed2:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8015ed6:	2300      	movs	r3, #0
}
 8015ed8:	4618      	mov	r0, r3
 8015eda:	3710      	adds	r7, #16
 8015edc:	46bd      	mov	sp, r7
 8015ede:	bd80      	pop	{r7, pc}

08015ee0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8015ee0:	b580      	push	{r7, lr}
 8015ee2:	b082      	sub	sp, #8
 8015ee4:	af00      	add	r7, sp, #0
 8015ee6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8015ee8:	6878      	ldr	r0, [r7, #4]
 8015eea:	f004 fe01 	bl	801aaf0 <USBD_LL_Start>
 8015eee:	4603      	mov	r3, r0
}
 8015ef0:	4618      	mov	r0, r3
 8015ef2:	3708      	adds	r7, #8
 8015ef4:	46bd      	mov	sp, r7
 8015ef6:	bd80      	pop	{r7, pc}

08015ef8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8015ef8:	b480      	push	{r7}
 8015efa:	b083      	sub	sp, #12
 8015efc:	af00      	add	r7, sp, #0
 8015efe:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8015f00:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8015f02:	4618      	mov	r0, r3
 8015f04:	370c      	adds	r7, #12
 8015f06:	46bd      	mov	sp, r7
 8015f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f0c:	4770      	bx	lr

08015f0e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015f0e:	b580      	push	{r7, lr}
 8015f10:	b084      	sub	sp, #16
 8015f12:	af00      	add	r7, sp, #0
 8015f14:	6078      	str	r0, [r7, #4]
 8015f16:	460b      	mov	r3, r1
 8015f18:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8015f1a:	2300      	movs	r3, #0
 8015f1c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8015f1e:	687b      	ldr	r3, [r7, #4]
 8015f20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015f24:	2b00      	cmp	r3, #0
 8015f26:	d009      	beq.n	8015f3c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8015f28:	687b      	ldr	r3, [r7, #4]
 8015f2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015f2e:	681b      	ldr	r3, [r3, #0]
 8015f30:	78fa      	ldrb	r2, [r7, #3]
 8015f32:	4611      	mov	r1, r2
 8015f34:	6878      	ldr	r0, [r7, #4]
 8015f36:	4798      	blx	r3
 8015f38:	4603      	mov	r3, r0
 8015f3a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8015f3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8015f3e:	4618      	mov	r0, r3
 8015f40:	3710      	adds	r7, #16
 8015f42:	46bd      	mov	sp, r7
 8015f44:	bd80      	pop	{r7, pc}

08015f46 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015f46:	b580      	push	{r7, lr}
 8015f48:	b084      	sub	sp, #16
 8015f4a:	af00      	add	r7, sp, #0
 8015f4c:	6078      	str	r0, [r7, #4]
 8015f4e:	460b      	mov	r3, r1
 8015f50:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8015f52:	2300      	movs	r3, #0
 8015f54:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8015f56:	687b      	ldr	r3, [r7, #4]
 8015f58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015f5c:	685b      	ldr	r3, [r3, #4]
 8015f5e:	78fa      	ldrb	r2, [r7, #3]
 8015f60:	4611      	mov	r1, r2
 8015f62:	6878      	ldr	r0, [r7, #4]
 8015f64:	4798      	blx	r3
 8015f66:	4603      	mov	r3, r0
 8015f68:	2b00      	cmp	r3, #0
 8015f6a:	d001      	beq.n	8015f70 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8015f6c:	2303      	movs	r3, #3
 8015f6e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8015f70:	7bfb      	ldrb	r3, [r7, #15]
}
 8015f72:	4618      	mov	r0, r3
 8015f74:	3710      	adds	r7, #16
 8015f76:	46bd      	mov	sp, r7
 8015f78:	bd80      	pop	{r7, pc}

08015f7a <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8015f7a:	b580      	push	{r7, lr}
 8015f7c:	b084      	sub	sp, #16
 8015f7e:	af00      	add	r7, sp, #0
 8015f80:	6078      	str	r0, [r7, #4]
 8015f82:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8015f84:	687b      	ldr	r3, [r7, #4]
 8015f86:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8015f8a:	6839      	ldr	r1, [r7, #0]
 8015f8c:	4618      	mov	r0, r3
 8015f8e:	f001 f90e 	bl	80171ae <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8015f92:	687b      	ldr	r3, [r7, #4]
 8015f94:	2201      	movs	r2, #1
 8015f96:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8015f9a:	687b      	ldr	r3, [r7, #4]
 8015f9c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8015fa0:	461a      	mov	r2, r3
 8015fa2:	687b      	ldr	r3, [r7, #4]
 8015fa4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8015fa8:	687b      	ldr	r3, [r7, #4]
 8015faa:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8015fae:	f003 031f 	and.w	r3, r3, #31
 8015fb2:	2b02      	cmp	r3, #2
 8015fb4:	d01a      	beq.n	8015fec <USBD_LL_SetupStage+0x72>
 8015fb6:	2b02      	cmp	r3, #2
 8015fb8:	d822      	bhi.n	8016000 <USBD_LL_SetupStage+0x86>
 8015fba:	2b00      	cmp	r3, #0
 8015fbc:	d002      	beq.n	8015fc4 <USBD_LL_SetupStage+0x4a>
 8015fbe:	2b01      	cmp	r3, #1
 8015fc0:	d00a      	beq.n	8015fd8 <USBD_LL_SetupStage+0x5e>
 8015fc2:	e01d      	b.n	8016000 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8015fc4:	687b      	ldr	r3, [r7, #4]
 8015fc6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8015fca:	4619      	mov	r1, r3
 8015fcc:	6878      	ldr	r0, [r7, #4]
 8015fce:	f000 fb65 	bl	801669c <USBD_StdDevReq>
 8015fd2:	4603      	mov	r3, r0
 8015fd4:	73fb      	strb	r3, [r7, #15]
      break;
 8015fd6:	e020      	b.n	801601a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8015fd8:	687b      	ldr	r3, [r7, #4]
 8015fda:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8015fde:	4619      	mov	r1, r3
 8015fe0:	6878      	ldr	r0, [r7, #4]
 8015fe2:	f000 fbcd 	bl	8016780 <USBD_StdItfReq>
 8015fe6:	4603      	mov	r3, r0
 8015fe8:	73fb      	strb	r3, [r7, #15]
      break;
 8015fea:	e016      	b.n	801601a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8015fec:	687b      	ldr	r3, [r7, #4]
 8015fee:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8015ff2:	4619      	mov	r1, r3
 8015ff4:	6878      	ldr	r0, [r7, #4]
 8015ff6:	f000 fc2f 	bl	8016858 <USBD_StdEPReq>
 8015ffa:	4603      	mov	r3, r0
 8015ffc:	73fb      	strb	r3, [r7, #15]
      break;
 8015ffe:	e00c      	b.n	801601a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8016000:	687b      	ldr	r3, [r7, #4]
 8016002:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8016006:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 801600a:	b2db      	uxtb	r3, r3
 801600c:	4619      	mov	r1, r3
 801600e:	6878      	ldr	r0, [r7, #4]
 8016010:	f004 fdce 	bl	801abb0 <USBD_LL_StallEP>
 8016014:	4603      	mov	r3, r0
 8016016:	73fb      	strb	r3, [r7, #15]
      break;
 8016018:	bf00      	nop
  }

  return ret;
 801601a:	7bfb      	ldrb	r3, [r7, #15]
}
 801601c:	4618      	mov	r0, r3
 801601e:	3710      	adds	r7, #16
 8016020:	46bd      	mov	sp, r7
 8016022:	bd80      	pop	{r7, pc}

08016024 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8016024:	b580      	push	{r7, lr}
 8016026:	b086      	sub	sp, #24
 8016028:	af00      	add	r7, sp, #0
 801602a:	60f8      	str	r0, [r7, #12]
 801602c:	460b      	mov	r3, r1
 801602e:	607a      	str	r2, [r7, #4]
 8016030:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8016032:	2300      	movs	r3, #0
 8016034:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8016036:	7afb      	ldrb	r3, [r7, #11]
 8016038:	2b00      	cmp	r3, #0
 801603a:	d16e      	bne.n	801611a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 801603c:	68fb      	ldr	r3, [r7, #12]
 801603e:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8016042:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8016044:	68fb      	ldr	r3, [r7, #12]
 8016046:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 801604a:	2b03      	cmp	r3, #3
 801604c:	f040 8098 	bne.w	8016180 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8016050:	693b      	ldr	r3, [r7, #16]
 8016052:	689a      	ldr	r2, [r3, #8]
 8016054:	693b      	ldr	r3, [r7, #16]
 8016056:	68db      	ldr	r3, [r3, #12]
 8016058:	429a      	cmp	r2, r3
 801605a:	d913      	bls.n	8016084 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 801605c:	693b      	ldr	r3, [r7, #16]
 801605e:	689a      	ldr	r2, [r3, #8]
 8016060:	693b      	ldr	r3, [r7, #16]
 8016062:	68db      	ldr	r3, [r3, #12]
 8016064:	1ad2      	subs	r2, r2, r3
 8016066:	693b      	ldr	r3, [r7, #16]
 8016068:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 801606a:	693b      	ldr	r3, [r7, #16]
 801606c:	68da      	ldr	r2, [r3, #12]
 801606e:	693b      	ldr	r3, [r7, #16]
 8016070:	689b      	ldr	r3, [r3, #8]
 8016072:	4293      	cmp	r3, r2
 8016074:	bf28      	it	cs
 8016076:	4613      	movcs	r3, r2
 8016078:	461a      	mov	r2, r3
 801607a:	6879      	ldr	r1, [r7, #4]
 801607c:	68f8      	ldr	r0, [r7, #12]
 801607e:	f001 f98a 	bl	8017396 <USBD_CtlContinueRx>
 8016082:	e07d      	b.n	8016180 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8016084:	68fb      	ldr	r3, [r7, #12]
 8016086:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 801608a:	f003 031f 	and.w	r3, r3, #31
 801608e:	2b02      	cmp	r3, #2
 8016090:	d014      	beq.n	80160bc <USBD_LL_DataOutStage+0x98>
 8016092:	2b02      	cmp	r3, #2
 8016094:	d81d      	bhi.n	80160d2 <USBD_LL_DataOutStage+0xae>
 8016096:	2b00      	cmp	r3, #0
 8016098:	d002      	beq.n	80160a0 <USBD_LL_DataOutStage+0x7c>
 801609a:	2b01      	cmp	r3, #1
 801609c:	d003      	beq.n	80160a6 <USBD_LL_DataOutStage+0x82>
 801609e:	e018      	b.n	80160d2 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80160a0:	2300      	movs	r3, #0
 80160a2:	75bb      	strb	r3, [r7, #22]
            break;
 80160a4:	e018      	b.n	80160d8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80160a6:	68fb      	ldr	r3, [r7, #12]
 80160a8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80160ac:	b2db      	uxtb	r3, r3
 80160ae:	4619      	mov	r1, r3
 80160b0:	68f8      	ldr	r0, [r7, #12]
 80160b2:	f000 fa64 	bl	801657e <USBD_CoreFindIF>
 80160b6:	4603      	mov	r3, r0
 80160b8:	75bb      	strb	r3, [r7, #22]
            break;
 80160ba:	e00d      	b.n	80160d8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80160bc:	68fb      	ldr	r3, [r7, #12]
 80160be:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80160c2:	b2db      	uxtb	r3, r3
 80160c4:	4619      	mov	r1, r3
 80160c6:	68f8      	ldr	r0, [r7, #12]
 80160c8:	f000 fa66 	bl	8016598 <USBD_CoreFindEP>
 80160cc:	4603      	mov	r3, r0
 80160ce:	75bb      	strb	r3, [r7, #22]
            break;
 80160d0:	e002      	b.n	80160d8 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80160d2:	2300      	movs	r3, #0
 80160d4:	75bb      	strb	r3, [r7, #22]
            break;
 80160d6:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80160d8:	7dbb      	ldrb	r3, [r7, #22]
 80160da:	2b00      	cmp	r3, #0
 80160dc:	d119      	bne.n	8016112 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80160de:	68fb      	ldr	r3, [r7, #12]
 80160e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80160e4:	b2db      	uxtb	r3, r3
 80160e6:	2b03      	cmp	r3, #3
 80160e8:	d113      	bne.n	8016112 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80160ea:	7dba      	ldrb	r2, [r7, #22]
 80160ec:	68fb      	ldr	r3, [r7, #12]
 80160ee:	32ae      	adds	r2, #174	; 0xae
 80160f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80160f4:	691b      	ldr	r3, [r3, #16]
 80160f6:	2b00      	cmp	r3, #0
 80160f8:	d00b      	beq.n	8016112 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80160fa:	7dba      	ldrb	r2, [r7, #22]
 80160fc:	68fb      	ldr	r3, [r7, #12]
 80160fe:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8016102:	7dba      	ldrb	r2, [r7, #22]
 8016104:	68fb      	ldr	r3, [r7, #12]
 8016106:	32ae      	adds	r2, #174	; 0xae
 8016108:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801610c:	691b      	ldr	r3, [r3, #16]
 801610e:	68f8      	ldr	r0, [r7, #12]
 8016110:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8016112:	68f8      	ldr	r0, [r7, #12]
 8016114:	f001 f950 	bl	80173b8 <USBD_CtlSendStatus>
 8016118:	e032      	b.n	8016180 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 801611a:	7afb      	ldrb	r3, [r7, #11]
 801611c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8016120:	b2db      	uxtb	r3, r3
 8016122:	4619      	mov	r1, r3
 8016124:	68f8      	ldr	r0, [r7, #12]
 8016126:	f000 fa37 	bl	8016598 <USBD_CoreFindEP>
 801612a:	4603      	mov	r3, r0
 801612c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801612e:	7dbb      	ldrb	r3, [r7, #22]
 8016130:	2bff      	cmp	r3, #255	; 0xff
 8016132:	d025      	beq.n	8016180 <USBD_LL_DataOutStage+0x15c>
 8016134:	7dbb      	ldrb	r3, [r7, #22]
 8016136:	2b00      	cmp	r3, #0
 8016138:	d122      	bne.n	8016180 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801613a:	68fb      	ldr	r3, [r7, #12]
 801613c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016140:	b2db      	uxtb	r3, r3
 8016142:	2b03      	cmp	r3, #3
 8016144:	d117      	bne.n	8016176 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8016146:	7dba      	ldrb	r2, [r7, #22]
 8016148:	68fb      	ldr	r3, [r7, #12]
 801614a:	32ae      	adds	r2, #174	; 0xae
 801614c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016150:	699b      	ldr	r3, [r3, #24]
 8016152:	2b00      	cmp	r3, #0
 8016154:	d00f      	beq.n	8016176 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8016156:	7dba      	ldrb	r2, [r7, #22]
 8016158:	68fb      	ldr	r3, [r7, #12]
 801615a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 801615e:	7dba      	ldrb	r2, [r7, #22]
 8016160:	68fb      	ldr	r3, [r7, #12]
 8016162:	32ae      	adds	r2, #174	; 0xae
 8016164:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016168:	699b      	ldr	r3, [r3, #24]
 801616a:	7afa      	ldrb	r2, [r7, #11]
 801616c:	4611      	mov	r1, r2
 801616e:	68f8      	ldr	r0, [r7, #12]
 8016170:	4798      	blx	r3
 8016172:	4603      	mov	r3, r0
 8016174:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8016176:	7dfb      	ldrb	r3, [r7, #23]
 8016178:	2b00      	cmp	r3, #0
 801617a:	d001      	beq.n	8016180 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 801617c:	7dfb      	ldrb	r3, [r7, #23]
 801617e:	e000      	b.n	8016182 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8016180:	2300      	movs	r3, #0
}
 8016182:	4618      	mov	r0, r3
 8016184:	3718      	adds	r7, #24
 8016186:	46bd      	mov	sp, r7
 8016188:	bd80      	pop	{r7, pc}

0801618a <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 801618a:	b580      	push	{r7, lr}
 801618c:	b086      	sub	sp, #24
 801618e:	af00      	add	r7, sp, #0
 8016190:	60f8      	str	r0, [r7, #12]
 8016192:	460b      	mov	r3, r1
 8016194:	607a      	str	r2, [r7, #4]
 8016196:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8016198:	7afb      	ldrb	r3, [r7, #11]
 801619a:	2b00      	cmp	r3, #0
 801619c:	d16f      	bne.n	801627e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 801619e:	68fb      	ldr	r3, [r7, #12]
 80161a0:	3314      	adds	r3, #20
 80161a2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80161a4:	68fb      	ldr	r3, [r7, #12]
 80161a6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80161aa:	2b02      	cmp	r3, #2
 80161ac:	d15a      	bne.n	8016264 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80161ae:	693b      	ldr	r3, [r7, #16]
 80161b0:	689a      	ldr	r2, [r3, #8]
 80161b2:	693b      	ldr	r3, [r7, #16]
 80161b4:	68db      	ldr	r3, [r3, #12]
 80161b6:	429a      	cmp	r2, r3
 80161b8:	d914      	bls.n	80161e4 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80161ba:	693b      	ldr	r3, [r7, #16]
 80161bc:	689a      	ldr	r2, [r3, #8]
 80161be:	693b      	ldr	r3, [r7, #16]
 80161c0:	68db      	ldr	r3, [r3, #12]
 80161c2:	1ad2      	subs	r2, r2, r3
 80161c4:	693b      	ldr	r3, [r7, #16]
 80161c6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80161c8:	693b      	ldr	r3, [r7, #16]
 80161ca:	689b      	ldr	r3, [r3, #8]
 80161cc:	461a      	mov	r2, r3
 80161ce:	6879      	ldr	r1, [r7, #4]
 80161d0:	68f8      	ldr	r0, [r7, #12]
 80161d2:	f001 f8b2 	bl	801733a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80161d6:	2300      	movs	r3, #0
 80161d8:	2200      	movs	r2, #0
 80161da:	2100      	movs	r1, #0
 80161dc:	68f8      	ldr	r0, [r7, #12]
 80161de:	f004 fd91 	bl	801ad04 <USBD_LL_PrepareReceive>
 80161e2:	e03f      	b.n	8016264 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80161e4:	693b      	ldr	r3, [r7, #16]
 80161e6:	68da      	ldr	r2, [r3, #12]
 80161e8:	693b      	ldr	r3, [r7, #16]
 80161ea:	689b      	ldr	r3, [r3, #8]
 80161ec:	429a      	cmp	r2, r3
 80161ee:	d11c      	bne.n	801622a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80161f0:	693b      	ldr	r3, [r7, #16]
 80161f2:	685a      	ldr	r2, [r3, #4]
 80161f4:	693b      	ldr	r3, [r7, #16]
 80161f6:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80161f8:	429a      	cmp	r2, r3
 80161fa:	d316      	bcc.n	801622a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80161fc:	693b      	ldr	r3, [r7, #16]
 80161fe:	685a      	ldr	r2, [r3, #4]
 8016200:	68fb      	ldr	r3, [r7, #12]
 8016202:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8016206:	429a      	cmp	r2, r3
 8016208:	d20f      	bcs.n	801622a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801620a:	2200      	movs	r2, #0
 801620c:	2100      	movs	r1, #0
 801620e:	68f8      	ldr	r0, [r7, #12]
 8016210:	f001 f893 	bl	801733a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8016214:	68fb      	ldr	r3, [r7, #12]
 8016216:	2200      	movs	r2, #0
 8016218:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801621c:	2300      	movs	r3, #0
 801621e:	2200      	movs	r2, #0
 8016220:	2100      	movs	r1, #0
 8016222:	68f8      	ldr	r0, [r7, #12]
 8016224:	f004 fd6e 	bl	801ad04 <USBD_LL_PrepareReceive>
 8016228:	e01c      	b.n	8016264 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801622a:	68fb      	ldr	r3, [r7, #12]
 801622c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016230:	b2db      	uxtb	r3, r3
 8016232:	2b03      	cmp	r3, #3
 8016234:	d10f      	bne.n	8016256 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8016236:	68fb      	ldr	r3, [r7, #12]
 8016238:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801623c:	68db      	ldr	r3, [r3, #12]
 801623e:	2b00      	cmp	r3, #0
 8016240:	d009      	beq.n	8016256 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8016242:	68fb      	ldr	r3, [r7, #12]
 8016244:	2200      	movs	r2, #0
 8016246:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 801624a:	68fb      	ldr	r3, [r7, #12]
 801624c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016250:	68db      	ldr	r3, [r3, #12]
 8016252:	68f8      	ldr	r0, [r7, #12]
 8016254:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8016256:	2180      	movs	r1, #128	; 0x80
 8016258:	68f8      	ldr	r0, [r7, #12]
 801625a:	f004 fca9 	bl	801abb0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 801625e:	68f8      	ldr	r0, [r7, #12]
 8016260:	f001 f8bd 	bl	80173de <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8016264:	68fb      	ldr	r3, [r7, #12]
 8016266:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 801626a:	2b00      	cmp	r3, #0
 801626c:	d03a      	beq.n	80162e4 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 801626e:	68f8      	ldr	r0, [r7, #12]
 8016270:	f7ff fe42 	bl	8015ef8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8016274:	68fb      	ldr	r3, [r7, #12]
 8016276:	2200      	movs	r2, #0
 8016278:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 801627c:	e032      	b.n	80162e4 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 801627e:	7afb      	ldrb	r3, [r7, #11]
 8016280:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8016284:	b2db      	uxtb	r3, r3
 8016286:	4619      	mov	r1, r3
 8016288:	68f8      	ldr	r0, [r7, #12]
 801628a:	f000 f985 	bl	8016598 <USBD_CoreFindEP>
 801628e:	4603      	mov	r3, r0
 8016290:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016292:	7dfb      	ldrb	r3, [r7, #23]
 8016294:	2bff      	cmp	r3, #255	; 0xff
 8016296:	d025      	beq.n	80162e4 <USBD_LL_DataInStage+0x15a>
 8016298:	7dfb      	ldrb	r3, [r7, #23]
 801629a:	2b00      	cmp	r3, #0
 801629c:	d122      	bne.n	80162e4 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801629e:	68fb      	ldr	r3, [r7, #12]
 80162a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80162a4:	b2db      	uxtb	r3, r3
 80162a6:	2b03      	cmp	r3, #3
 80162a8:	d11c      	bne.n	80162e4 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80162aa:	7dfa      	ldrb	r2, [r7, #23]
 80162ac:	68fb      	ldr	r3, [r7, #12]
 80162ae:	32ae      	adds	r2, #174	; 0xae
 80162b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80162b4:	695b      	ldr	r3, [r3, #20]
 80162b6:	2b00      	cmp	r3, #0
 80162b8:	d014      	beq.n	80162e4 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80162ba:	7dfa      	ldrb	r2, [r7, #23]
 80162bc:	68fb      	ldr	r3, [r7, #12]
 80162be:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80162c2:	7dfa      	ldrb	r2, [r7, #23]
 80162c4:	68fb      	ldr	r3, [r7, #12]
 80162c6:	32ae      	adds	r2, #174	; 0xae
 80162c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80162cc:	695b      	ldr	r3, [r3, #20]
 80162ce:	7afa      	ldrb	r2, [r7, #11]
 80162d0:	4611      	mov	r1, r2
 80162d2:	68f8      	ldr	r0, [r7, #12]
 80162d4:	4798      	blx	r3
 80162d6:	4603      	mov	r3, r0
 80162d8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80162da:	7dbb      	ldrb	r3, [r7, #22]
 80162dc:	2b00      	cmp	r3, #0
 80162de:	d001      	beq.n	80162e4 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80162e0:	7dbb      	ldrb	r3, [r7, #22]
 80162e2:	e000      	b.n	80162e6 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80162e4:	2300      	movs	r3, #0
}
 80162e6:	4618      	mov	r0, r3
 80162e8:	3718      	adds	r7, #24
 80162ea:	46bd      	mov	sp, r7
 80162ec:	bd80      	pop	{r7, pc}

080162ee <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80162ee:	b580      	push	{r7, lr}
 80162f0:	b084      	sub	sp, #16
 80162f2:	af00      	add	r7, sp, #0
 80162f4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80162f6:	2300      	movs	r3, #0
 80162f8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80162fa:	687b      	ldr	r3, [r7, #4]
 80162fc:	2201      	movs	r2, #1
 80162fe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8016302:	687b      	ldr	r3, [r7, #4]
 8016304:	2200      	movs	r2, #0
 8016306:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 801630a:	687b      	ldr	r3, [r7, #4]
 801630c:	2200      	movs	r2, #0
 801630e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8016310:	687b      	ldr	r3, [r7, #4]
 8016312:	2200      	movs	r2, #0
 8016314:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8016318:	687b      	ldr	r3, [r7, #4]
 801631a:	2200      	movs	r2, #0
 801631c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8016320:	687b      	ldr	r3, [r7, #4]
 8016322:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016326:	2b00      	cmp	r3, #0
 8016328:	d014      	beq.n	8016354 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 801632a:	687b      	ldr	r3, [r7, #4]
 801632c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016330:	685b      	ldr	r3, [r3, #4]
 8016332:	2b00      	cmp	r3, #0
 8016334:	d00e      	beq.n	8016354 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8016336:	687b      	ldr	r3, [r7, #4]
 8016338:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801633c:	685b      	ldr	r3, [r3, #4]
 801633e:	687a      	ldr	r2, [r7, #4]
 8016340:	6852      	ldr	r2, [r2, #4]
 8016342:	b2d2      	uxtb	r2, r2
 8016344:	4611      	mov	r1, r2
 8016346:	6878      	ldr	r0, [r7, #4]
 8016348:	4798      	blx	r3
 801634a:	4603      	mov	r3, r0
 801634c:	2b00      	cmp	r3, #0
 801634e:	d001      	beq.n	8016354 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8016350:	2303      	movs	r3, #3
 8016352:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8016354:	2340      	movs	r3, #64	; 0x40
 8016356:	2200      	movs	r2, #0
 8016358:	2100      	movs	r1, #0
 801635a:	6878      	ldr	r0, [r7, #4]
 801635c:	f004 fbe3 	bl	801ab26 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8016360:	687b      	ldr	r3, [r7, #4]
 8016362:	2201      	movs	r2, #1
 8016364:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8016368:	687b      	ldr	r3, [r7, #4]
 801636a:	2240      	movs	r2, #64	; 0x40
 801636c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8016370:	2340      	movs	r3, #64	; 0x40
 8016372:	2200      	movs	r2, #0
 8016374:	2180      	movs	r1, #128	; 0x80
 8016376:	6878      	ldr	r0, [r7, #4]
 8016378:	f004 fbd5 	bl	801ab26 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801637c:	687b      	ldr	r3, [r7, #4]
 801637e:	2201      	movs	r2, #1
 8016380:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8016382:	687b      	ldr	r3, [r7, #4]
 8016384:	2240      	movs	r2, #64	; 0x40
 8016386:	621a      	str	r2, [r3, #32]

  return ret;
 8016388:	7bfb      	ldrb	r3, [r7, #15]
}
 801638a:	4618      	mov	r0, r3
 801638c:	3710      	adds	r7, #16
 801638e:	46bd      	mov	sp, r7
 8016390:	bd80      	pop	{r7, pc}

08016392 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8016392:	b480      	push	{r7}
 8016394:	b083      	sub	sp, #12
 8016396:	af00      	add	r7, sp, #0
 8016398:	6078      	str	r0, [r7, #4]
 801639a:	460b      	mov	r3, r1
 801639c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 801639e:	687b      	ldr	r3, [r7, #4]
 80163a0:	78fa      	ldrb	r2, [r7, #3]
 80163a2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80163a4:	2300      	movs	r3, #0
}
 80163a6:	4618      	mov	r0, r3
 80163a8:	370c      	adds	r7, #12
 80163aa:	46bd      	mov	sp, r7
 80163ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163b0:	4770      	bx	lr

080163b2 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80163b2:	b480      	push	{r7}
 80163b4:	b083      	sub	sp, #12
 80163b6:	af00      	add	r7, sp, #0
 80163b8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80163ba:	687b      	ldr	r3, [r7, #4]
 80163bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80163c0:	b2db      	uxtb	r3, r3
 80163c2:	2b04      	cmp	r3, #4
 80163c4:	d006      	beq.n	80163d4 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80163c6:	687b      	ldr	r3, [r7, #4]
 80163c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80163cc:	b2da      	uxtb	r2, r3
 80163ce:	687b      	ldr	r3, [r7, #4]
 80163d0:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80163d4:	687b      	ldr	r3, [r7, #4]
 80163d6:	2204      	movs	r2, #4
 80163d8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80163dc:	2300      	movs	r3, #0
}
 80163de:	4618      	mov	r0, r3
 80163e0:	370c      	adds	r7, #12
 80163e2:	46bd      	mov	sp, r7
 80163e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163e8:	4770      	bx	lr

080163ea <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80163ea:	b480      	push	{r7}
 80163ec:	b083      	sub	sp, #12
 80163ee:	af00      	add	r7, sp, #0
 80163f0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80163f2:	687b      	ldr	r3, [r7, #4]
 80163f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80163f8:	b2db      	uxtb	r3, r3
 80163fa:	2b04      	cmp	r3, #4
 80163fc:	d106      	bne.n	801640c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80163fe:	687b      	ldr	r3, [r7, #4]
 8016400:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8016404:	b2da      	uxtb	r2, r3
 8016406:	687b      	ldr	r3, [r7, #4]
 8016408:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 801640c:	2300      	movs	r3, #0
}
 801640e:	4618      	mov	r0, r3
 8016410:	370c      	adds	r7, #12
 8016412:	46bd      	mov	sp, r7
 8016414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016418:	4770      	bx	lr

0801641a <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801641a:	b580      	push	{r7, lr}
 801641c:	b082      	sub	sp, #8
 801641e:	af00      	add	r7, sp, #0
 8016420:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016422:	687b      	ldr	r3, [r7, #4]
 8016424:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016428:	b2db      	uxtb	r3, r3
 801642a:	2b03      	cmp	r3, #3
 801642c:	d110      	bne.n	8016450 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 801642e:	687b      	ldr	r3, [r7, #4]
 8016430:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016434:	2b00      	cmp	r3, #0
 8016436:	d00b      	beq.n	8016450 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8016438:	687b      	ldr	r3, [r7, #4]
 801643a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801643e:	69db      	ldr	r3, [r3, #28]
 8016440:	2b00      	cmp	r3, #0
 8016442:	d005      	beq.n	8016450 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8016444:	687b      	ldr	r3, [r7, #4]
 8016446:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801644a:	69db      	ldr	r3, [r3, #28]
 801644c:	6878      	ldr	r0, [r7, #4]
 801644e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8016450:	2300      	movs	r3, #0
}
 8016452:	4618      	mov	r0, r3
 8016454:	3708      	adds	r7, #8
 8016456:	46bd      	mov	sp, r7
 8016458:	bd80      	pop	{r7, pc}

0801645a <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 801645a:	b580      	push	{r7, lr}
 801645c:	b082      	sub	sp, #8
 801645e:	af00      	add	r7, sp, #0
 8016460:	6078      	str	r0, [r7, #4]
 8016462:	460b      	mov	r3, r1
 8016464:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8016466:	687b      	ldr	r3, [r7, #4]
 8016468:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801646c:	687b      	ldr	r3, [r7, #4]
 801646e:	32ae      	adds	r2, #174	; 0xae
 8016470:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016474:	2b00      	cmp	r3, #0
 8016476:	d101      	bne.n	801647c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8016478:	2303      	movs	r3, #3
 801647a:	e01c      	b.n	80164b6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801647c:	687b      	ldr	r3, [r7, #4]
 801647e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016482:	b2db      	uxtb	r3, r3
 8016484:	2b03      	cmp	r3, #3
 8016486:	d115      	bne.n	80164b4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8016488:	687b      	ldr	r3, [r7, #4]
 801648a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801648e:	687b      	ldr	r3, [r7, #4]
 8016490:	32ae      	adds	r2, #174	; 0xae
 8016492:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016496:	6a1b      	ldr	r3, [r3, #32]
 8016498:	2b00      	cmp	r3, #0
 801649a:	d00b      	beq.n	80164b4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 801649c:	687b      	ldr	r3, [r7, #4]
 801649e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80164a2:	687b      	ldr	r3, [r7, #4]
 80164a4:	32ae      	adds	r2, #174	; 0xae
 80164a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80164aa:	6a1b      	ldr	r3, [r3, #32]
 80164ac:	78fa      	ldrb	r2, [r7, #3]
 80164ae:	4611      	mov	r1, r2
 80164b0:	6878      	ldr	r0, [r7, #4]
 80164b2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80164b4:	2300      	movs	r3, #0
}
 80164b6:	4618      	mov	r0, r3
 80164b8:	3708      	adds	r7, #8
 80164ba:	46bd      	mov	sp, r7
 80164bc:	bd80      	pop	{r7, pc}

080164be <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80164be:	b580      	push	{r7, lr}
 80164c0:	b082      	sub	sp, #8
 80164c2:	af00      	add	r7, sp, #0
 80164c4:	6078      	str	r0, [r7, #4]
 80164c6:	460b      	mov	r3, r1
 80164c8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80164ca:	687b      	ldr	r3, [r7, #4]
 80164cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80164d0:	687b      	ldr	r3, [r7, #4]
 80164d2:	32ae      	adds	r2, #174	; 0xae
 80164d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80164d8:	2b00      	cmp	r3, #0
 80164da:	d101      	bne.n	80164e0 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80164dc:	2303      	movs	r3, #3
 80164de:	e01c      	b.n	801651a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80164e0:	687b      	ldr	r3, [r7, #4]
 80164e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80164e6:	b2db      	uxtb	r3, r3
 80164e8:	2b03      	cmp	r3, #3
 80164ea:	d115      	bne.n	8016518 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80164ec:	687b      	ldr	r3, [r7, #4]
 80164ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80164f2:	687b      	ldr	r3, [r7, #4]
 80164f4:	32ae      	adds	r2, #174	; 0xae
 80164f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80164fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80164fc:	2b00      	cmp	r3, #0
 80164fe:	d00b      	beq.n	8016518 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8016500:	687b      	ldr	r3, [r7, #4]
 8016502:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8016506:	687b      	ldr	r3, [r7, #4]
 8016508:	32ae      	adds	r2, #174	; 0xae
 801650a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801650e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016510:	78fa      	ldrb	r2, [r7, #3]
 8016512:	4611      	mov	r1, r2
 8016514:	6878      	ldr	r0, [r7, #4]
 8016516:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8016518:	2300      	movs	r3, #0
}
 801651a:	4618      	mov	r0, r3
 801651c:	3708      	adds	r7, #8
 801651e:	46bd      	mov	sp, r7
 8016520:	bd80      	pop	{r7, pc}

08016522 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8016522:	b480      	push	{r7}
 8016524:	b083      	sub	sp, #12
 8016526:	af00      	add	r7, sp, #0
 8016528:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801652a:	2300      	movs	r3, #0
}
 801652c:	4618      	mov	r0, r3
 801652e:	370c      	adds	r7, #12
 8016530:	46bd      	mov	sp, r7
 8016532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016536:	4770      	bx	lr

08016538 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8016538:	b580      	push	{r7, lr}
 801653a:	b084      	sub	sp, #16
 801653c:	af00      	add	r7, sp, #0
 801653e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8016540:	2300      	movs	r3, #0
 8016542:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016544:	687b      	ldr	r3, [r7, #4]
 8016546:	2201      	movs	r2, #1
 8016548:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801654c:	687b      	ldr	r3, [r7, #4]
 801654e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016552:	2b00      	cmp	r3, #0
 8016554:	d00e      	beq.n	8016574 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8016556:	687b      	ldr	r3, [r7, #4]
 8016558:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801655c:	685b      	ldr	r3, [r3, #4]
 801655e:	687a      	ldr	r2, [r7, #4]
 8016560:	6852      	ldr	r2, [r2, #4]
 8016562:	b2d2      	uxtb	r2, r2
 8016564:	4611      	mov	r1, r2
 8016566:	6878      	ldr	r0, [r7, #4]
 8016568:	4798      	blx	r3
 801656a:	4603      	mov	r3, r0
 801656c:	2b00      	cmp	r3, #0
 801656e:	d001      	beq.n	8016574 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8016570:	2303      	movs	r3, #3
 8016572:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8016574:	7bfb      	ldrb	r3, [r7, #15]
}
 8016576:	4618      	mov	r0, r3
 8016578:	3710      	adds	r7, #16
 801657a:	46bd      	mov	sp, r7
 801657c:	bd80      	pop	{r7, pc}

0801657e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 801657e:	b480      	push	{r7}
 8016580:	b083      	sub	sp, #12
 8016582:	af00      	add	r7, sp, #0
 8016584:	6078      	str	r0, [r7, #4]
 8016586:	460b      	mov	r3, r1
 8016588:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801658a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801658c:	4618      	mov	r0, r3
 801658e:	370c      	adds	r7, #12
 8016590:	46bd      	mov	sp, r7
 8016592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016596:	4770      	bx	lr

08016598 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8016598:	b480      	push	{r7}
 801659a:	b083      	sub	sp, #12
 801659c:	af00      	add	r7, sp, #0
 801659e:	6078      	str	r0, [r7, #4]
 80165a0:	460b      	mov	r3, r1
 80165a2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80165a4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80165a6:	4618      	mov	r0, r3
 80165a8:	370c      	adds	r7, #12
 80165aa:	46bd      	mov	sp, r7
 80165ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165b0:	4770      	bx	lr

080165b2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80165b2:	b580      	push	{r7, lr}
 80165b4:	b086      	sub	sp, #24
 80165b6:	af00      	add	r7, sp, #0
 80165b8:	6078      	str	r0, [r7, #4]
 80165ba:	460b      	mov	r3, r1
 80165bc:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80165be:	687b      	ldr	r3, [r7, #4]
 80165c0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80165c2:	687b      	ldr	r3, [r7, #4]
 80165c4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80165c6:	2300      	movs	r3, #0
 80165c8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80165ca:	68fb      	ldr	r3, [r7, #12]
 80165cc:	885b      	ldrh	r3, [r3, #2]
 80165ce:	b29a      	uxth	r2, r3
 80165d0:	68fb      	ldr	r3, [r7, #12]
 80165d2:	781b      	ldrb	r3, [r3, #0]
 80165d4:	b29b      	uxth	r3, r3
 80165d6:	429a      	cmp	r2, r3
 80165d8:	d920      	bls.n	801661c <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 80165da:	68fb      	ldr	r3, [r7, #12]
 80165dc:	781b      	ldrb	r3, [r3, #0]
 80165de:	b29b      	uxth	r3, r3
 80165e0:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80165e2:	e013      	b.n	801660c <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80165e4:	f107 030a 	add.w	r3, r7, #10
 80165e8:	4619      	mov	r1, r3
 80165ea:	6978      	ldr	r0, [r7, #20]
 80165ec:	f000 f81b 	bl	8016626 <USBD_GetNextDesc>
 80165f0:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80165f2:	697b      	ldr	r3, [r7, #20]
 80165f4:	785b      	ldrb	r3, [r3, #1]
 80165f6:	2b05      	cmp	r3, #5
 80165f8:	d108      	bne.n	801660c <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80165fa:	697b      	ldr	r3, [r7, #20]
 80165fc:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80165fe:	693b      	ldr	r3, [r7, #16]
 8016600:	789b      	ldrb	r3, [r3, #2]
 8016602:	78fa      	ldrb	r2, [r7, #3]
 8016604:	429a      	cmp	r2, r3
 8016606:	d008      	beq.n	801661a <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8016608:	2300      	movs	r3, #0
 801660a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 801660c:	68fb      	ldr	r3, [r7, #12]
 801660e:	885b      	ldrh	r3, [r3, #2]
 8016610:	b29a      	uxth	r2, r3
 8016612:	897b      	ldrh	r3, [r7, #10]
 8016614:	429a      	cmp	r2, r3
 8016616:	d8e5      	bhi.n	80165e4 <USBD_GetEpDesc+0x32>
 8016618:	e000      	b.n	801661c <USBD_GetEpDesc+0x6a>
          break;
 801661a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 801661c:	693b      	ldr	r3, [r7, #16]
}
 801661e:	4618      	mov	r0, r3
 8016620:	3718      	adds	r7, #24
 8016622:	46bd      	mov	sp, r7
 8016624:	bd80      	pop	{r7, pc}

08016626 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8016626:	b480      	push	{r7}
 8016628:	b085      	sub	sp, #20
 801662a:	af00      	add	r7, sp, #0
 801662c:	6078      	str	r0, [r7, #4]
 801662e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8016630:	687b      	ldr	r3, [r7, #4]
 8016632:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8016634:	683b      	ldr	r3, [r7, #0]
 8016636:	881a      	ldrh	r2, [r3, #0]
 8016638:	68fb      	ldr	r3, [r7, #12]
 801663a:	781b      	ldrb	r3, [r3, #0]
 801663c:	b29b      	uxth	r3, r3
 801663e:	4413      	add	r3, r2
 8016640:	b29a      	uxth	r2, r3
 8016642:	683b      	ldr	r3, [r7, #0]
 8016644:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8016646:	68fb      	ldr	r3, [r7, #12]
 8016648:	781b      	ldrb	r3, [r3, #0]
 801664a:	461a      	mov	r2, r3
 801664c:	687b      	ldr	r3, [r7, #4]
 801664e:	4413      	add	r3, r2
 8016650:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8016652:	68fb      	ldr	r3, [r7, #12]
}
 8016654:	4618      	mov	r0, r3
 8016656:	3714      	adds	r7, #20
 8016658:	46bd      	mov	sp, r7
 801665a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801665e:	4770      	bx	lr

08016660 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8016660:	b480      	push	{r7}
 8016662:	b087      	sub	sp, #28
 8016664:	af00      	add	r7, sp, #0
 8016666:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8016668:	687b      	ldr	r3, [r7, #4]
 801666a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 801666c:	697b      	ldr	r3, [r7, #20]
 801666e:	781b      	ldrb	r3, [r3, #0]
 8016670:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8016672:	697b      	ldr	r3, [r7, #20]
 8016674:	3301      	adds	r3, #1
 8016676:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8016678:	697b      	ldr	r3, [r7, #20]
 801667a:	781b      	ldrb	r3, [r3, #0]
 801667c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 801667e:	8a3b      	ldrh	r3, [r7, #16]
 8016680:	021b      	lsls	r3, r3, #8
 8016682:	b21a      	sxth	r2, r3
 8016684:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8016688:	4313      	orrs	r3, r2
 801668a:	b21b      	sxth	r3, r3
 801668c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 801668e:	89fb      	ldrh	r3, [r7, #14]
}
 8016690:	4618      	mov	r0, r3
 8016692:	371c      	adds	r7, #28
 8016694:	46bd      	mov	sp, r7
 8016696:	f85d 7b04 	ldr.w	r7, [sp], #4
 801669a:	4770      	bx	lr

0801669c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801669c:	b580      	push	{r7, lr}
 801669e:	b084      	sub	sp, #16
 80166a0:	af00      	add	r7, sp, #0
 80166a2:	6078      	str	r0, [r7, #4]
 80166a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80166a6:	2300      	movs	r3, #0
 80166a8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80166aa:	683b      	ldr	r3, [r7, #0]
 80166ac:	781b      	ldrb	r3, [r3, #0]
 80166ae:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80166b2:	2b40      	cmp	r3, #64	; 0x40
 80166b4:	d005      	beq.n	80166c2 <USBD_StdDevReq+0x26>
 80166b6:	2b40      	cmp	r3, #64	; 0x40
 80166b8:	d857      	bhi.n	801676a <USBD_StdDevReq+0xce>
 80166ba:	2b00      	cmp	r3, #0
 80166bc:	d00f      	beq.n	80166de <USBD_StdDevReq+0x42>
 80166be:	2b20      	cmp	r3, #32
 80166c0:	d153      	bne.n	801676a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80166c2:	687b      	ldr	r3, [r7, #4]
 80166c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80166c8:	687b      	ldr	r3, [r7, #4]
 80166ca:	32ae      	adds	r2, #174	; 0xae
 80166cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80166d0:	689b      	ldr	r3, [r3, #8]
 80166d2:	6839      	ldr	r1, [r7, #0]
 80166d4:	6878      	ldr	r0, [r7, #4]
 80166d6:	4798      	blx	r3
 80166d8:	4603      	mov	r3, r0
 80166da:	73fb      	strb	r3, [r7, #15]
      break;
 80166dc:	e04a      	b.n	8016774 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80166de:	683b      	ldr	r3, [r7, #0]
 80166e0:	785b      	ldrb	r3, [r3, #1]
 80166e2:	2b09      	cmp	r3, #9
 80166e4:	d83b      	bhi.n	801675e <USBD_StdDevReq+0xc2>
 80166e6:	a201      	add	r2, pc, #4	; (adr r2, 80166ec <USBD_StdDevReq+0x50>)
 80166e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80166ec:	08016741 	.word	0x08016741
 80166f0:	08016755 	.word	0x08016755
 80166f4:	0801675f 	.word	0x0801675f
 80166f8:	0801674b 	.word	0x0801674b
 80166fc:	0801675f 	.word	0x0801675f
 8016700:	0801671f 	.word	0x0801671f
 8016704:	08016715 	.word	0x08016715
 8016708:	0801675f 	.word	0x0801675f
 801670c:	08016737 	.word	0x08016737
 8016710:	08016729 	.word	0x08016729
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8016714:	6839      	ldr	r1, [r7, #0]
 8016716:	6878      	ldr	r0, [r7, #4]
 8016718:	f000 fa3c 	bl	8016b94 <USBD_GetDescriptor>
          break;
 801671c:	e024      	b.n	8016768 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801671e:	6839      	ldr	r1, [r7, #0]
 8016720:	6878      	ldr	r0, [r7, #4]
 8016722:	f000 fba1 	bl	8016e68 <USBD_SetAddress>
          break;
 8016726:	e01f      	b.n	8016768 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8016728:	6839      	ldr	r1, [r7, #0]
 801672a:	6878      	ldr	r0, [r7, #4]
 801672c:	f000 fbe0 	bl	8016ef0 <USBD_SetConfig>
 8016730:	4603      	mov	r3, r0
 8016732:	73fb      	strb	r3, [r7, #15]
          break;
 8016734:	e018      	b.n	8016768 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8016736:	6839      	ldr	r1, [r7, #0]
 8016738:	6878      	ldr	r0, [r7, #4]
 801673a:	f000 fc83 	bl	8017044 <USBD_GetConfig>
          break;
 801673e:	e013      	b.n	8016768 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8016740:	6839      	ldr	r1, [r7, #0]
 8016742:	6878      	ldr	r0, [r7, #4]
 8016744:	f000 fcb4 	bl	80170b0 <USBD_GetStatus>
          break;
 8016748:	e00e      	b.n	8016768 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801674a:	6839      	ldr	r1, [r7, #0]
 801674c:	6878      	ldr	r0, [r7, #4]
 801674e:	f000 fce3 	bl	8017118 <USBD_SetFeature>
          break;
 8016752:	e009      	b.n	8016768 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8016754:	6839      	ldr	r1, [r7, #0]
 8016756:	6878      	ldr	r0, [r7, #4]
 8016758:	f000 fd07 	bl	801716a <USBD_ClrFeature>
          break;
 801675c:	e004      	b.n	8016768 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 801675e:	6839      	ldr	r1, [r7, #0]
 8016760:	6878      	ldr	r0, [r7, #4]
 8016762:	f000 fd5e 	bl	8017222 <USBD_CtlError>
          break;
 8016766:	bf00      	nop
      }
      break;
 8016768:	e004      	b.n	8016774 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 801676a:	6839      	ldr	r1, [r7, #0]
 801676c:	6878      	ldr	r0, [r7, #4]
 801676e:	f000 fd58 	bl	8017222 <USBD_CtlError>
      break;
 8016772:	bf00      	nop
  }

  return ret;
 8016774:	7bfb      	ldrb	r3, [r7, #15]
}
 8016776:	4618      	mov	r0, r3
 8016778:	3710      	adds	r7, #16
 801677a:	46bd      	mov	sp, r7
 801677c:	bd80      	pop	{r7, pc}
 801677e:	bf00      	nop

08016780 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016780:	b580      	push	{r7, lr}
 8016782:	b084      	sub	sp, #16
 8016784:	af00      	add	r7, sp, #0
 8016786:	6078      	str	r0, [r7, #4]
 8016788:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801678a:	2300      	movs	r3, #0
 801678c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801678e:	683b      	ldr	r3, [r7, #0]
 8016790:	781b      	ldrb	r3, [r3, #0]
 8016792:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8016796:	2b40      	cmp	r3, #64	; 0x40
 8016798:	d005      	beq.n	80167a6 <USBD_StdItfReq+0x26>
 801679a:	2b40      	cmp	r3, #64	; 0x40
 801679c:	d852      	bhi.n	8016844 <USBD_StdItfReq+0xc4>
 801679e:	2b00      	cmp	r3, #0
 80167a0:	d001      	beq.n	80167a6 <USBD_StdItfReq+0x26>
 80167a2:	2b20      	cmp	r3, #32
 80167a4:	d14e      	bne.n	8016844 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80167a6:	687b      	ldr	r3, [r7, #4]
 80167a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80167ac:	b2db      	uxtb	r3, r3
 80167ae:	3b01      	subs	r3, #1
 80167b0:	2b02      	cmp	r3, #2
 80167b2:	d840      	bhi.n	8016836 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80167b4:	683b      	ldr	r3, [r7, #0]
 80167b6:	889b      	ldrh	r3, [r3, #4]
 80167b8:	b2db      	uxtb	r3, r3
 80167ba:	2b01      	cmp	r3, #1
 80167bc:	d836      	bhi.n	801682c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80167be:	683b      	ldr	r3, [r7, #0]
 80167c0:	889b      	ldrh	r3, [r3, #4]
 80167c2:	b2db      	uxtb	r3, r3
 80167c4:	4619      	mov	r1, r3
 80167c6:	6878      	ldr	r0, [r7, #4]
 80167c8:	f7ff fed9 	bl	801657e <USBD_CoreFindIF>
 80167cc:	4603      	mov	r3, r0
 80167ce:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80167d0:	7bbb      	ldrb	r3, [r7, #14]
 80167d2:	2bff      	cmp	r3, #255	; 0xff
 80167d4:	d01d      	beq.n	8016812 <USBD_StdItfReq+0x92>
 80167d6:	7bbb      	ldrb	r3, [r7, #14]
 80167d8:	2b00      	cmp	r3, #0
 80167da:	d11a      	bne.n	8016812 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80167dc:	7bba      	ldrb	r2, [r7, #14]
 80167de:	687b      	ldr	r3, [r7, #4]
 80167e0:	32ae      	adds	r2, #174	; 0xae
 80167e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80167e6:	689b      	ldr	r3, [r3, #8]
 80167e8:	2b00      	cmp	r3, #0
 80167ea:	d00f      	beq.n	801680c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80167ec:	7bba      	ldrb	r2, [r7, #14]
 80167ee:	687b      	ldr	r3, [r7, #4]
 80167f0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80167f4:	7bba      	ldrb	r2, [r7, #14]
 80167f6:	687b      	ldr	r3, [r7, #4]
 80167f8:	32ae      	adds	r2, #174	; 0xae
 80167fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80167fe:	689b      	ldr	r3, [r3, #8]
 8016800:	6839      	ldr	r1, [r7, #0]
 8016802:	6878      	ldr	r0, [r7, #4]
 8016804:	4798      	blx	r3
 8016806:	4603      	mov	r3, r0
 8016808:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801680a:	e004      	b.n	8016816 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 801680c:	2303      	movs	r3, #3
 801680e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8016810:	e001      	b.n	8016816 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8016812:	2303      	movs	r3, #3
 8016814:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8016816:	683b      	ldr	r3, [r7, #0]
 8016818:	88db      	ldrh	r3, [r3, #6]
 801681a:	2b00      	cmp	r3, #0
 801681c:	d110      	bne.n	8016840 <USBD_StdItfReq+0xc0>
 801681e:	7bfb      	ldrb	r3, [r7, #15]
 8016820:	2b00      	cmp	r3, #0
 8016822:	d10d      	bne.n	8016840 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8016824:	6878      	ldr	r0, [r7, #4]
 8016826:	f000 fdc7 	bl	80173b8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 801682a:	e009      	b.n	8016840 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 801682c:	6839      	ldr	r1, [r7, #0]
 801682e:	6878      	ldr	r0, [r7, #4]
 8016830:	f000 fcf7 	bl	8017222 <USBD_CtlError>
          break;
 8016834:	e004      	b.n	8016840 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8016836:	6839      	ldr	r1, [r7, #0]
 8016838:	6878      	ldr	r0, [r7, #4]
 801683a:	f000 fcf2 	bl	8017222 <USBD_CtlError>
          break;
 801683e:	e000      	b.n	8016842 <USBD_StdItfReq+0xc2>
          break;
 8016840:	bf00      	nop
      }
      break;
 8016842:	e004      	b.n	801684e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8016844:	6839      	ldr	r1, [r7, #0]
 8016846:	6878      	ldr	r0, [r7, #4]
 8016848:	f000 fceb 	bl	8017222 <USBD_CtlError>
      break;
 801684c:	bf00      	nop
  }

  return ret;
 801684e:	7bfb      	ldrb	r3, [r7, #15]
}
 8016850:	4618      	mov	r0, r3
 8016852:	3710      	adds	r7, #16
 8016854:	46bd      	mov	sp, r7
 8016856:	bd80      	pop	{r7, pc}

08016858 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016858:	b580      	push	{r7, lr}
 801685a:	b084      	sub	sp, #16
 801685c:	af00      	add	r7, sp, #0
 801685e:	6078      	str	r0, [r7, #4]
 8016860:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8016862:	2300      	movs	r3, #0
 8016864:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8016866:	683b      	ldr	r3, [r7, #0]
 8016868:	889b      	ldrh	r3, [r3, #4]
 801686a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801686c:	683b      	ldr	r3, [r7, #0]
 801686e:	781b      	ldrb	r3, [r3, #0]
 8016870:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8016874:	2b40      	cmp	r3, #64	; 0x40
 8016876:	d007      	beq.n	8016888 <USBD_StdEPReq+0x30>
 8016878:	2b40      	cmp	r3, #64	; 0x40
 801687a:	f200 817f 	bhi.w	8016b7c <USBD_StdEPReq+0x324>
 801687e:	2b00      	cmp	r3, #0
 8016880:	d02a      	beq.n	80168d8 <USBD_StdEPReq+0x80>
 8016882:	2b20      	cmp	r3, #32
 8016884:	f040 817a 	bne.w	8016b7c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8016888:	7bbb      	ldrb	r3, [r7, #14]
 801688a:	4619      	mov	r1, r3
 801688c:	6878      	ldr	r0, [r7, #4]
 801688e:	f7ff fe83 	bl	8016598 <USBD_CoreFindEP>
 8016892:	4603      	mov	r3, r0
 8016894:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016896:	7b7b      	ldrb	r3, [r7, #13]
 8016898:	2bff      	cmp	r3, #255	; 0xff
 801689a:	f000 8174 	beq.w	8016b86 <USBD_StdEPReq+0x32e>
 801689e:	7b7b      	ldrb	r3, [r7, #13]
 80168a0:	2b00      	cmp	r3, #0
 80168a2:	f040 8170 	bne.w	8016b86 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80168a6:	7b7a      	ldrb	r2, [r7, #13]
 80168a8:	687b      	ldr	r3, [r7, #4]
 80168aa:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80168ae:	7b7a      	ldrb	r2, [r7, #13]
 80168b0:	687b      	ldr	r3, [r7, #4]
 80168b2:	32ae      	adds	r2, #174	; 0xae
 80168b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80168b8:	689b      	ldr	r3, [r3, #8]
 80168ba:	2b00      	cmp	r3, #0
 80168bc:	f000 8163 	beq.w	8016b86 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80168c0:	7b7a      	ldrb	r2, [r7, #13]
 80168c2:	687b      	ldr	r3, [r7, #4]
 80168c4:	32ae      	adds	r2, #174	; 0xae
 80168c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80168ca:	689b      	ldr	r3, [r3, #8]
 80168cc:	6839      	ldr	r1, [r7, #0]
 80168ce:	6878      	ldr	r0, [r7, #4]
 80168d0:	4798      	blx	r3
 80168d2:	4603      	mov	r3, r0
 80168d4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80168d6:	e156      	b.n	8016b86 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80168d8:	683b      	ldr	r3, [r7, #0]
 80168da:	785b      	ldrb	r3, [r3, #1]
 80168dc:	2b03      	cmp	r3, #3
 80168de:	d008      	beq.n	80168f2 <USBD_StdEPReq+0x9a>
 80168e0:	2b03      	cmp	r3, #3
 80168e2:	f300 8145 	bgt.w	8016b70 <USBD_StdEPReq+0x318>
 80168e6:	2b00      	cmp	r3, #0
 80168e8:	f000 809b 	beq.w	8016a22 <USBD_StdEPReq+0x1ca>
 80168ec:	2b01      	cmp	r3, #1
 80168ee:	d03c      	beq.n	801696a <USBD_StdEPReq+0x112>
 80168f0:	e13e      	b.n	8016b70 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80168f2:	687b      	ldr	r3, [r7, #4]
 80168f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80168f8:	b2db      	uxtb	r3, r3
 80168fa:	2b02      	cmp	r3, #2
 80168fc:	d002      	beq.n	8016904 <USBD_StdEPReq+0xac>
 80168fe:	2b03      	cmp	r3, #3
 8016900:	d016      	beq.n	8016930 <USBD_StdEPReq+0xd8>
 8016902:	e02c      	b.n	801695e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8016904:	7bbb      	ldrb	r3, [r7, #14]
 8016906:	2b00      	cmp	r3, #0
 8016908:	d00d      	beq.n	8016926 <USBD_StdEPReq+0xce>
 801690a:	7bbb      	ldrb	r3, [r7, #14]
 801690c:	2b80      	cmp	r3, #128	; 0x80
 801690e:	d00a      	beq.n	8016926 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8016910:	7bbb      	ldrb	r3, [r7, #14]
 8016912:	4619      	mov	r1, r3
 8016914:	6878      	ldr	r0, [r7, #4]
 8016916:	f004 f94b 	bl	801abb0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801691a:	2180      	movs	r1, #128	; 0x80
 801691c:	6878      	ldr	r0, [r7, #4]
 801691e:	f004 f947 	bl	801abb0 <USBD_LL_StallEP>
 8016922:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8016924:	e020      	b.n	8016968 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8016926:	6839      	ldr	r1, [r7, #0]
 8016928:	6878      	ldr	r0, [r7, #4]
 801692a:	f000 fc7a 	bl	8017222 <USBD_CtlError>
              break;
 801692e:	e01b      	b.n	8016968 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8016930:	683b      	ldr	r3, [r7, #0]
 8016932:	885b      	ldrh	r3, [r3, #2]
 8016934:	2b00      	cmp	r3, #0
 8016936:	d10e      	bne.n	8016956 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8016938:	7bbb      	ldrb	r3, [r7, #14]
 801693a:	2b00      	cmp	r3, #0
 801693c:	d00b      	beq.n	8016956 <USBD_StdEPReq+0xfe>
 801693e:	7bbb      	ldrb	r3, [r7, #14]
 8016940:	2b80      	cmp	r3, #128	; 0x80
 8016942:	d008      	beq.n	8016956 <USBD_StdEPReq+0xfe>
 8016944:	683b      	ldr	r3, [r7, #0]
 8016946:	88db      	ldrh	r3, [r3, #6]
 8016948:	2b00      	cmp	r3, #0
 801694a:	d104      	bne.n	8016956 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 801694c:	7bbb      	ldrb	r3, [r7, #14]
 801694e:	4619      	mov	r1, r3
 8016950:	6878      	ldr	r0, [r7, #4]
 8016952:	f004 f92d 	bl	801abb0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8016956:	6878      	ldr	r0, [r7, #4]
 8016958:	f000 fd2e 	bl	80173b8 <USBD_CtlSendStatus>

              break;
 801695c:	e004      	b.n	8016968 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 801695e:	6839      	ldr	r1, [r7, #0]
 8016960:	6878      	ldr	r0, [r7, #4]
 8016962:	f000 fc5e 	bl	8017222 <USBD_CtlError>
              break;
 8016966:	bf00      	nop
          }
          break;
 8016968:	e107      	b.n	8016b7a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801696a:	687b      	ldr	r3, [r7, #4]
 801696c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016970:	b2db      	uxtb	r3, r3
 8016972:	2b02      	cmp	r3, #2
 8016974:	d002      	beq.n	801697c <USBD_StdEPReq+0x124>
 8016976:	2b03      	cmp	r3, #3
 8016978:	d016      	beq.n	80169a8 <USBD_StdEPReq+0x150>
 801697a:	e04b      	b.n	8016a14 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801697c:	7bbb      	ldrb	r3, [r7, #14]
 801697e:	2b00      	cmp	r3, #0
 8016980:	d00d      	beq.n	801699e <USBD_StdEPReq+0x146>
 8016982:	7bbb      	ldrb	r3, [r7, #14]
 8016984:	2b80      	cmp	r3, #128	; 0x80
 8016986:	d00a      	beq.n	801699e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8016988:	7bbb      	ldrb	r3, [r7, #14]
 801698a:	4619      	mov	r1, r3
 801698c:	6878      	ldr	r0, [r7, #4]
 801698e:	f004 f90f 	bl	801abb0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8016992:	2180      	movs	r1, #128	; 0x80
 8016994:	6878      	ldr	r0, [r7, #4]
 8016996:	f004 f90b 	bl	801abb0 <USBD_LL_StallEP>
 801699a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801699c:	e040      	b.n	8016a20 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 801699e:	6839      	ldr	r1, [r7, #0]
 80169a0:	6878      	ldr	r0, [r7, #4]
 80169a2:	f000 fc3e 	bl	8017222 <USBD_CtlError>
              break;
 80169a6:	e03b      	b.n	8016a20 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80169a8:	683b      	ldr	r3, [r7, #0]
 80169aa:	885b      	ldrh	r3, [r3, #2]
 80169ac:	2b00      	cmp	r3, #0
 80169ae:	d136      	bne.n	8016a1e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80169b0:	7bbb      	ldrb	r3, [r7, #14]
 80169b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80169b6:	2b00      	cmp	r3, #0
 80169b8:	d004      	beq.n	80169c4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80169ba:	7bbb      	ldrb	r3, [r7, #14]
 80169bc:	4619      	mov	r1, r3
 80169be:	6878      	ldr	r0, [r7, #4]
 80169c0:	f004 f915 	bl	801abee <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80169c4:	6878      	ldr	r0, [r7, #4]
 80169c6:	f000 fcf7 	bl	80173b8 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80169ca:	7bbb      	ldrb	r3, [r7, #14]
 80169cc:	4619      	mov	r1, r3
 80169ce:	6878      	ldr	r0, [r7, #4]
 80169d0:	f7ff fde2 	bl	8016598 <USBD_CoreFindEP>
 80169d4:	4603      	mov	r3, r0
 80169d6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80169d8:	7b7b      	ldrb	r3, [r7, #13]
 80169da:	2bff      	cmp	r3, #255	; 0xff
 80169dc:	d01f      	beq.n	8016a1e <USBD_StdEPReq+0x1c6>
 80169de:	7b7b      	ldrb	r3, [r7, #13]
 80169e0:	2b00      	cmp	r3, #0
 80169e2:	d11c      	bne.n	8016a1e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80169e4:	7b7a      	ldrb	r2, [r7, #13]
 80169e6:	687b      	ldr	r3, [r7, #4]
 80169e8:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80169ec:	7b7a      	ldrb	r2, [r7, #13]
 80169ee:	687b      	ldr	r3, [r7, #4]
 80169f0:	32ae      	adds	r2, #174	; 0xae
 80169f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80169f6:	689b      	ldr	r3, [r3, #8]
 80169f8:	2b00      	cmp	r3, #0
 80169fa:	d010      	beq.n	8016a1e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80169fc:	7b7a      	ldrb	r2, [r7, #13]
 80169fe:	687b      	ldr	r3, [r7, #4]
 8016a00:	32ae      	adds	r2, #174	; 0xae
 8016a02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016a06:	689b      	ldr	r3, [r3, #8]
 8016a08:	6839      	ldr	r1, [r7, #0]
 8016a0a:	6878      	ldr	r0, [r7, #4]
 8016a0c:	4798      	blx	r3
 8016a0e:	4603      	mov	r3, r0
 8016a10:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8016a12:	e004      	b.n	8016a1e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8016a14:	6839      	ldr	r1, [r7, #0]
 8016a16:	6878      	ldr	r0, [r7, #4]
 8016a18:	f000 fc03 	bl	8017222 <USBD_CtlError>
              break;
 8016a1c:	e000      	b.n	8016a20 <USBD_StdEPReq+0x1c8>
              break;
 8016a1e:	bf00      	nop
          }
          break;
 8016a20:	e0ab      	b.n	8016b7a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8016a22:	687b      	ldr	r3, [r7, #4]
 8016a24:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016a28:	b2db      	uxtb	r3, r3
 8016a2a:	2b02      	cmp	r3, #2
 8016a2c:	d002      	beq.n	8016a34 <USBD_StdEPReq+0x1dc>
 8016a2e:	2b03      	cmp	r3, #3
 8016a30:	d032      	beq.n	8016a98 <USBD_StdEPReq+0x240>
 8016a32:	e097      	b.n	8016b64 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8016a34:	7bbb      	ldrb	r3, [r7, #14]
 8016a36:	2b00      	cmp	r3, #0
 8016a38:	d007      	beq.n	8016a4a <USBD_StdEPReq+0x1f2>
 8016a3a:	7bbb      	ldrb	r3, [r7, #14]
 8016a3c:	2b80      	cmp	r3, #128	; 0x80
 8016a3e:	d004      	beq.n	8016a4a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8016a40:	6839      	ldr	r1, [r7, #0]
 8016a42:	6878      	ldr	r0, [r7, #4]
 8016a44:	f000 fbed 	bl	8017222 <USBD_CtlError>
                break;
 8016a48:	e091      	b.n	8016b6e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016a4a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016a4e:	2b00      	cmp	r3, #0
 8016a50:	da0b      	bge.n	8016a6a <USBD_StdEPReq+0x212>
 8016a52:	7bbb      	ldrb	r3, [r7, #14]
 8016a54:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8016a58:	4613      	mov	r3, r2
 8016a5a:	009b      	lsls	r3, r3, #2
 8016a5c:	4413      	add	r3, r2
 8016a5e:	009b      	lsls	r3, r3, #2
 8016a60:	3310      	adds	r3, #16
 8016a62:	687a      	ldr	r2, [r7, #4]
 8016a64:	4413      	add	r3, r2
 8016a66:	3304      	adds	r3, #4
 8016a68:	e00b      	b.n	8016a82 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8016a6a:	7bbb      	ldrb	r3, [r7, #14]
 8016a6c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016a70:	4613      	mov	r3, r2
 8016a72:	009b      	lsls	r3, r3, #2
 8016a74:	4413      	add	r3, r2
 8016a76:	009b      	lsls	r3, r3, #2
 8016a78:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8016a7c:	687a      	ldr	r2, [r7, #4]
 8016a7e:	4413      	add	r3, r2
 8016a80:	3304      	adds	r3, #4
 8016a82:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8016a84:	68bb      	ldr	r3, [r7, #8]
 8016a86:	2200      	movs	r2, #0
 8016a88:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8016a8a:	68bb      	ldr	r3, [r7, #8]
 8016a8c:	2202      	movs	r2, #2
 8016a8e:	4619      	mov	r1, r3
 8016a90:	6878      	ldr	r0, [r7, #4]
 8016a92:	f000 fc37 	bl	8017304 <USBD_CtlSendData>
              break;
 8016a96:	e06a      	b.n	8016b6e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8016a98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016a9c:	2b00      	cmp	r3, #0
 8016a9e:	da11      	bge.n	8016ac4 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8016aa0:	7bbb      	ldrb	r3, [r7, #14]
 8016aa2:	f003 020f 	and.w	r2, r3, #15
 8016aa6:	6879      	ldr	r1, [r7, #4]
 8016aa8:	4613      	mov	r3, r2
 8016aaa:	009b      	lsls	r3, r3, #2
 8016aac:	4413      	add	r3, r2
 8016aae:	009b      	lsls	r3, r3, #2
 8016ab0:	440b      	add	r3, r1
 8016ab2:	3324      	adds	r3, #36	; 0x24
 8016ab4:	881b      	ldrh	r3, [r3, #0]
 8016ab6:	2b00      	cmp	r3, #0
 8016ab8:	d117      	bne.n	8016aea <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8016aba:	6839      	ldr	r1, [r7, #0]
 8016abc:	6878      	ldr	r0, [r7, #4]
 8016abe:	f000 fbb0 	bl	8017222 <USBD_CtlError>
                  break;
 8016ac2:	e054      	b.n	8016b6e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8016ac4:	7bbb      	ldrb	r3, [r7, #14]
 8016ac6:	f003 020f 	and.w	r2, r3, #15
 8016aca:	6879      	ldr	r1, [r7, #4]
 8016acc:	4613      	mov	r3, r2
 8016ace:	009b      	lsls	r3, r3, #2
 8016ad0:	4413      	add	r3, r2
 8016ad2:	009b      	lsls	r3, r3, #2
 8016ad4:	440b      	add	r3, r1
 8016ad6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8016ada:	881b      	ldrh	r3, [r3, #0]
 8016adc:	2b00      	cmp	r3, #0
 8016ade:	d104      	bne.n	8016aea <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8016ae0:	6839      	ldr	r1, [r7, #0]
 8016ae2:	6878      	ldr	r0, [r7, #4]
 8016ae4:	f000 fb9d 	bl	8017222 <USBD_CtlError>
                  break;
 8016ae8:	e041      	b.n	8016b6e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016aea:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016aee:	2b00      	cmp	r3, #0
 8016af0:	da0b      	bge.n	8016b0a <USBD_StdEPReq+0x2b2>
 8016af2:	7bbb      	ldrb	r3, [r7, #14]
 8016af4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8016af8:	4613      	mov	r3, r2
 8016afa:	009b      	lsls	r3, r3, #2
 8016afc:	4413      	add	r3, r2
 8016afe:	009b      	lsls	r3, r3, #2
 8016b00:	3310      	adds	r3, #16
 8016b02:	687a      	ldr	r2, [r7, #4]
 8016b04:	4413      	add	r3, r2
 8016b06:	3304      	adds	r3, #4
 8016b08:	e00b      	b.n	8016b22 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8016b0a:	7bbb      	ldrb	r3, [r7, #14]
 8016b0c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016b10:	4613      	mov	r3, r2
 8016b12:	009b      	lsls	r3, r3, #2
 8016b14:	4413      	add	r3, r2
 8016b16:	009b      	lsls	r3, r3, #2
 8016b18:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8016b1c:	687a      	ldr	r2, [r7, #4]
 8016b1e:	4413      	add	r3, r2
 8016b20:	3304      	adds	r3, #4
 8016b22:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8016b24:	7bbb      	ldrb	r3, [r7, #14]
 8016b26:	2b00      	cmp	r3, #0
 8016b28:	d002      	beq.n	8016b30 <USBD_StdEPReq+0x2d8>
 8016b2a:	7bbb      	ldrb	r3, [r7, #14]
 8016b2c:	2b80      	cmp	r3, #128	; 0x80
 8016b2e:	d103      	bne.n	8016b38 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8016b30:	68bb      	ldr	r3, [r7, #8]
 8016b32:	2200      	movs	r2, #0
 8016b34:	601a      	str	r2, [r3, #0]
 8016b36:	e00e      	b.n	8016b56 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8016b38:	7bbb      	ldrb	r3, [r7, #14]
 8016b3a:	4619      	mov	r1, r3
 8016b3c:	6878      	ldr	r0, [r7, #4]
 8016b3e:	f004 f875 	bl	801ac2c <USBD_LL_IsStallEP>
 8016b42:	4603      	mov	r3, r0
 8016b44:	2b00      	cmp	r3, #0
 8016b46:	d003      	beq.n	8016b50 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8016b48:	68bb      	ldr	r3, [r7, #8]
 8016b4a:	2201      	movs	r2, #1
 8016b4c:	601a      	str	r2, [r3, #0]
 8016b4e:	e002      	b.n	8016b56 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8016b50:	68bb      	ldr	r3, [r7, #8]
 8016b52:	2200      	movs	r2, #0
 8016b54:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8016b56:	68bb      	ldr	r3, [r7, #8]
 8016b58:	2202      	movs	r2, #2
 8016b5a:	4619      	mov	r1, r3
 8016b5c:	6878      	ldr	r0, [r7, #4]
 8016b5e:	f000 fbd1 	bl	8017304 <USBD_CtlSendData>
              break;
 8016b62:	e004      	b.n	8016b6e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8016b64:	6839      	ldr	r1, [r7, #0]
 8016b66:	6878      	ldr	r0, [r7, #4]
 8016b68:	f000 fb5b 	bl	8017222 <USBD_CtlError>
              break;
 8016b6c:	bf00      	nop
          }
          break;
 8016b6e:	e004      	b.n	8016b7a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8016b70:	6839      	ldr	r1, [r7, #0]
 8016b72:	6878      	ldr	r0, [r7, #4]
 8016b74:	f000 fb55 	bl	8017222 <USBD_CtlError>
          break;
 8016b78:	bf00      	nop
      }
      break;
 8016b7a:	e005      	b.n	8016b88 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8016b7c:	6839      	ldr	r1, [r7, #0]
 8016b7e:	6878      	ldr	r0, [r7, #4]
 8016b80:	f000 fb4f 	bl	8017222 <USBD_CtlError>
      break;
 8016b84:	e000      	b.n	8016b88 <USBD_StdEPReq+0x330>
      break;
 8016b86:	bf00      	nop
  }

  return ret;
 8016b88:	7bfb      	ldrb	r3, [r7, #15]
}
 8016b8a:	4618      	mov	r0, r3
 8016b8c:	3710      	adds	r7, #16
 8016b8e:	46bd      	mov	sp, r7
 8016b90:	bd80      	pop	{r7, pc}
	...

08016b94 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016b94:	b580      	push	{r7, lr}
 8016b96:	b084      	sub	sp, #16
 8016b98:	af00      	add	r7, sp, #0
 8016b9a:	6078      	str	r0, [r7, #4]
 8016b9c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8016b9e:	2300      	movs	r3, #0
 8016ba0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8016ba2:	2300      	movs	r3, #0
 8016ba4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8016ba6:	2300      	movs	r3, #0
 8016ba8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8016baa:	683b      	ldr	r3, [r7, #0]
 8016bac:	885b      	ldrh	r3, [r3, #2]
 8016bae:	0a1b      	lsrs	r3, r3, #8
 8016bb0:	b29b      	uxth	r3, r3
 8016bb2:	3b01      	subs	r3, #1
 8016bb4:	2b06      	cmp	r3, #6
 8016bb6:	f200 8128 	bhi.w	8016e0a <USBD_GetDescriptor+0x276>
 8016bba:	a201      	add	r2, pc, #4	; (adr r2, 8016bc0 <USBD_GetDescriptor+0x2c>)
 8016bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016bc0:	08016bdd 	.word	0x08016bdd
 8016bc4:	08016bf5 	.word	0x08016bf5
 8016bc8:	08016c35 	.word	0x08016c35
 8016bcc:	08016e0b 	.word	0x08016e0b
 8016bd0:	08016e0b 	.word	0x08016e0b
 8016bd4:	08016dab 	.word	0x08016dab
 8016bd8:	08016dd7 	.word	0x08016dd7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8016bdc:	687b      	ldr	r3, [r7, #4]
 8016bde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016be2:	681b      	ldr	r3, [r3, #0]
 8016be4:	687a      	ldr	r2, [r7, #4]
 8016be6:	7c12      	ldrb	r2, [r2, #16]
 8016be8:	f107 0108 	add.w	r1, r7, #8
 8016bec:	4610      	mov	r0, r2
 8016bee:	4798      	blx	r3
 8016bf0:	60f8      	str	r0, [r7, #12]
      break;
 8016bf2:	e112      	b.n	8016e1a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016bf4:	687b      	ldr	r3, [r7, #4]
 8016bf6:	7c1b      	ldrb	r3, [r3, #16]
 8016bf8:	2b00      	cmp	r3, #0
 8016bfa:	d10d      	bne.n	8016c18 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8016bfc:	687b      	ldr	r3, [r7, #4]
 8016bfe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016c04:	f107 0208 	add.w	r2, r7, #8
 8016c08:	4610      	mov	r0, r2
 8016c0a:	4798      	blx	r3
 8016c0c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8016c0e:	68fb      	ldr	r3, [r7, #12]
 8016c10:	3301      	adds	r3, #1
 8016c12:	2202      	movs	r2, #2
 8016c14:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8016c16:	e100      	b.n	8016e1a <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8016c18:	687b      	ldr	r3, [r7, #4]
 8016c1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016c20:	f107 0208 	add.w	r2, r7, #8
 8016c24:	4610      	mov	r0, r2
 8016c26:	4798      	blx	r3
 8016c28:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8016c2a:	68fb      	ldr	r3, [r7, #12]
 8016c2c:	3301      	adds	r3, #1
 8016c2e:	2202      	movs	r2, #2
 8016c30:	701a      	strb	r2, [r3, #0]
      break;
 8016c32:	e0f2      	b.n	8016e1a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8016c34:	683b      	ldr	r3, [r7, #0]
 8016c36:	885b      	ldrh	r3, [r3, #2]
 8016c38:	b2db      	uxtb	r3, r3
 8016c3a:	2b05      	cmp	r3, #5
 8016c3c:	f200 80ac 	bhi.w	8016d98 <USBD_GetDescriptor+0x204>
 8016c40:	a201      	add	r2, pc, #4	; (adr r2, 8016c48 <USBD_GetDescriptor+0xb4>)
 8016c42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016c46:	bf00      	nop
 8016c48:	08016c61 	.word	0x08016c61
 8016c4c:	08016c95 	.word	0x08016c95
 8016c50:	08016cc9 	.word	0x08016cc9
 8016c54:	08016cfd 	.word	0x08016cfd
 8016c58:	08016d31 	.word	0x08016d31
 8016c5c:	08016d65 	.word	0x08016d65
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8016c60:	687b      	ldr	r3, [r7, #4]
 8016c62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016c66:	685b      	ldr	r3, [r3, #4]
 8016c68:	2b00      	cmp	r3, #0
 8016c6a:	d00b      	beq.n	8016c84 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8016c6c:	687b      	ldr	r3, [r7, #4]
 8016c6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016c72:	685b      	ldr	r3, [r3, #4]
 8016c74:	687a      	ldr	r2, [r7, #4]
 8016c76:	7c12      	ldrb	r2, [r2, #16]
 8016c78:	f107 0108 	add.w	r1, r7, #8
 8016c7c:	4610      	mov	r0, r2
 8016c7e:	4798      	blx	r3
 8016c80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016c82:	e091      	b.n	8016da8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8016c84:	6839      	ldr	r1, [r7, #0]
 8016c86:	6878      	ldr	r0, [r7, #4]
 8016c88:	f000 facb 	bl	8017222 <USBD_CtlError>
            err++;
 8016c8c:	7afb      	ldrb	r3, [r7, #11]
 8016c8e:	3301      	adds	r3, #1
 8016c90:	72fb      	strb	r3, [r7, #11]
          break;
 8016c92:	e089      	b.n	8016da8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8016c94:	687b      	ldr	r3, [r7, #4]
 8016c96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016c9a:	689b      	ldr	r3, [r3, #8]
 8016c9c:	2b00      	cmp	r3, #0
 8016c9e:	d00b      	beq.n	8016cb8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8016ca0:	687b      	ldr	r3, [r7, #4]
 8016ca2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016ca6:	689b      	ldr	r3, [r3, #8]
 8016ca8:	687a      	ldr	r2, [r7, #4]
 8016caa:	7c12      	ldrb	r2, [r2, #16]
 8016cac:	f107 0108 	add.w	r1, r7, #8
 8016cb0:	4610      	mov	r0, r2
 8016cb2:	4798      	blx	r3
 8016cb4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016cb6:	e077      	b.n	8016da8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8016cb8:	6839      	ldr	r1, [r7, #0]
 8016cba:	6878      	ldr	r0, [r7, #4]
 8016cbc:	f000 fab1 	bl	8017222 <USBD_CtlError>
            err++;
 8016cc0:	7afb      	ldrb	r3, [r7, #11]
 8016cc2:	3301      	adds	r3, #1
 8016cc4:	72fb      	strb	r3, [r7, #11]
          break;
 8016cc6:	e06f      	b.n	8016da8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8016cc8:	687b      	ldr	r3, [r7, #4]
 8016cca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016cce:	68db      	ldr	r3, [r3, #12]
 8016cd0:	2b00      	cmp	r3, #0
 8016cd2:	d00b      	beq.n	8016cec <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8016cd4:	687b      	ldr	r3, [r7, #4]
 8016cd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016cda:	68db      	ldr	r3, [r3, #12]
 8016cdc:	687a      	ldr	r2, [r7, #4]
 8016cde:	7c12      	ldrb	r2, [r2, #16]
 8016ce0:	f107 0108 	add.w	r1, r7, #8
 8016ce4:	4610      	mov	r0, r2
 8016ce6:	4798      	blx	r3
 8016ce8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016cea:	e05d      	b.n	8016da8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8016cec:	6839      	ldr	r1, [r7, #0]
 8016cee:	6878      	ldr	r0, [r7, #4]
 8016cf0:	f000 fa97 	bl	8017222 <USBD_CtlError>
            err++;
 8016cf4:	7afb      	ldrb	r3, [r7, #11]
 8016cf6:	3301      	adds	r3, #1
 8016cf8:	72fb      	strb	r3, [r7, #11]
          break;
 8016cfa:	e055      	b.n	8016da8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8016cfc:	687b      	ldr	r3, [r7, #4]
 8016cfe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016d02:	691b      	ldr	r3, [r3, #16]
 8016d04:	2b00      	cmp	r3, #0
 8016d06:	d00b      	beq.n	8016d20 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8016d08:	687b      	ldr	r3, [r7, #4]
 8016d0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016d0e:	691b      	ldr	r3, [r3, #16]
 8016d10:	687a      	ldr	r2, [r7, #4]
 8016d12:	7c12      	ldrb	r2, [r2, #16]
 8016d14:	f107 0108 	add.w	r1, r7, #8
 8016d18:	4610      	mov	r0, r2
 8016d1a:	4798      	blx	r3
 8016d1c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016d1e:	e043      	b.n	8016da8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8016d20:	6839      	ldr	r1, [r7, #0]
 8016d22:	6878      	ldr	r0, [r7, #4]
 8016d24:	f000 fa7d 	bl	8017222 <USBD_CtlError>
            err++;
 8016d28:	7afb      	ldrb	r3, [r7, #11]
 8016d2a:	3301      	adds	r3, #1
 8016d2c:	72fb      	strb	r3, [r7, #11]
          break;
 8016d2e:	e03b      	b.n	8016da8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8016d30:	687b      	ldr	r3, [r7, #4]
 8016d32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016d36:	695b      	ldr	r3, [r3, #20]
 8016d38:	2b00      	cmp	r3, #0
 8016d3a:	d00b      	beq.n	8016d54 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8016d3c:	687b      	ldr	r3, [r7, #4]
 8016d3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016d42:	695b      	ldr	r3, [r3, #20]
 8016d44:	687a      	ldr	r2, [r7, #4]
 8016d46:	7c12      	ldrb	r2, [r2, #16]
 8016d48:	f107 0108 	add.w	r1, r7, #8
 8016d4c:	4610      	mov	r0, r2
 8016d4e:	4798      	blx	r3
 8016d50:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016d52:	e029      	b.n	8016da8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8016d54:	6839      	ldr	r1, [r7, #0]
 8016d56:	6878      	ldr	r0, [r7, #4]
 8016d58:	f000 fa63 	bl	8017222 <USBD_CtlError>
            err++;
 8016d5c:	7afb      	ldrb	r3, [r7, #11]
 8016d5e:	3301      	adds	r3, #1
 8016d60:	72fb      	strb	r3, [r7, #11]
          break;
 8016d62:	e021      	b.n	8016da8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8016d64:	687b      	ldr	r3, [r7, #4]
 8016d66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016d6a:	699b      	ldr	r3, [r3, #24]
 8016d6c:	2b00      	cmp	r3, #0
 8016d6e:	d00b      	beq.n	8016d88 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8016d70:	687b      	ldr	r3, [r7, #4]
 8016d72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8016d76:	699b      	ldr	r3, [r3, #24]
 8016d78:	687a      	ldr	r2, [r7, #4]
 8016d7a:	7c12      	ldrb	r2, [r2, #16]
 8016d7c:	f107 0108 	add.w	r1, r7, #8
 8016d80:	4610      	mov	r0, r2
 8016d82:	4798      	blx	r3
 8016d84:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016d86:	e00f      	b.n	8016da8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8016d88:	6839      	ldr	r1, [r7, #0]
 8016d8a:	6878      	ldr	r0, [r7, #4]
 8016d8c:	f000 fa49 	bl	8017222 <USBD_CtlError>
            err++;
 8016d90:	7afb      	ldrb	r3, [r7, #11]
 8016d92:	3301      	adds	r3, #1
 8016d94:	72fb      	strb	r3, [r7, #11]
          break;
 8016d96:	e007      	b.n	8016da8 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8016d98:	6839      	ldr	r1, [r7, #0]
 8016d9a:	6878      	ldr	r0, [r7, #4]
 8016d9c:	f000 fa41 	bl	8017222 <USBD_CtlError>
          err++;
 8016da0:	7afb      	ldrb	r3, [r7, #11]
 8016da2:	3301      	adds	r3, #1
 8016da4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8016da6:	bf00      	nop
      }
      break;
 8016da8:	e037      	b.n	8016e1a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016daa:	687b      	ldr	r3, [r7, #4]
 8016dac:	7c1b      	ldrb	r3, [r3, #16]
 8016dae:	2b00      	cmp	r3, #0
 8016db0:	d109      	bne.n	8016dc6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8016db2:	687b      	ldr	r3, [r7, #4]
 8016db4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016db8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016dba:	f107 0208 	add.w	r2, r7, #8
 8016dbe:	4610      	mov	r0, r2
 8016dc0:	4798      	blx	r3
 8016dc2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8016dc4:	e029      	b.n	8016e1a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8016dc6:	6839      	ldr	r1, [r7, #0]
 8016dc8:	6878      	ldr	r0, [r7, #4]
 8016dca:	f000 fa2a 	bl	8017222 <USBD_CtlError>
        err++;
 8016dce:	7afb      	ldrb	r3, [r7, #11]
 8016dd0:	3301      	adds	r3, #1
 8016dd2:	72fb      	strb	r3, [r7, #11]
      break;
 8016dd4:	e021      	b.n	8016e1a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016dd6:	687b      	ldr	r3, [r7, #4]
 8016dd8:	7c1b      	ldrb	r3, [r3, #16]
 8016dda:	2b00      	cmp	r3, #0
 8016ddc:	d10d      	bne.n	8016dfa <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8016dde:	687b      	ldr	r3, [r7, #4]
 8016de0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8016de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016de6:	f107 0208 	add.w	r2, r7, #8
 8016dea:	4610      	mov	r0, r2
 8016dec:	4798      	blx	r3
 8016dee:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8016df0:	68fb      	ldr	r3, [r7, #12]
 8016df2:	3301      	adds	r3, #1
 8016df4:	2207      	movs	r2, #7
 8016df6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8016df8:	e00f      	b.n	8016e1a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8016dfa:	6839      	ldr	r1, [r7, #0]
 8016dfc:	6878      	ldr	r0, [r7, #4]
 8016dfe:	f000 fa10 	bl	8017222 <USBD_CtlError>
        err++;
 8016e02:	7afb      	ldrb	r3, [r7, #11]
 8016e04:	3301      	adds	r3, #1
 8016e06:	72fb      	strb	r3, [r7, #11]
      break;
 8016e08:	e007      	b.n	8016e1a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8016e0a:	6839      	ldr	r1, [r7, #0]
 8016e0c:	6878      	ldr	r0, [r7, #4]
 8016e0e:	f000 fa08 	bl	8017222 <USBD_CtlError>
      err++;
 8016e12:	7afb      	ldrb	r3, [r7, #11]
 8016e14:	3301      	adds	r3, #1
 8016e16:	72fb      	strb	r3, [r7, #11]
      break;
 8016e18:	bf00      	nop
  }

  if (err != 0U)
 8016e1a:	7afb      	ldrb	r3, [r7, #11]
 8016e1c:	2b00      	cmp	r3, #0
 8016e1e:	d11e      	bne.n	8016e5e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8016e20:	683b      	ldr	r3, [r7, #0]
 8016e22:	88db      	ldrh	r3, [r3, #6]
 8016e24:	2b00      	cmp	r3, #0
 8016e26:	d016      	beq.n	8016e56 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8016e28:	893b      	ldrh	r3, [r7, #8]
 8016e2a:	2b00      	cmp	r3, #0
 8016e2c:	d00e      	beq.n	8016e4c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8016e2e:	683b      	ldr	r3, [r7, #0]
 8016e30:	88da      	ldrh	r2, [r3, #6]
 8016e32:	893b      	ldrh	r3, [r7, #8]
 8016e34:	4293      	cmp	r3, r2
 8016e36:	bf28      	it	cs
 8016e38:	4613      	movcs	r3, r2
 8016e3a:	b29b      	uxth	r3, r3
 8016e3c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8016e3e:	893b      	ldrh	r3, [r7, #8]
 8016e40:	461a      	mov	r2, r3
 8016e42:	68f9      	ldr	r1, [r7, #12]
 8016e44:	6878      	ldr	r0, [r7, #4]
 8016e46:	f000 fa5d 	bl	8017304 <USBD_CtlSendData>
 8016e4a:	e009      	b.n	8016e60 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8016e4c:	6839      	ldr	r1, [r7, #0]
 8016e4e:	6878      	ldr	r0, [r7, #4]
 8016e50:	f000 f9e7 	bl	8017222 <USBD_CtlError>
 8016e54:	e004      	b.n	8016e60 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8016e56:	6878      	ldr	r0, [r7, #4]
 8016e58:	f000 faae 	bl	80173b8 <USBD_CtlSendStatus>
 8016e5c:	e000      	b.n	8016e60 <USBD_GetDescriptor+0x2cc>
    return;
 8016e5e:	bf00      	nop
  }
}
 8016e60:	3710      	adds	r7, #16
 8016e62:	46bd      	mov	sp, r7
 8016e64:	bd80      	pop	{r7, pc}
 8016e66:	bf00      	nop

08016e68 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016e68:	b580      	push	{r7, lr}
 8016e6a:	b084      	sub	sp, #16
 8016e6c:	af00      	add	r7, sp, #0
 8016e6e:	6078      	str	r0, [r7, #4]
 8016e70:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8016e72:	683b      	ldr	r3, [r7, #0]
 8016e74:	889b      	ldrh	r3, [r3, #4]
 8016e76:	2b00      	cmp	r3, #0
 8016e78:	d131      	bne.n	8016ede <USBD_SetAddress+0x76>
 8016e7a:	683b      	ldr	r3, [r7, #0]
 8016e7c:	88db      	ldrh	r3, [r3, #6]
 8016e7e:	2b00      	cmp	r3, #0
 8016e80:	d12d      	bne.n	8016ede <USBD_SetAddress+0x76>
 8016e82:	683b      	ldr	r3, [r7, #0]
 8016e84:	885b      	ldrh	r3, [r3, #2]
 8016e86:	2b7f      	cmp	r3, #127	; 0x7f
 8016e88:	d829      	bhi.n	8016ede <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8016e8a:	683b      	ldr	r3, [r7, #0]
 8016e8c:	885b      	ldrh	r3, [r3, #2]
 8016e8e:	b2db      	uxtb	r3, r3
 8016e90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8016e94:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016e96:	687b      	ldr	r3, [r7, #4]
 8016e98:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016e9c:	b2db      	uxtb	r3, r3
 8016e9e:	2b03      	cmp	r3, #3
 8016ea0:	d104      	bne.n	8016eac <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8016ea2:	6839      	ldr	r1, [r7, #0]
 8016ea4:	6878      	ldr	r0, [r7, #4]
 8016ea6:	f000 f9bc 	bl	8017222 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016eaa:	e01d      	b.n	8016ee8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8016eac:	687b      	ldr	r3, [r7, #4]
 8016eae:	7bfa      	ldrb	r2, [r7, #15]
 8016eb0:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8016eb4:	7bfb      	ldrb	r3, [r7, #15]
 8016eb6:	4619      	mov	r1, r3
 8016eb8:	6878      	ldr	r0, [r7, #4]
 8016eba:	f003 fee3 	bl	801ac84 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8016ebe:	6878      	ldr	r0, [r7, #4]
 8016ec0:	f000 fa7a 	bl	80173b8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8016ec4:	7bfb      	ldrb	r3, [r7, #15]
 8016ec6:	2b00      	cmp	r3, #0
 8016ec8:	d004      	beq.n	8016ed4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8016eca:	687b      	ldr	r3, [r7, #4]
 8016ecc:	2202      	movs	r2, #2
 8016ece:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016ed2:	e009      	b.n	8016ee8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8016ed4:	687b      	ldr	r3, [r7, #4]
 8016ed6:	2201      	movs	r2, #1
 8016ed8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016edc:	e004      	b.n	8016ee8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8016ede:	6839      	ldr	r1, [r7, #0]
 8016ee0:	6878      	ldr	r0, [r7, #4]
 8016ee2:	f000 f99e 	bl	8017222 <USBD_CtlError>
  }
}
 8016ee6:	bf00      	nop
 8016ee8:	bf00      	nop
 8016eea:	3710      	adds	r7, #16
 8016eec:	46bd      	mov	sp, r7
 8016eee:	bd80      	pop	{r7, pc}

08016ef0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016ef0:	b580      	push	{r7, lr}
 8016ef2:	b084      	sub	sp, #16
 8016ef4:	af00      	add	r7, sp, #0
 8016ef6:	6078      	str	r0, [r7, #4]
 8016ef8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8016efa:	2300      	movs	r3, #0
 8016efc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8016efe:	683b      	ldr	r3, [r7, #0]
 8016f00:	885b      	ldrh	r3, [r3, #2]
 8016f02:	b2da      	uxtb	r2, r3
 8016f04:	4b4e      	ldr	r3, [pc, #312]	; (8017040 <USBD_SetConfig+0x150>)
 8016f06:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8016f08:	4b4d      	ldr	r3, [pc, #308]	; (8017040 <USBD_SetConfig+0x150>)
 8016f0a:	781b      	ldrb	r3, [r3, #0]
 8016f0c:	2b01      	cmp	r3, #1
 8016f0e:	d905      	bls.n	8016f1c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8016f10:	6839      	ldr	r1, [r7, #0]
 8016f12:	6878      	ldr	r0, [r7, #4]
 8016f14:	f000 f985 	bl	8017222 <USBD_CtlError>
    return USBD_FAIL;
 8016f18:	2303      	movs	r3, #3
 8016f1a:	e08c      	b.n	8017036 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8016f1c:	687b      	ldr	r3, [r7, #4]
 8016f1e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016f22:	b2db      	uxtb	r3, r3
 8016f24:	2b02      	cmp	r3, #2
 8016f26:	d002      	beq.n	8016f2e <USBD_SetConfig+0x3e>
 8016f28:	2b03      	cmp	r3, #3
 8016f2a:	d029      	beq.n	8016f80 <USBD_SetConfig+0x90>
 8016f2c:	e075      	b.n	801701a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8016f2e:	4b44      	ldr	r3, [pc, #272]	; (8017040 <USBD_SetConfig+0x150>)
 8016f30:	781b      	ldrb	r3, [r3, #0]
 8016f32:	2b00      	cmp	r3, #0
 8016f34:	d020      	beq.n	8016f78 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8016f36:	4b42      	ldr	r3, [pc, #264]	; (8017040 <USBD_SetConfig+0x150>)
 8016f38:	781b      	ldrb	r3, [r3, #0]
 8016f3a:	461a      	mov	r2, r3
 8016f3c:	687b      	ldr	r3, [r7, #4]
 8016f3e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8016f40:	4b3f      	ldr	r3, [pc, #252]	; (8017040 <USBD_SetConfig+0x150>)
 8016f42:	781b      	ldrb	r3, [r3, #0]
 8016f44:	4619      	mov	r1, r3
 8016f46:	6878      	ldr	r0, [r7, #4]
 8016f48:	f7fe ffe1 	bl	8015f0e <USBD_SetClassConfig>
 8016f4c:	4603      	mov	r3, r0
 8016f4e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8016f50:	7bfb      	ldrb	r3, [r7, #15]
 8016f52:	2b00      	cmp	r3, #0
 8016f54:	d008      	beq.n	8016f68 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8016f56:	6839      	ldr	r1, [r7, #0]
 8016f58:	6878      	ldr	r0, [r7, #4]
 8016f5a:	f000 f962 	bl	8017222 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8016f5e:	687b      	ldr	r3, [r7, #4]
 8016f60:	2202      	movs	r2, #2
 8016f62:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8016f66:	e065      	b.n	8017034 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8016f68:	6878      	ldr	r0, [r7, #4]
 8016f6a:	f000 fa25 	bl	80173b8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8016f6e:	687b      	ldr	r3, [r7, #4]
 8016f70:	2203      	movs	r2, #3
 8016f72:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8016f76:	e05d      	b.n	8017034 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8016f78:	6878      	ldr	r0, [r7, #4]
 8016f7a:	f000 fa1d 	bl	80173b8 <USBD_CtlSendStatus>
      break;
 8016f7e:	e059      	b.n	8017034 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8016f80:	4b2f      	ldr	r3, [pc, #188]	; (8017040 <USBD_SetConfig+0x150>)
 8016f82:	781b      	ldrb	r3, [r3, #0]
 8016f84:	2b00      	cmp	r3, #0
 8016f86:	d112      	bne.n	8016fae <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8016f88:	687b      	ldr	r3, [r7, #4]
 8016f8a:	2202      	movs	r2, #2
 8016f8c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8016f90:	4b2b      	ldr	r3, [pc, #172]	; (8017040 <USBD_SetConfig+0x150>)
 8016f92:	781b      	ldrb	r3, [r3, #0]
 8016f94:	461a      	mov	r2, r3
 8016f96:	687b      	ldr	r3, [r7, #4]
 8016f98:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8016f9a:	4b29      	ldr	r3, [pc, #164]	; (8017040 <USBD_SetConfig+0x150>)
 8016f9c:	781b      	ldrb	r3, [r3, #0]
 8016f9e:	4619      	mov	r1, r3
 8016fa0:	6878      	ldr	r0, [r7, #4]
 8016fa2:	f7fe ffd0 	bl	8015f46 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8016fa6:	6878      	ldr	r0, [r7, #4]
 8016fa8:	f000 fa06 	bl	80173b8 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8016fac:	e042      	b.n	8017034 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8016fae:	4b24      	ldr	r3, [pc, #144]	; (8017040 <USBD_SetConfig+0x150>)
 8016fb0:	781b      	ldrb	r3, [r3, #0]
 8016fb2:	461a      	mov	r2, r3
 8016fb4:	687b      	ldr	r3, [r7, #4]
 8016fb6:	685b      	ldr	r3, [r3, #4]
 8016fb8:	429a      	cmp	r2, r3
 8016fba:	d02a      	beq.n	8017012 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8016fbc:	687b      	ldr	r3, [r7, #4]
 8016fbe:	685b      	ldr	r3, [r3, #4]
 8016fc0:	b2db      	uxtb	r3, r3
 8016fc2:	4619      	mov	r1, r3
 8016fc4:	6878      	ldr	r0, [r7, #4]
 8016fc6:	f7fe ffbe 	bl	8015f46 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8016fca:	4b1d      	ldr	r3, [pc, #116]	; (8017040 <USBD_SetConfig+0x150>)
 8016fcc:	781b      	ldrb	r3, [r3, #0]
 8016fce:	461a      	mov	r2, r3
 8016fd0:	687b      	ldr	r3, [r7, #4]
 8016fd2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8016fd4:	4b1a      	ldr	r3, [pc, #104]	; (8017040 <USBD_SetConfig+0x150>)
 8016fd6:	781b      	ldrb	r3, [r3, #0]
 8016fd8:	4619      	mov	r1, r3
 8016fda:	6878      	ldr	r0, [r7, #4]
 8016fdc:	f7fe ff97 	bl	8015f0e <USBD_SetClassConfig>
 8016fe0:	4603      	mov	r3, r0
 8016fe2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8016fe4:	7bfb      	ldrb	r3, [r7, #15]
 8016fe6:	2b00      	cmp	r3, #0
 8016fe8:	d00f      	beq.n	801700a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8016fea:	6839      	ldr	r1, [r7, #0]
 8016fec:	6878      	ldr	r0, [r7, #4]
 8016fee:	f000 f918 	bl	8017222 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8016ff2:	687b      	ldr	r3, [r7, #4]
 8016ff4:	685b      	ldr	r3, [r3, #4]
 8016ff6:	b2db      	uxtb	r3, r3
 8016ff8:	4619      	mov	r1, r3
 8016ffa:	6878      	ldr	r0, [r7, #4]
 8016ffc:	f7fe ffa3 	bl	8015f46 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8017000:	687b      	ldr	r3, [r7, #4]
 8017002:	2202      	movs	r2, #2
 8017004:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8017008:	e014      	b.n	8017034 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801700a:	6878      	ldr	r0, [r7, #4]
 801700c:	f000 f9d4 	bl	80173b8 <USBD_CtlSendStatus>
      break;
 8017010:	e010      	b.n	8017034 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8017012:	6878      	ldr	r0, [r7, #4]
 8017014:	f000 f9d0 	bl	80173b8 <USBD_CtlSendStatus>
      break;
 8017018:	e00c      	b.n	8017034 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 801701a:	6839      	ldr	r1, [r7, #0]
 801701c:	6878      	ldr	r0, [r7, #4]
 801701e:	f000 f900 	bl	8017222 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8017022:	4b07      	ldr	r3, [pc, #28]	; (8017040 <USBD_SetConfig+0x150>)
 8017024:	781b      	ldrb	r3, [r3, #0]
 8017026:	4619      	mov	r1, r3
 8017028:	6878      	ldr	r0, [r7, #4]
 801702a:	f7fe ff8c 	bl	8015f46 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801702e:	2303      	movs	r3, #3
 8017030:	73fb      	strb	r3, [r7, #15]
      break;
 8017032:	bf00      	nop
  }

  return ret;
 8017034:	7bfb      	ldrb	r3, [r7, #15]
}
 8017036:	4618      	mov	r0, r3
 8017038:	3710      	adds	r7, #16
 801703a:	46bd      	mov	sp, r7
 801703c:	bd80      	pop	{r7, pc}
 801703e:	bf00      	nop
 8017040:	240016a4 	.word	0x240016a4

08017044 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017044:	b580      	push	{r7, lr}
 8017046:	b082      	sub	sp, #8
 8017048:	af00      	add	r7, sp, #0
 801704a:	6078      	str	r0, [r7, #4]
 801704c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801704e:	683b      	ldr	r3, [r7, #0]
 8017050:	88db      	ldrh	r3, [r3, #6]
 8017052:	2b01      	cmp	r3, #1
 8017054:	d004      	beq.n	8017060 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8017056:	6839      	ldr	r1, [r7, #0]
 8017058:	6878      	ldr	r0, [r7, #4]
 801705a:	f000 f8e2 	bl	8017222 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801705e:	e023      	b.n	80170a8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8017060:	687b      	ldr	r3, [r7, #4]
 8017062:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8017066:	b2db      	uxtb	r3, r3
 8017068:	2b02      	cmp	r3, #2
 801706a:	dc02      	bgt.n	8017072 <USBD_GetConfig+0x2e>
 801706c:	2b00      	cmp	r3, #0
 801706e:	dc03      	bgt.n	8017078 <USBD_GetConfig+0x34>
 8017070:	e015      	b.n	801709e <USBD_GetConfig+0x5a>
 8017072:	2b03      	cmp	r3, #3
 8017074:	d00b      	beq.n	801708e <USBD_GetConfig+0x4a>
 8017076:	e012      	b.n	801709e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8017078:	687b      	ldr	r3, [r7, #4]
 801707a:	2200      	movs	r2, #0
 801707c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801707e:	687b      	ldr	r3, [r7, #4]
 8017080:	3308      	adds	r3, #8
 8017082:	2201      	movs	r2, #1
 8017084:	4619      	mov	r1, r3
 8017086:	6878      	ldr	r0, [r7, #4]
 8017088:	f000 f93c 	bl	8017304 <USBD_CtlSendData>
        break;
 801708c:	e00c      	b.n	80170a8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801708e:	687b      	ldr	r3, [r7, #4]
 8017090:	3304      	adds	r3, #4
 8017092:	2201      	movs	r2, #1
 8017094:	4619      	mov	r1, r3
 8017096:	6878      	ldr	r0, [r7, #4]
 8017098:	f000 f934 	bl	8017304 <USBD_CtlSendData>
        break;
 801709c:	e004      	b.n	80170a8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 801709e:	6839      	ldr	r1, [r7, #0]
 80170a0:	6878      	ldr	r0, [r7, #4]
 80170a2:	f000 f8be 	bl	8017222 <USBD_CtlError>
        break;
 80170a6:	bf00      	nop
}
 80170a8:	bf00      	nop
 80170aa:	3708      	adds	r7, #8
 80170ac:	46bd      	mov	sp, r7
 80170ae:	bd80      	pop	{r7, pc}

080170b0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80170b0:	b580      	push	{r7, lr}
 80170b2:	b082      	sub	sp, #8
 80170b4:	af00      	add	r7, sp, #0
 80170b6:	6078      	str	r0, [r7, #4]
 80170b8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80170ba:	687b      	ldr	r3, [r7, #4]
 80170bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80170c0:	b2db      	uxtb	r3, r3
 80170c2:	3b01      	subs	r3, #1
 80170c4:	2b02      	cmp	r3, #2
 80170c6:	d81e      	bhi.n	8017106 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80170c8:	683b      	ldr	r3, [r7, #0]
 80170ca:	88db      	ldrh	r3, [r3, #6]
 80170cc:	2b02      	cmp	r3, #2
 80170ce:	d004      	beq.n	80170da <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80170d0:	6839      	ldr	r1, [r7, #0]
 80170d2:	6878      	ldr	r0, [r7, #4]
 80170d4:	f000 f8a5 	bl	8017222 <USBD_CtlError>
        break;
 80170d8:	e01a      	b.n	8017110 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80170da:	687b      	ldr	r3, [r7, #4]
 80170dc:	2201      	movs	r2, #1
 80170de:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80170e0:	687b      	ldr	r3, [r7, #4]
 80170e2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80170e6:	2b00      	cmp	r3, #0
 80170e8:	d005      	beq.n	80170f6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80170ea:	687b      	ldr	r3, [r7, #4]
 80170ec:	68db      	ldr	r3, [r3, #12]
 80170ee:	f043 0202 	orr.w	r2, r3, #2
 80170f2:	687b      	ldr	r3, [r7, #4]
 80170f4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80170f6:	687b      	ldr	r3, [r7, #4]
 80170f8:	330c      	adds	r3, #12
 80170fa:	2202      	movs	r2, #2
 80170fc:	4619      	mov	r1, r3
 80170fe:	6878      	ldr	r0, [r7, #4]
 8017100:	f000 f900 	bl	8017304 <USBD_CtlSendData>
      break;
 8017104:	e004      	b.n	8017110 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8017106:	6839      	ldr	r1, [r7, #0]
 8017108:	6878      	ldr	r0, [r7, #4]
 801710a:	f000 f88a 	bl	8017222 <USBD_CtlError>
      break;
 801710e:	bf00      	nop
  }
}
 8017110:	bf00      	nop
 8017112:	3708      	adds	r7, #8
 8017114:	46bd      	mov	sp, r7
 8017116:	bd80      	pop	{r7, pc}

08017118 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017118:	b580      	push	{r7, lr}
 801711a:	b082      	sub	sp, #8
 801711c:	af00      	add	r7, sp, #0
 801711e:	6078      	str	r0, [r7, #4]
 8017120:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8017122:	683b      	ldr	r3, [r7, #0]
 8017124:	885b      	ldrh	r3, [r3, #2]
 8017126:	2b01      	cmp	r3, #1
 8017128:	d107      	bne.n	801713a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 801712a:	687b      	ldr	r3, [r7, #4]
 801712c:	2201      	movs	r2, #1
 801712e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8017132:	6878      	ldr	r0, [r7, #4]
 8017134:	f000 f940 	bl	80173b8 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8017138:	e013      	b.n	8017162 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 801713a:	683b      	ldr	r3, [r7, #0]
 801713c:	885b      	ldrh	r3, [r3, #2]
 801713e:	2b02      	cmp	r3, #2
 8017140:	d10b      	bne.n	801715a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8017142:	683b      	ldr	r3, [r7, #0]
 8017144:	889b      	ldrh	r3, [r3, #4]
 8017146:	0a1b      	lsrs	r3, r3, #8
 8017148:	b29b      	uxth	r3, r3
 801714a:	b2da      	uxtb	r2, r3
 801714c:	687b      	ldr	r3, [r7, #4]
 801714e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8017152:	6878      	ldr	r0, [r7, #4]
 8017154:	f000 f930 	bl	80173b8 <USBD_CtlSendStatus>
}
 8017158:	e003      	b.n	8017162 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 801715a:	6839      	ldr	r1, [r7, #0]
 801715c:	6878      	ldr	r0, [r7, #4]
 801715e:	f000 f860 	bl	8017222 <USBD_CtlError>
}
 8017162:	bf00      	nop
 8017164:	3708      	adds	r7, #8
 8017166:	46bd      	mov	sp, r7
 8017168:	bd80      	pop	{r7, pc}

0801716a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801716a:	b580      	push	{r7, lr}
 801716c:	b082      	sub	sp, #8
 801716e:	af00      	add	r7, sp, #0
 8017170:	6078      	str	r0, [r7, #4]
 8017172:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8017174:	687b      	ldr	r3, [r7, #4]
 8017176:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801717a:	b2db      	uxtb	r3, r3
 801717c:	3b01      	subs	r3, #1
 801717e:	2b02      	cmp	r3, #2
 8017180:	d80b      	bhi.n	801719a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8017182:	683b      	ldr	r3, [r7, #0]
 8017184:	885b      	ldrh	r3, [r3, #2]
 8017186:	2b01      	cmp	r3, #1
 8017188:	d10c      	bne.n	80171a4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 801718a:	687b      	ldr	r3, [r7, #4]
 801718c:	2200      	movs	r2, #0
 801718e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8017192:	6878      	ldr	r0, [r7, #4]
 8017194:	f000 f910 	bl	80173b8 <USBD_CtlSendStatus>
      }
      break;
 8017198:	e004      	b.n	80171a4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 801719a:	6839      	ldr	r1, [r7, #0]
 801719c:	6878      	ldr	r0, [r7, #4]
 801719e:	f000 f840 	bl	8017222 <USBD_CtlError>
      break;
 80171a2:	e000      	b.n	80171a6 <USBD_ClrFeature+0x3c>
      break;
 80171a4:	bf00      	nop
  }
}
 80171a6:	bf00      	nop
 80171a8:	3708      	adds	r7, #8
 80171aa:	46bd      	mov	sp, r7
 80171ac:	bd80      	pop	{r7, pc}

080171ae <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80171ae:	b580      	push	{r7, lr}
 80171b0:	b084      	sub	sp, #16
 80171b2:	af00      	add	r7, sp, #0
 80171b4:	6078      	str	r0, [r7, #4]
 80171b6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80171b8:	683b      	ldr	r3, [r7, #0]
 80171ba:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80171bc:	68fb      	ldr	r3, [r7, #12]
 80171be:	781a      	ldrb	r2, [r3, #0]
 80171c0:	687b      	ldr	r3, [r7, #4]
 80171c2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80171c4:	68fb      	ldr	r3, [r7, #12]
 80171c6:	3301      	adds	r3, #1
 80171c8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80171ca:	68fb      	ldr	r3, [r7, #12]
 80171cc:	781a      	ldrb	r2, [r3, #0]
 80171ce:	687b      	ldr	r3, [r7, #4]
 80171d0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80171d2:	68fb      	ldr	r3, [r7, #12]
 80171d4:	3301      	adds	r3, #1
 80171d6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80171d8:	68f8      	ldr	r0, [r7, #12]
 80171da:	f7ff fa41 	bl	8016660 <SWAPBYTE>
 80171de:	4603      	mov	r3, r0
 80171e0:	461a      	mov	r2, r3
 80171e2:	687b      	ldr	r3, [r7, #4]
 80171e4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80171e6:	68fb      	ldr	r3, [r7, #12]
 80171e8:	3301      	adds	r3, #1
 80171ea:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80171ec:	68fb      	ldr	r3, [r7, #12]
 80171ee:	3301      	adds	r3, #1
 80171f0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80171f2:	68f8      	ldr	r0, [r7, #12]
 80171f4:	f7ff fa34 	bl	8016660 <SWAPBYTE>
 80171f8:	4603      	mov	r3, r0
 80171fa:	461a      	mov	r2, r3
 80171fc:	687b      	ldr	r3, [r7, #4]
 80171fe:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8017200:	68fb      	ldr	r3, [r7, #12]
 8017202:	3301      	adds	r3, #1
 8017204:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8017206:	68fb      	ldr	r3, [r7, #12]
 8017208:	3301      	adds	r3, #1
 801720a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801720c:	68f8      	ldr	r0, [r7, #12]
 801720e:	f7ff fa27 	bl	8016660 <SWAPBYTE>
 8017212:	4603      	mov	r3, r0
 8017214:	461a      	mov	r2, r3
 8017216:	687b      	ldr	r3, [r7, #4]
 8017218:	80da      	strh	r2, [r3, #6]
}
 801721a:	bf00      	nop
 801721c:	3710      	adds	r7, #16
 801721e:	46bd      	mov	sp, r7
 8017220:	bd80      	pop	{r7, pc}

08017222 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017222:	b580      	push	{r7, lr}
 8017224:	b082      	sub	sp, #8
 8017226:	af00      	add	r7, sp, #0
 8017228:	6078      	str	r0, [r7, #4]
 801722a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801722c:	2180      	movs	r1, #128	; 0x80
 801722e:	6878      	ldr	r0, [r7, #4]
 8017230:	f003 fcbe 	bl	801abb0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8017234:	2100      	movs	r1, #0
 8017236:	6878      	ldr	r0, [r7, #4]
 8017238:	f003 fcba 	bl	801abb0 <USBD_LL_StallEP>
}
 801723c:	bf00      	nop
 801723e:	3708      	adds	r7, #8
 8017240:	46bd      	mov	sp, r7
 8017242:	bd80      	pop	{r7, pc}

08017244 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8017244:	b580      	push	{r7, lr}
 8017246:	b086      	sub	sp, #24
 8017248:	af00      	add	r7, sp, #0
 801724a:	60f8      	str	r0, [r7, #12]
 801724c:	60b9      	str	r1, [r7, #8]
 801724e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8017250:	2300      	movs	r3, #0
 8017252:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8017254:	68fb      	ldr	r3, [r7, #12]
 8017256:	2b00      	cmp	r3, #0
 8017258:	d036      	beq.n	80172c8 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 801725a:	68fb      	ldr	r3, [r7, #12]
 801725c:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 801725e:	6938      	ldr	r0, [r7, #16]
 8017260:	f000 f836 	bl	80172d0 <USBD_GetLen>
 8017264:	4603      	mov	r3, r0
 8017266:	3301      	adds	r3, #1
 8017268:	b29b      	uxth	r3, r3
 801726a:	005b      	lsls	r3, r3, #1
 801726c:	b29a      	uxth	r2, r3
 801726e:	687b      	ldr	r3, [r7, #4]
 8017270:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8017272:	7dfb      	ldrb	r3, [r7, #23]
 8017274:	68ba      	ldr	r2, [r7, #8]
 8017276:	4413      	add	r3, r2
 8017278:	687a      	ldr	r2, [r7, #4]
 801727a:	7812      	ldrb	r2, [r2, #0]
 801727c:	701a      	strb	r2, [r3, #0]
  idx++;
 801727e:	7dfb      	ldrb	r3, [r7, #23]
 8017280:	3301      	adds	r3, #1
 8017282:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8017284:	7dfb      	ldrb	r3, [r7, #23]
 8017286:	68ba      	ldr	r2, [r7, #8]
 8017288:	4413      	add	r3, r2
 801728a:	2203      	movs	r2, #3
 801728c:	701a      	strb	r2, [r3, #0]
  idx++;
 801728e:	7dfb      	ldrb	r3, [r7, #23]
 8017290:	3301      	adds	r3, #1
 8017292:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8017294:	e013      	b.n	80172be <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8017296:	7dfb      	ldrb	r3, [r7, #23]
 8017298:	68ba      	ldr	r2, [r7, #8]
 801729a:	4413      	add	r3, r2
 801729c:	693a      	ldr	r2, [r7, #16]
 801729e:	7812      	ldrb	r2, [r2, #0]
 80172a0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80172a2:	693b      	ldr	r3, [r7, #16]
 80172a4:	3301      	adds	r3, #1
 80172a6:	613b      	str	r3, [r7, #16]
    idx++;
 80172a8:	7dfb      	ldrb	r3, [r7, #23]
 80172aa:	3301      	adds	r3, #1
 80172ac:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80172ae:	7dfb      	ldrb	r3, [r7, #23]
 80172b0:	68ba      	ldr	r2, [r7, #8]
 80172b2:	4413      	add	r3, r2
 80172b4:	2200      	movs	r2, #0
 80172b6:	701a      	strb	r2, [r3, #0]
    idx++;
 80172b8:	7dfb      	ldrb	r3, [r7, #23]
 80172ba:	3301      	adds	r3, #1
 80172bc:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80172be:	693b      	ldr	r3, [r7, #16]
 80172c0:	781b      	ldrb	r3, [r3, #0]
 80172c2:	2b00      	cmp	r3, #0
 80172c4:	d1e7      	bne.n	8017296 <USBD_GetString+0x52>
 80172c6:	e000      	b.n	80172ca <USBD_GetString+0x86>
    return;
 80172c8:	bf00      	nop
  }
}
 80172ca:	3718      	adds	r7, #24
 80172cc:	46bd      	mov	sp, r7
 80172ce:	bd80      	pop	{r7, pc}

080172d0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80172d0:	b480      	push	{r7}
 80172d2:	b085      	sub	sp, #20
 80172d4:	af00      	add	r7, sp, #0
 80172d6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80172d8:	2300      	movs	r3, #0
 80172da:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80172dc:	687b      	ldr	r3, [r7, #4]
 80172de:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80172e0:	e005      	b.n	80172ee <USBD_GetLen+0x1e>
  {
    len++;
 80172e2:	7bfb      	ldrb	r3, [r7, #15]
 80172e4:	3301      	adds	r3, #1
 80172e6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80172e8:	68bb      	ldr	r3, [r7, #8]
 80172ea:	3301      	adds	r3, #1
 80172ec:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80172ee:	68bb      	ldr	r3, [r7, #8]
 80172f0:	781b      	ldrb	r3, [r3, #0]
 80172f2:	2b00      	cmp	r3, #0
 80172f4:	d1f5      	bne.n	80172e2 <USBD_GetLen+0x12>
  }

  return len;
 80172f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80172f8:	4618      	mov	r0, r3
 80172fa:	3714      	adds	r7, #20
 80172fc:	46bd      	mov	sp, r7
 80172fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017302:	4770      	bx	lr

08017304 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8017304:	b580      	push	{r7, lr}
 8017306:	b084      	sub	sp, #16
 8017308:	af00      	add	r7, sp, #0
 801730a:	60f8      	str	r0, [r7, #12]
 801730c:	60b9      	str	r1, [r7, #8]
 801730e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8017310:	68fb      	ldr	r3, [r7, #12]
 8017312:	2202      	movs	r2, #2
 8017314:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8017318:	68fb      	ldr	r3, [r7, #12]
 801731a:	687a      	ldr	r2, [r7, #4]
 801731c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 801731e:	68fb      	ldr	r3, [r7, #12]
 8017320:	687a      	ldr	r2, [r7, #4]
 8017322:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8017324:	687b      	ldr	r3, [r7, #4]
 8017326:	68ba      	ldr	r2, [r7, #8]
 8017328:	2100      	movs	r1, #0
 801732a:	68f8      	ldr	r0, [r7, #12]
 801732c:	f003 fcc9 	bl	801acc2 <USBD_LL_Transmit>

  return USBD_OK;
 8017330:	2300      	movs	r3, #0
}
 8017332:	4618      	mov	r0, r3
 8017334:	3710      	adds	r7, #16
 8017336:	46bd      	mov	sp, r7
 8017338:	bd80      	pop	{r7, pc}

0801733a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 801733a:	b580      	push	{r7, lr}
 801733c:	b084      	sub	sp, #16
 801733e:	af00      	add	r7, sp, #0
 8017340:	60f8      	str	r0, [r7, #12]
 8017342:	60b9      	str	r1, [r7, #8]
 8017344:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8017346:	687b      	ldr	r3, [r7, #4]
 8017348:	68ba      	ldr	r2, [r7, #8]
 801734a:	2100      	movs	r1, #0
 801734c:	68f8      	ldr	r0, [r7, #12]
 801734e:	f003 fcb8 	bl	801acc2 <USBD_LL_Transmit>

  return USBD_OK;
 8017352:	2300      	movs	r3, #0
}
 8017354:	4618      	mov	r0, r3
 8017356:	3710      	adds	r7, #16
 8017358:	46bd      	mov	sp, r7
 801735a:	bd80      	pop	{r7, pc}

0801735c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801735c:	b580      	push	{r7, lr}
 801735e:	b084      	sub	sp, #16
 8017360:	af00      	add	r7, sp, #0
 8017362:	60f8      	str	r0, [r7, #12]
 8017364:	60b9      	str	r1, [r7, #8]
 8017366:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8017368:	68fb      	ldr	r3, [r7, #12]
 801736a:	2203      	movs	r2, #3
 801736c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8017370:	68fb      	ldr	r3, [r7, #12]
 8017372:	687a      	ldr	r2, [r7, #4]
 8017374:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8017378:	68fb      	ldr	r3, [r7, #12]
 801737a:	687a      	ldr	r2, [r7, #4]
 801737c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8017380:	687b      	ldr	r3, [r7, #4]
 8017382:	68ba      	ldr	r2, [r7, #8]
 8017384:	2100      	movs	r1, #0
 8017386:	68f8      	ldr	r0, [r7, #12]
 8017388:	f003 fcbc 	bl	801ad04 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801738c:	2300      	movs	r3, #0
}
 801738e:	4618      	mov	r0, r3
 8017390:	3710      	adds	r7, #16
 8017392:	46bd      	mov	sp, r7
 8017394:	bd80      	pop	{r7, pc}

08017396 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8017396:	b580      	push	{r7, lr}
 8017398:	b084      	sub	sp, #16
 801739a:	af00      	add	r7, sp, #0
 801739c:	60f8      	str	r0, [r7, #12]
 801739e:	60b9      	str	r1, [r7, #8]
 80173a0:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80173a2:	687b      	ldr	r3, [r7, #4]
 80173a4:	68ba      	ldr	r2, [r7, #8]
 80173a6:	2100      	movs	r1, #0
 80173a8:	68f8      	ldr	r0, [r7, #12]
 80173aa:	f003 fcab 	bl	801ad04 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80173ae:	2300      	movs	r3, #0
}
 80173b0:	4618      	mov	r0, r3
 80173b2:	3710      	adds	r7, #16
 80173b4:	46bd      	mov	sp, r7
 80173b6:	bd80      	pop	{r7, pc}

080173b8 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80173b8:	b580      	push	{r7, lr}
 80173ba:	b082      	sub	sp, #8
 80173bc:	af00      	add	r7, sp, #0
 80173be:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80173c0:	687b      	ldr	r3, [r7, #4]
 80173c2:	2204      	movs	r2, #4
 80173c4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80173c8:	2300      	movs	r3, #0
 80173ca:	2200      	movs	r2, #0
 80173cc:	2100      	movs	r1, #0
 80173ce:	6878      	ldr	r0, [r7, #4]
 80173d0:	f003 fc77 	bl	801acc2 <USBD_LL_Transmit>

  return USBD_OK;
 80173d4:	2300      	movs	r3, #0
}
 80173d6:	4618      	mov	r0, r3
 80173d8:	3708      	adds	r7, #8
 80173da:	46bd      	mov	sp, r7
 80173dc:	bd80      	pop	{r7, pc}

080173de <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80173de:	b580      	push	{r7, lr}
 80173e0:	b082      	sub	sp, #8
 80173e2:	af00      	add	r7, sp, #0
 80173e4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80173e6:	687b      	ldr	r3, [r7, #4]
 80173e8:	2205      	movs	r2, #5
 80173ea:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80173ee:	2300      	movs	r3, #0
 80173f0:	2200      	movs	r2, #0
 80173f2:	2100      	movs	r1, #0
 80173f4:	6878      	ldr	r0, [r7, #4]
 80173f6:	f003 fc85 	bl	801ad04 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80173fa:	2300      	movs	r3, #0
}
 80173fc:	4618      	mov	r0, r3
 80173fe:	3708      	adds	r7, #8
 8017400:	46bd      	mov	sp, r7
 8017402:	bd80      	pop	{r7, pc}

08017404 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8017404:	b580      	push	{r7, lr}
 8017406:	b084      	sub	sp, #16
 8017408:	af00      	add	r7, sp, #0
 801740a:	4603      	mov	r3, r0
 801740c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 801740e:	79fb      	ldrb	r3, [r7, #7]
 8017410:	4a08      	ldr	r2, [pc, #32]	; (8017434 <disk_status+0x30>)
 8017412:	009b      	lsls	r3, r3, #2
 8017414:	4413      	add	r3, r2
 8017416:	685b      	ldr	r3, [r3, #4]
 8017418:	685b      	ldr	r3, [r3, #4]
 801741a:	79fa      	ldrb	r2, [r7, #7]
 801741c:	4905      	ldr	r1, [pc, #20]	; (8017434 <disk_status+0x30>)
 801741e:	440a      	add	r2, r1
 8017420:	7a12      	ldrb	r2, [r2, #8]
 8017422:	4610      	mov	r0, r2
 8017424:	4798      	blx	r3
 8017426:	4603      	mov	r3, r0
 8017428:	73fb      	strb	r3, [r7, #15]
  return stat;
 801742a:	7bfb      	ldrb	r3, [r7, #15]
}
 801742c:	4618      	mov	r0, r3
 801742e:	3710      	adds	r7, #16
 8017430:	46bd      	mov	sp, r7
 8017432:	bd80      	pop	{r7, pc}
 8017434:	240018d0 	.word	0x240018d0

08017438 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8017438:	b580      	push	{r7, lr}
 801743a:	b084      	sub	sp, #16
 801743c:	af00      	add	r7, sp, #0
 801743e:	4603      	mov	r3, r0
 8017440:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8017442:	2300      	movs	r3, #0
 8017444:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8017446:	79fb      	ldrb	r3, [r7, #7]
 8017448:	4a0d      	ldr	r2, [pc, #52]	; (8017480 <disk_initialize+0x48>)
 801744a:	5cd3      	ldrb	r3, [r2, r3]
 801744c:	2b00      	cmp	r3, #0
 801744e:	d111      	bne.n	8017474 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8017450:	79fb      	ldrb	r3, [r7, #7]
 8017452:	4a0b      	ldr	r2, [pc, #44]	; (8017480 <disk_initialize+0x48>)
 8017454:	2101      	movs	r1, #1
 8017456:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8017458:	79fb      	ldrb	r3, [r7, #7]
 801745a:	4a09      	ldr	r2, [pc, #36]	; (8017480 <disk_initialize+0x48>)
 801745c:	009b      	lsls	r3, r3, #2
 801745e:	4413      	add	r3, r2
 8017460:	685b      	ldr	r3, [r3, #4]
 8017462:	681b      	ldr	r3, [r3, #0]
 8017464:	79fa      	ldrb	r2, [r7, #7]
 8017466:	4906      	ldr	r1, [pc, #24]	; (8017480 <disk_initialize+0x48>)
 8017468:	440a      	add	r2, r1
 801746a:	7a12      	ldrb	r2, [r2, #8]
 801746c:	4610      	mov	r0, r2
 801746e:	4798      	blx	r3
 8017470:	4603      	mov	r3, r0
 8017472:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8017474:	7bfb      	ldrb	r3, [r7, #15]
}
 8017476:	4618      	mov	r0, r3
 8017478:	3710      	adds	r7, #16
 801747a:	46bd      	mov	sp, r7
 801747c:	bd80      	pop	{r7, pc}
 801747e:	bf00      	nop
 8017480:	240018d0 	.word	0x240018d0

08017484 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8017484:	b590      	push	{r4, r7, lr}
 8017486:	b087      	sub	sp, #28
 8017488:	af00      	add	r7, sp, #0
 801748a:	60b9      	str	r1, [r7, #8]
 801748c:	607a      	str	r2, [r7, #4]
 801748e:	603b      	str	r3, [r7, #0]
 8017490:	4603      	mov	r3, r0
 8017492:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8017494:	7bfb      	ldrb	r3, [r7, #15]
 8017496:	4a0a      	ldr	r2, [pc, #40]	; (80174c0 <disk_read+0x3c>)
 8017498:	009b      	lsls	r3, r3, #2
 801749a:	4413      	add	r3, r2
 801749c:	685b      	ldr	r3, [r3, #4]
 801749e:	689c      	ldr	r4, [r3, #8]
 80174a0:	7bfb      	ldrb	r3, [r7, #15]
 80174a2:	4a07      	ldr	r2, [pc, #28]	; (80174c0 <disk_read+0x3c>)
 80174a4:	4413      	add	r3, r2
 80174a6:	7a18      	ldrb	r0, [r3, #8]
 80174a8:	683b      	ldr	r3, [r7, #0]
 80174aa:	687a      	ldr	r2, [r7, #4]
 80174ac:	68b9      	ldr	r1, [r7, #8]
 80174ae:	47a0      	blx	r4
 80174b0:	4603      	mov	r3, r0
 80174b2:	75fb      	strb	r3, [r7, #23]
  return res;
 80174b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80174b6:	4618      	mov	r0, r3
 80174b8:	371c      	adds	r7, #28
 80174ba:	46bd      	mov	sp, r7
 80174bc:	bd90      	pop	{r4, r7, pc}
 80174be:	bf00      	nop
 80174c0:	240018d0 	.word	0x240018d0

080174c4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80174c4:	b590      	push	{r4, r7, lr}
 80174c6:	b087      	sub	sp, #28
 80174c8:	af00      	add	r7, sp, #0
 80174ca:	60b9      	str	r1, [r7, #8]
 80174cc:	607a      	str	r2, [r7, #4]
 80174ce:	603b      	str	r3, [r7, #0]
 80174d0:	4603      	mov	r3, r0
 80174d2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80174d4:	7bfb      	ldrb	r3, [r7, #15]
 80174d6:	4a0a      	ldr	r2, [pc, #40]	; (8017500 <disk_write+0x3c>)
 80174d8:	009b      	lsls	r3, r3, #2
 80174da:	4413      	add	r3, r2
 80174dc:	685b      	ldr	r3, [r3, #4]
 80174de:	68dc      	ldr	r4, [r3, #12]
 80174e0:	7bfb      	ldrb	r3, [r7, #15]
 80174e2:	4a07      	ldr	r2, [pc, #28]	; (8017500 <disk_write+0x3c>)
 80174e4:	4413      	add	r3, r2
 80174e6:	7a18      	ldrb	r0, [r3, #8]
 80174e8:	683b      	ldr	r3, [r7, #0]
 80174ea:	687a      	ldr	r2, [r7, #4]
 80174ec:	68b9      	ldr	r1, [r7, #8]
 80174ee:	47a0      	blx	r4
 80174f0:	4603      	mov	r3, r0
 80174f2:	75fb      	strb	r3, [r7, #23]
  return res;
 80174f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80174f6:	4618      	mov	r0, r3
 80174f8:	371c      	adds	r7, #28
 80174fa:	46bd      	mov	sp, r7
 80174fc:	bd90      	pop	{r4, r7, pc}
 80174fe:	bf00      	nop
 8017500:	240018d0 	.word	0x240018d0

08017504 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8017504:	b580      	push	{r7, lr}
 8017506:	b084      	sub	sp, #16
 8017508:	af00      	add	r7, sp, #0
 801750a:	4603      	mov	r3, r0
 801750c:	603a      	str	r2, [r7, #0]
 801750e:	71fb      	strb	r3, [r7, #7]
 8017510:	460b      	mov	r3, r1
 8017512:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8017514:	79fb      	ldrb	r3, [r7, #7]
 8017516:	4a09      	ldr	r2, [pc, #36]	; (801753c <disk_ioctl+0x38>)
 8017518:	009b      	lsls	r3, r3, #2
 801751a:	4413      	add	r3, r2
 801751c:	685b      	ldr	r3, [r3, #4]
 801751e:	691b      	ldr	r3, [r3, #16]
 8017520:	79fa      	ldrb	r2, [r7, #7]
 8017522:	4906      	ldr	r1, [pc, #24]	; (801753c <disk_ioctl+0x38>)
 8017524:	440a      	add	r2, r1
 8017526:	7a10      	ldrb	r0, [r2, #8]
 8017528:	79b9      	ldrb	r1, [r7, #6]
 801752a:	683a      	ldr	r2, [r7, #0]
 801752c:	4798      	blx	r3
 801752e:	4603      	mov	r3, r0
 8017530:	73fb      	strb	r3, [r7, #15]
  return res;
 8017532:	7bfb      	ldrb	r3, [r7, #15]
}
 8017534:	4618      	mov	r0, r3
 8017536:	3710      	adds	r7, #16
 8017538:	46bd      	mov	sp, r7
 801753a:	bd80      	pop	{r7, pc}
 801753c:	240018d0 	.word	0x240018d0

08017540 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8017540:	b480      	push	{r7}
 8017542:	b085      	sub	sp, #20
 8017544:	af00      	add	r7, sp, #0
 8017546:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8017548:	687b      	ldr	r3, [r7, #4]
 801754a:	3301      	adds	r3, #1
 801754c:	781b      	ldrb	r3, [r3, #0]
 801754e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8017550:	89fb      	ldrh	r3, [r7, #14]
 8017552:	021b      	lsls	r3, r3, #8
 8017554:	b21a      	sxth	r2, r3
 8017556:	687b      	ldr	r3, [r7, #4]
 8017558:	781b      	ldrb	r3, [r3, #0]
 801755a:	b21b      	sxth	r3, r3
 801755c:	4313      	orrs	r3, r2
 801755e:	b21b      	sxth	r3, r3
 8017560:	81fb      	strh	r3, [r7, #14]
	return rv;
 8017562:	89fb      	ldrh	r3, [r7, #14]
}
 8017564:	4618      	mov	r0, r3
 8017566:	3714      	adds	r7, #20
 8017568:	46bd      	mov	sp, r7
 801756a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801756e:	4770      	bx	lr

08017570 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8017570:	b480      	push	{r7}
 8017572:	b085      	sub	sp, #20
 8017574:	af00      	add	r7, sp, #0
 8017576:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8017578:	687b      	ldr	r3, [r7, #4]
 801757a:	3303      	adds	r3, #3
 801757c:	781b      	ldrb	r3, [r3, #0]
 801757e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8017580:	68fb      	ldr	r3, [r7, #12]
 8017582:	021b      	lsls	r3, r3, #8
 8017584:	687a      	ldr	r2, [r7, #4]
 8017586:	3202      	adds	r2, #2
 8017588:	7812      	ldrb	r2, [r2, #0]
 801758a:	4313      	orrs	r3, r2
 801758c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 801758e:	68fb      	ldr	r3, [r7, #12]
 8017590:	021b      	lsls	r3, r3, #8
 8017592:	687a      	ldr	r2, [r7, #4]
 8017594:	3201      	adds	r2, #1
 8017596:	7812      	ldrb	r2, [r2, #0]
 8017598:	4313      	orrs	r3, r2
 801759a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 801759c:	68fb      	ldr	r3, [r7, #12]
 801759e:	021b      	lsls	r3, r3, #8
 80175a0:	687a      	ldr	r2, [r7, #4]
 80175a2:	7812      	ldrb	r2, [r2, #0]
 80175a4:	4313      	orrs	r3, r2
 80175a6:	60fb      	str	r3, [r7, #12]
	return rv;
 80175a8:	68fb      	ldr	r3, [r7, #12]
}
 80175aa:	4618      	mov	r0, r3
 80175ac:	3714      	adds	r7, #20
 80175ae:	46bd      	mov	sp, r7
 80175b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175b4:	4770      	bx	lr

080175b6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80175b6:	b480      	push	{r7}
 80175b8:	b083      	sub	sp, #12
 80175ba:	af00      	add	r7, sp, #0
 80175bc:	6078      	str	r0, [r7, #4]
 80175be:	460b      	mov	r3, r1
 80175c0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80175c2:	687b      	ldr	r3, [r7, #4]
 80175c4:	1c5a      	adds	r2, r3, #1
 80175c6:	607a      	str	r2, [r7, #4]
 80175c8:	887a      	ldrh	r2, [r7, #2]
 80175ca:	b2d2      	uxtb	r2, r2
 80175cc:	701a      	strb	r2, [r3, #0]
 80175ce:	887b      	ldrh	r3, [r7, #2]
 80175d0:	0a1b      	lsrs	r3, r3, #8
 80175d2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80175d4:	687b      	ldr	r3, [r7, #4]
 80175d6:	1c5a      	adds	r2, r3, #1
 80175d8:	607a      	str	r2, [r7, #4]
 80175da:	887a      	ldrh	r2, [r7, #2]
 80175dc:	b2d2      	uxtb	r2, r2
 80175de:	701a      	strb	r2, [r3, #0]
}
 80175e0:	bf00      	nop
 80175e2:	370c      	adds	r7, #12
 80175e4:	46bd      	mov	sp, r7
 80175e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175ea:	4770      	bx	lr

080175ec <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80175ec:	b480      	push	{r7}
 80175ee:	b083      	sub	sp, #12
 80175f0:	af00      	add	r7, sp, #0
 80175f2:	6078      	str	r0, [r7, #4]
 80175f4:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80175f6:	687b      	ldr	r3, [r7, #4]
 80175f8:	1c5a      	adds	r2, r3, #1
 80175fa:	607a      	str	r2, [r7, #4]
 80175fc:	683a      	ldr	r2, [r7, #0]
 80175fe:	b2d2      	uxtb	r2, r2
 8017600:	701a      	strb	r2, [r3, #0]
 8017602:	683b      	ldr	r3, [r7, #0]
 8017604:	0a1b      	lsrs	r3, r3, #8
 8017606:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8017608:	687b      	ldr	r3, [r7, #4]
 801760a:	1c5a      	adds	r2, r3, #1
 801760c:	607a      	str	r2, [r7, #4]
 801760e:	683a      	ldr	r2, [r7, #0]
 8017610:	b2d2      	uxtb	r2, r2
 8017612:	701a      	strb	r2, [r3, #0]
 8017614:	683b      	ldr	r3, [r7, #0]
 8017616:	0a1b      	lsrs	r3, r3, #8
 8017618:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801761a:	687b      	ldr	r3, [r7, #4]
 801761c:	1c5a      	adds	r2, r3, #1
 801761e:	607a      	str	r2, [r7, #4]
 8017620:	683a      	ldr	r2, [r7, #0]
 8017622:	b2d2      	uxtb	r2, r2
 8017624:	701a      	strb	r2, [r3, #0]
 8017626:	683b      	ldr	r3, [r7, #0]
 8017628:	0a1b      	lsrs	r3, r3, #8
 801762a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 801762c:	687b      	ldr	r3, [r7, #4]
 801762e:	1c5a      	adds	r2, r3, #1
 8017630:	607a      	str	r2, [r7, #4]
 8017632:	683a      	ldr	r2, [r7, #0]
 8017634:	b2d2      	uxtb	r2, r2
 8017636:	701a      	strb	r2, [r3, #0]
}
 8017638:	bf00      	nop
 801763a:	370c      	adds	r7, #12
 801763c:	46bd      	mov	sp, r7
 801763e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017642:	4770      	bx	lr

08017644 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8017644:	b480      	push	{r7}
 8017646:	b087      	sub	sp, #28
 8017648:	af00      	add	r7, sp, #0
 801764a:	60f8      	str	r0, [r7, #12]
 801764c:	60b9      	str	r1, [r7, #8]
 801764e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8017650:	68fb      	ldr	r3, [r7, #12]
 8017652:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8017654:	68bb      	ldr	r3, [r7, #8]
 8017656:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8017658:	687b      	ldr	r3, [r7, #4]
 801765a:	2b00      	cmp	r3, #0
 801765c:	d00d      	beq.n	801767a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 801765e:	693a      	ldr	r2, [r7, #16]
 8017660:	1c53      	adds	r3, r2, #1
 8017662:	613b      	str	r3, [r7, #16]
 8017664:	697b      	ldr	r3, [r7, #20]
 8017666:	1c59      	adds	r1, r3, #1
 8017668:	6179      	str	r1, [r7, #20]
 801766a:	7812      	ldrb	r2, [r2, #0]
 801766c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 801766e:	687b      	ldr	r3, [r7, #4]
 8017670:	3b01      	subs	r3, #1
 8017672:	607b      	str	r3, [r7, #4]
 8017674:	687b      	ldr	r3, [r7, #4]
 8017676:	2b00      	cmp	r3, #0
 8017678:	d1f1      	bne.n	801765e <mem_cpy+0x1a>
	}
}
 801767a:	bf00      	nop
 801767c:	371c      	adds	r7, #28
 801767e:	46bd      	mov	sp, r7
 8017680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017684:	4770      	bx	lr

08017686 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8017686:	b480      	push	{r7}
 8017688:	b087      	sub	sp, #28
 801768a:	af00      	add	r7, sp, #0
 801768c:	60f8      	str	r0, [r7, #12]
 801768e:	60b9      	str	r1, [r7, #8]
 8017690:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8017692:	68fb      	ldr	r3, [r7, #12]
 8017694:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8017696:	697b      	ldr	r3, [r7, #20]
 8017698:	1c5a      	adds	r2, r3, #1
 801769a:	617a      	str	r2, [r7, #20]
 801769c:	68ba      	ldr	r2, [r7, #8]
 801769e:	b2d2      	uxtb	r2, r2
 80176a0:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80176a2:	687b      	ldr	r3, [r7, #4]
 80176a4:	3b01      	subs	r3, #1
 80176a6:	607b      	str	r3, [r7, #4]
 80176a8:	687b      	ldr	r3, [r7, #4]
 80176aa:	2b00      	cmp	r3, #0
 80176ac:	d1f3      	bne.n	8017696 <mem_set+0x10>
}
 80176ae:	bf00      	nop
 80176b0:	bf00      	nop
 80176b2:	371c      	adds	r7, #28
 80176b4:	46bd      	mov	sp, r7
 80176b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176ba:	4770      	bx	lr

080176bc <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80176bc:	b480      	push	{r7}
 80176be:	b089      	sub	sp, #36	; 0x24
 80176c0:	af00      	add	r7, sp, #0
 80176c2:	60f8      	str	r0, [r7, #12]
 80176c4:	60b9      	str	r1, [r7, #8]
 80176c6:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80176c8:	68fb      	ldr	r3, [r7, #12]
 80176ca:	61fb      	str	r3, [r7, #28]
 80176cc:	68bb      	ldr	r3, [r7, #8]
 80176ce:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80176d0:	2300      	movs	r3, #0
 80176d2:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80176d4:	69fb      	ldr	r3, [r7, #28]
 80176d6:	1c5a      	adds	r2, r3, #1
 80176d8:	61fa      	str	r2, [r7, #28]
 80176da:	781b      	ldrb	r3, [r3, #0]
 80176dc:	4619      	mov	r1, r3
 80176de:	69bb      	ldr	r3, [r7, #24]
 80176e0:	1c5a      	adds	r2, r3, #1
 80176e2:	61ba      	str	r2, [r7, #24]
 80176e4:	781b      	ldrb	r3, [r3, #0]
 80176e6:	1acb      	subs	r3, r1, r3
 80176e8:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80176ea:	687b      	ldr	r3, [r7, #4]
 80176ec:	3b01      	subs	r3, #1
 80176ee:	607b      	str	r3, [r7, #4]
 80176f0:	687b      	ldr	r3, [r7, #4]
 80176f2:	2b00      	cmp	r3, #0
 80176f4:	d002      	beq.n	80176fc <mem_cmp+0x40>
 80176f6:	697b      	ldr	r3, [r7, #20]
 80176f8:	2b00      	cmp	r3, #0
 80176fa:	d0eb      	beq.n	80176d4 <mem_cmp+0x18>

	return r;
 80176fc:	697b      	ldr	r3, [r7, #20]
}
 80176fe:	4618      	mov	r0, r3
 8017700:	3724      	adds	r7, #36	; 0x24
 8017702:	46bd      	mov	sp, r7
 8017704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017708:	4770      	bx	lr

0801770a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 801770a:	b480      	push	{r7}
 801770c:	b083      	sub	sp, #12
 801770e:	af00      	add	r7, sp, #0
 8017710:	6078      	str	r0, [r7, #4]
 8017712:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8017714:	e002      	b.n	801771c <chk_chr+0x12>
 8017716:	687b      	ldr	r3, [r7, #4]
 8017718:	3301      	adds	r3, #1
 801771a:	607b      	str	r3, [r7, #4]
 801771c:	687b      	ldr	r3, [r7, #4]
 801771e:	781b      	ldrb	r3, [r3, #0]
 8017720:	2b00      	cmp	r3, #0
 8017722:	d005      	beq.n	8017730 <chk_chr+0x26>
 8017724:	687b      	ldr	r3, [r7, #4]
 8017726:	781b      	ldrb	r3, [r3, #0]
 8017728:	461a      	mov	r2, r3
 801772a:	683b      	ldr	r3, [r7, #0]
 801772c:	4293      	cmp	r3, r2
 801772e:	d1f2      	bne.n	8017716 <chk_chr+0xc>
	return *str;
 8017730:	687b      	ldr	r3, [r7, #4]
 8017732:	781b      	ldrb	r3, [r3, #0]
}
 8017734:	4618      	mov	r0, r3
 8017736:	370c      	adds	r7, #12
 8017738:	46bd      	mov	sp, r7
 801773a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801773e:	4770      	bx	lr

08017740 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8017740:	b480      	push	{r7}
 8017742:	b085      	sub	sp, #20
 8017744:	af00      	add	r7, sp, #0
 8017746:	6078      	str	r0, [r7, #4]
 8017748:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 801774a:	2300      	movs	r3, #0
 801774c:	60bb      	str	r3, [r7, #8]
 801774e:	68bb      	ldr	r3, [r7, #8]
 8017750:	60fb      	str	r3, [r7, #12]
 8017752:	e029      	b.n	80177a8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8017754:	4a27      	ldr	r2, [pc, #156]	; (80177f4 <chk_lock+0xb4>)
 8017756:	68fb      	ldr	r3, [r7, #12]
 8017758:	011b      	lsls	r3, r3, #4
 801775a:	4413      	add	r3, r2
 801775c:	681b      	ldr	r3, [r3, #0]
 801775e:	2b00      	cmp	r3, #0
 8017760:	d01d      	beq.n	801779e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8017762:	4a24      	ldr	r2, [pc, #144]	; (80177f4 <chk_lock+0xb4>)
 8017764:	68fb      	ldr	r3, [r7, #12]
 8017766:	011b      	lsls	r3, r3, #4
 8017768:	4413      	add	r3, r2
 801776a:	681a      	ldr	r2, [r3, #0]
 801776c:	687b      	ldr	r3, [r7, #4]
 801776e:	681b      	ldr	r3, [r3, #0]
 8017770:	429a      	cmp	r2, r3
 8017772:	d116      	bne.n	80177a2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8017774:	4a1f      	ldr	r2, [pc, #124]	; (80177f4 <chk_lock+0xb4>)
 8017776:	68fb      	ldr	r3, [r7, #12]
 8017778:	011b      	lsls	r3, r3, #4
 801777a:	4413      	add	r3, r2
 801777c:	3304      	adds	r3, #4
 801777e:	681a      	ldr	r2, [r3, #0]
 8017780:	687b      	ldr	r3, [r7, #4]
 8017782:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8017784:	429a      	cmp	r2, r3
 8017786:	d10c      	bne.n	80177a2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8017788:	4a1a      	ldr	r2, [pc, #104]	; (80177f4 <chk_lock+0xb4>)
 801778a:	68fb      	ldr	r3, [r7, #12]
 801778c:	011b      	lsls	r3, r3, #4
 801778e:	4413      	add	r3, r2
 8017790:	3308      	adds	r3, #8
 8017792:	681a      	ldr	r2, [r3, #0]
 8017794:	687b      	ldr	r3, [r7, #4]
 8017796:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8017798:	429a      	cmp	r2, r3
 801779a:	d102      	bne.n	80177a2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 801779c:	e007      	b.n	80177ae <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 801779e:	2301      	movs	r3, #1
 80177a0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80177a2:	68fb      	ldr	r3, [r7, #12]
 80177a4:	3301      	adds	r3, #1
 80177a6:	60fb      	str	r3, [r7, #12]
 80177a8:	68fb      	ldr	r3, [r7, #12]
 80177aa:	2b01      	cmp	r3, #1
 80177ac:	d9d2      	bls.n	8017754 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80177ae:	68fb      	ldr	r3, [r7, #12]
 80177b0:	2b02      	cmp	r3, #2
 80177b2:	d109      	bne.n	80177c8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80177b4:	68bb      	ldr	r3, [r7, #8]
 80177b6:	2b00      	cmp	r3, #0
 80177b8:	d102      	bne.n	80177c0 <chk_lock+0x80>
 80177ba:	683b      	ldr	r3, [r7, #0]
 80177bc:	2b02      	cmp	r3, #2
 80177be:	d101      	bne.n	80177c4 <chk_lock+0x84>
 80177c0:	2300      	movs	r3, #0
 80177c2:	e010      	b.n	80177e6 <chk_lock+0xa6>
 80177c4:	2312      	movs	r3, #18
 80177c6:	e00e      	b.n	80177e6 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80177c8:	683b      	ldr	r3, [r7, #0]
 80177ca:	2b00      	cmp	r3, #0
 80177cc:	d108      	bne.n	80177e0 <chk_lock+0xa0>
 80177ce:	4a09      	ldr	r2, [pc, #36]	; (80177f4 <chk_lock+0xb4>)
 80177d0:	68fb      	ldr	r3, [r7, #12]
 80177d2:	011b      	lsls	r3, r3, #4
 80177d4:	4413      	add	r3, r2
 80177d6:	330c      	adds	r3, #12
 80177d8:	881b      	ldrh	r3, [r3, #0]
 80177da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80177de:	d101      	bne.n	80177e4 <chk_lock+0xa4>
 80177e0:	2310      	movs	r3, #16
 80177e2:	e000      	b.n	80177e6 <chk_lock+0xa6>
 80177e4:	2300      	movs	r3, #0
}
 80177e6:	4618      	mov	r0, r3
 80177e8:	3714      	adds	r7, #20
 80177ea:	46bd      	mov	sp, r7
 80177ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80177f0:	4770      	bx	lr
 80177f2:	bf00      	nop
 80177f4:	240016b0 	.word	0x240016b0

080177f8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80177f8:	b480      	push	{r7}
 80177fa:	b083      	sub	sp, #12
 80177fc:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80177fe:	2300      	movs	r3, #0
 8017800:	607b      	str	r3, [r7, #4]
 8017802:	e002      	b.n	801780a <enq_lock+0x12>
 8017804:	687b      	ldr	r3, [r7, #4]
 8017806:	3301      	adds	r3, #1
 8017808:	607b      	str	r3, [r7, #4]
 801780a:	687b      	ldr	r3, [r7, #4]
 801780c:	2b01      	cmp	r3, #1
 801780e:	d806      	bhi.n	801781e <enq_lock+0x26>
 8017810:	4a09      	ldr	r2, [pc, #36]	; (8017838 <enq_lock+0x40>)
 8017812:	687b      	ldr	r3, [r7, #4]
 8017814:	011b      	lsls	r3, r3, #4
 8017816:	4413      	add	r3, r2
 8017818:	681b      	ldr	r3, [r3, #0]
 801781a:	2b00      	cmp	r3, #0
 801781c:	d1f2      	bne.n	8017804 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 801781e:	687b      	ldr	r3, [r7, #4]
 8017820:	2b02      	cmp	r3, #2
 8017822:	bf14      	ite	ne
 8017824:	2301      	movne	r3, #1
 8017826:	2300      	moveq	r3, #0
 8017828:	b2db      	uxtb	r3, r3
}
 801782a:	4618      	mov	r0, r3
 801782c:	370c      	adds	r7, #12
 801782e:	46bd      	mov	sp, r7
 8017830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017834:	4770      	bx	lr
 8017836:	bf00      	nop
 8017838:	240016b0 	.word	0x240016b0

0801783c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 801783c:	b480      	push	{r7}
 801783e:	b085      	sub	sp, #20
 8017840:	af00      	add	r7, sp, #0
 8017842:	6078      	str	r0, [r7, #4]
 8017844:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8017846:	2300      	movs	r3, #0
 8017848:	60fb      	str	r3, [r7, #12]
 801784a:	e01f      	b.n	801788c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 801784c:	4a41      	ldr	r2, [pc, #260]	; (8017954 <inc_lock+0x118>)
 801784e:	68fb      	ldr	r3, [r7, #12]
 8017850:	011b      	lsls	r3, r3, #4
 8017852:	4413      	add	r3, r2
 8017854:	681a      	ldr	r2, [r3, #0]
 8017856:	687b      	ldr	r3, [r7, #4]
 8017858:	681b      	ldr	r3, [r3, #0]
 801785a:	429a      	cmp	r2, r3
 801785c:	d113      	bne.n	8017886 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 801785e:	4a3d      	ldr	r2, [pc, #244]	; (8017954 <inc_lock+0x118>)
 8017860:	68fb      	ldr	r3, [r7, #12]
 8017862:	011b      	lsls	r3, r3, #4
 8017864:	4413      	add	r3, r2
 8017866:	3304      	adds	r3, #4
 8017868:	681a      	ldr	r2, [r3, #0]
 801786a:	687b      	ldr	r3, [r7, #4]
 801786c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 801786e:	429a      	cmp	r2, r3
 8017870:	d109      	bne.n	8017886 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8017872:	4a38      	ldr	r2, [pc, #224]	; (8017954 <inc_lock+0x118>)
 8017874:	68fb      	ldr	r3, [r7, #12]
 8017876:	011b      	lsls	r3, r3, #4
 8017878:	4413      	add	r3, r2
 801787a:	3308      	adds	r3, #8
 801787c:	681a      	ldr	r2, [r3, #0]
 801787e:	687b      	ldr	r3, [r7, #4]
 8017880:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8017882:	429a      	cmp	r2, r3
 8017884:	d006      	beq.n	8017894 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8017886:	68fb      	ldr	r3, [r7, #12]
 8017888:	3301      	adds	r3, #1
 801788a:	60fb      	str	r3, [r7, #12]
 801788c:	68fb      	ldr	r3, [r7, #12]
 801788e:	2b01      	cmp	r3, #1
 8017890:	d9dc      	bls.n	801784c <inc_lock+0x10>
 8017892:	e000      	b.n	8017896 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8017894:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8017896:	68fb      	ldr	r3, [r7, #12]
 8017898:	2b02      	cmp	r3, #2
 801789a:	d132      	bne.n	8017902 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 801789c:	2300      	movs	r3, #0
 801789e:	60fb      	str	r3, [r7, #12]
 80178a0:	e002      	b.n	80178a8 <inc_lock+0x6c>
 80178a2:	68fb      	ldr	r3, [r7, #12]
 80178a4:	3301      	adds	r3, #1
 80178a6:	60fb      	str	r3, [r7, #12]
 80178a8:	68fb      	ldr	r3, [r7, #12]
 80178aa:	2b01      	cmp	r3, #1
 80178ac:	d806      	bhi.n	80178bc <inc_lock+0x80>
 80178ae:	4a29      	ldr	r2, [pc, #164]	; (8017954 <inc_lock+0x118>)
 80178b0:	68fb      	ldr	r3, [r7, #12]
 80178b2:	011b      	lsls	r3, r3, #4
 80178b4:	4413      	add	r3, r2
 80178b6:	681b      	ldr	r3, [r3, #0]
 80178b8:	2b00      	cmp	r3, #0
 80178ba:	d1f2      	bne.n	80178a2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80178bc:	68fb      	ldr	r3, [r7, #12]
 80178be:	2b02      	cmp	r3, #2
 80178c0:	d101      	bne.n	80178c6 <inc_lock+0x8a>
 80178c2:	2300      	movs	r3, #0
 80178c4:	e040      	b.n	8017948 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80178c6:	687b      	ldr	r3, [r7, #4]
 80178c8:	681a      	ldr	r2, [r3, #0]
 80178ca:	4922      	ldr	r1, [pc, #136]	; (8017954 <inc_lock+0x118>)
 80178cc:	68fb      	ldr	r3, [r7, #12]
 80178ce:	011b      	lsls	r3, r3, #4
 80178d0:	440b      	add	r3, r1
 80178d2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80178d4:	687b      	ldr	r3, [r7, #4]
 80178d6:	689a      	ldr	r2, [r3, #8]
 80178d8:	491e      	ldr	r1, [pc, #120]	; (8017954 <inc_lock+0x118>)
 80178da:	68fb      	ldr	r3, [r7, #12]
 80178dc:	011b      	lsls	r3, r3, #4
 80178de:	440b      	add	r3, r1
 80178e0:	3304      	adds	r3, #4
 80178e2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80178e4:	687b      	ldr	r3, [r7, #4]
 80178e6:	695a      	ldr	r2, [r3, #20]
 80178e8:	491a      	ldr	r1, [pc, #104]	; (8017954 <inc_lock+0x118>)
 80178ea:	68fb      	ldr	r3, [r7, #12]
 80178ec:	011b      	lsls	r3, r3, #4
 80178ee:	440b      	add	r3, r1
 80178f0:	3308      	adds	r3, #8
 80178f2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80178f4:	4a17      	ldr	r2, [pc, #92]	; (8017954 <inc_lock+0x118>)
 80178f6:	68fb      	ldr	r3, [r7, #12]
 80178f8:	011b      	lsls	r3, r3, #4
 80178fa:	4413      	add	r3, r2
 80178fc:	330c      	adds	r3, #12
 80178fe:	2200      	movs	r2, #0
 8017900:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8017902:	683b      	ldr	r3, [r7, #0]
 8017904:	2b00      	cmp	r3, #0
 8017906:	d009      	beq.n	801791c <inc_lock+0xe0>
 8017908:	4a12      	ldr	r2, [pc, #72]	; (8017954 <inc_lock+0x118>)
 801790a:	68fb      	ldr	r3, [r7, #12]
 801790c:	011b      	lsls	r3, r3, #4
 801790e:	4413      	add	r3, r2
 8017910:	330c      	adds	r3, #12
 8017912:	881b      	ldrh	r3, [r3, #0]
 8017914:	2b00      	cmp	r3, #0
 8017916:	d001      	beq.n	801791c <inc_lock+0xe0>
 8017918:	2300      	movs	r3, #0
 801791a:	e015      	b.n	8017948 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 801791c:	683b      	ldr	r3, [r7, #0]
 801791e:	2b00      	cmp	r3, #0
 8017920:	d108      	bne.n	8017934 <inc_lock+0xf8>
 8017922:	4a0c      	ldr	r2, [pc, #48]	; (8017954 <inc_lock+0x118>)
 8017924:	68fb      	ldr	r3, [r7, #12]
 8017926:	011b      	lsls	r3, r3, #4
 8017928:	4413      	add	r3, r2
 801792a:	330c      	adds	r3, #12
 801792c:	881b      	ldrh	r3, [r3, #0]
 801792e:	3301      	adds	r3, #1
 8017930:	b29a      	uxth	r2, r3
 8017932:	e001      	b.n	8017938 <inc_lock+0xfc>
 8017934:	f44f 7280 	mov.w	r2, #256	; 0x100
 8017938:	4906      	ldr	r1, [pc, #24]	; (8017954 <inc_lock+0x118>)
 801793a:	68fb      	ldr	r3, [r7, #12]
 801793c:	011b      	lsls	r3, r3, #4
 801793e:	440b      	add	r3, r1
 8017940:	330c      	adds	r3, #12
 8017942:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8017944:	68fb      	ldr	r3, [r7, #12]
 8017946:	3301      	adds	r3, #1
}
 8017948:	4618      	mov	r0, r3
 801794a:	3714      	adds	r7, #20
 801794c:	46bd      	mov	sp, r7
 801794e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017952:	4770      	bx	lr
 8017954:	240016b0 	.word	0x240016b0

08017958 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8017958:	b480      	push	{r7}
 801795a:	b085      	sub	sp, #20
 801795c:	af00      	add	r7, sp, #0
 801795e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8017960:	687b      	ldr	r3, [r7, #4]
 8017962:	3b01      	subs	r3, #1
 8017964:	607b      	str	r3, [r7, #4]
 8017966:	687b      	ldr	r3, [r7, #4]
 8017968:	2b01      	cmp	r3, #1
 801796a:	d825      	bhi.n	80179b8 <dec_lock+0x60>
		n = Files[i].ctr;
 801796c:	4a17      	ldr	r2, [pc, #92]	; (80179cc <dec_lock+0x74>)
 801796e:	687b      	ldr	r3, [r7, #4]
 8017970:	011b      	lsls	r3, r3, #4
 8017972:	4413      	add	r3, r2
 8017974:	330c      	adds	r3, #12
 8017976:	881b      	ldrh	r3, [r3, #0]
 8017978:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 801797a:	89fb      	ldrh	r3, [r7, #14]
 801797c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017980:	d101      	bne.n	8017986 <dec_lock+0x2e>
 8017982:	2300      	movs	r3, #0
 8017984:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8017986:	89fb      	ldrh	r3, [r7, #14]
 8017988:	2b00      	cmp	r3, #0
 801798a:	d002      	beq.n	8017992 <dec_lock+0x3a>
 801798c:	89fb      	ldrh	r3, [r7, #14]
 801798e:	3b01      	subs	r3, #1
 8017990:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8017992:	4a0e      	ldr	r2, [pc, #56]	; (80179cc <dec_lock+0x74>)
 8017994:	687b      	ldr	r3, [r7, #4]
 8017996:	011b      	lsls	r3, r3, #4
 8017998:	4413      	add	r3, r2
 801799a:	330c      	adds	r3, #12
 801799c:	89fa      	ldrh	r2, [r7, #14]
 801799e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80179a0:	89fb      	ldrh	r3, [r7, #14]
 80179a2:	2b00      	cmp	r3, #0
 80179a4:	d105      	bne.n	80179b2 <dec_lock+0x5a>
 80179a6:	4a09      	ldr	r2, [pc, #36]	; (80179cc <dec_lock+0x74>)
 80179a8:	687b      	ldr	r3, [r7, #4]
 80179aa:	011b      	lsls	r3, r3, #4
 80179ac:	4413      	add	r3, r2
 80179ae:	2200      	movs	r2, #0
 80179b0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80179b2:	2300      	movs	r3, #0
 80179b4:	737b      	strb	r3, [r7, #13]
 80179b6:	e001      	b.n	80179bc <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80179b8:	2302      	movs	r3, #2
 80179ba:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80179bc:	7b7b      	ldrb	r3, [r7, #13]
}
 80179be:	4618      	mov	r0, r3
 80179c0:	3714      	adds	r7, #20
 80179c2:	46bd      	mov	sp, r7
 80179c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80179c8:	4770      	bx	lr
 80179ca:	bf00      	nop
 80179cc:	240016b0 	.word	0x240016b0

080179d0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80179d0:	b480      	push	{r7}
 80179d2:	b085      	sub	sp, #20
 80179d4:	af00      	add	r7, sp, #0
 80179d6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80179d8:	2300      	movs	r3, #0
 80179da:	60fb      	str	r3, [r7, #12]
 80179dc:	e010      	b.n	8017a00 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80179de:	4a0d      	ldr	r2, [pc, #52]	; (8017a14 <clear_lock+0x44>)
 80179e0:	68fb      	ldr	r3, [r7, #12]
 80179e2:	011b      	lsls	r3, r3, #4
 80179e4:	4413      	add	r3, r2
 80179e6:	681b      	ldr	r3, [r3, #0]
 80179e8:	687a      	ldr	r2, [r7, #4]
 80179ea:	429a      	cmp	r2, r3
 80179ec:	d105      	bne.n	80179fa <clear_lock+0x2a>
 80179ee:	4a09      	ldr	r2, [pc, #36]	; (8017a14 <clear_lock+0x44>)
 80179f0:	68fb      	ldr	r3, [r7, #12]
 80179f2:	011b      	lsls	r3, r3, #4
 80179f4:	4413      	add	r3, r2
 80179f6:	2200      	movs	r2, #0
 80179f8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80179fa:	68fb      	ldr	r3, [r7, #12]
 80179fc:	3301      	adds	r3, #1
 80179fe:	60fb      	str	r3, [r7, #12]
 8017a00:	68fb      	ldr	r3, [r7, #12]
 8017a02:	2b01      	cmp	r3, #1
 8017a04:	d9eb      	bls.n	80179de <clear_lock+0xe>
	}
}
 8017a06:	bf00      	nop
 8017a08:	bf00      	nop
 8017a0a:	3714      	adds	r7, #20
 8017a0c:	46bd      	mov	sp, r7
 8017a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a12:	4770      	bx	lr
 8017a14:	240016b0 	.word	0x240016b0

08017a18 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8017a18:	b580      	push	{r7, lr}
 8017a1a:	b086      	sub	sp, #24
 8017a1c:	af00      	add	r7, sp, #0
 8017a1e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8017a20:	2300      	movs	r3, #0
 8017a22:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8017a24:	687b      	ldr	r3, [r7, #4]
 8017a26:	78db      	ldrb	r3, [r3, #3]
 8017a28:	2b00      	cmp	r3, #0
 8017a2a:	d034      	beq.n	8017a96 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8017a2c:	687b      	ldr	r3, [r7, #4]
 8017a2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8017a30:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8017a32:	687b      	ldr	r3, [r7, #4]
 8017a34:	7858      	ldrb	r0, [r3, #1]
 8017a36:	687b      	ldr	r3, [r7, #4]
 8017a38:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8017a3c:	2301      	movs	r3, #1
 8017a3e:	697a      	ldr	r2, [r7, #20]
 8017a40:	f7ff fd40 	bl	80174c4 <disk_write>
 8017a44:	4603      	mov	r3, r0
 8017a46:	2b00      	cmp	r3, #0
 8017a48:	d002      	beq.n	8017a50 <sync_window+0x38>
			res = FR_DISK_ERR;
 8017a4a:	2301      	movs	r3, #1
 8017a4c:	73fb      	strb	r3, [r7, #15]
 8017a4e:	e022      	b.n	8017a96 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8017a50:	687b      	ldr	r3, [r7, #4]
 8017a52:	2200      	movs	r2, #0
 8017a54:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8017a56:	687b      	ldr	r3, [r7, #4]
 8017a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017a5a:	697a      	ldr	r2, [r7, #20]
 8017a5c:	1ad2      	subs	r2, r2, r3
 8017a5e:	687b      	ldr	r3, [r7, #4]
 8017a60:	6a1b      	ldr	r3, [r3, #32]
 8017a62:	429a      	cmp	r2, r3
 8017a64:	d217      	bcs.n	8017a96 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8017a66:	687b      	ldr	r3, [r7, #4]
 8017a68:	789b      	ldrb	r3, [r3, #2]
 8017a6a:	613b      	str	r3, [r7, #16]
 8017a6c:	e010      	b.n	8017a90 <sync_window+0x78>
					wsect += fs->fsize;
 8017a6e:	687b      	ldr	r3, [r7, #4]
 8017a70:	6a1b      	ldr	r3, [r3, #32]
 8017a72:	697a      	ldr	r2, [r7, #20]
 8017a74:	4413      	add	r3, r2
 8017a76:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8017a78:	687b      	ldr	r3, [r7, #4]
 8017a7a:	7858      	ldrb	r0, [r3, #1]
 8017a7c:	687b      	ldr	r3, [r7, #4]
 8017a7e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8017a82:	2301      	movs	r3, #1
 8017a84:	697a      	ldr	r2, [r7, #20]
 8017a86:	f7ff fd1d 	bl	80174c4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8017a8a:	693b      	ldr	r3, [r7, #16]
 8017a8c:	3b01      	subs	r3, #1
 8017a8e:	613b      	str	r3, [r7, #16]
 8017a90:	693b      	ldr	r3, [r7, #16]
 8017a92:	2b01      	cmp	r3, #1
 8017a94:	d8eb      	bhi.n	8017a6e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8017a96:	7bfb      	ldrb	r3, [r7, #15]
}
 8017a98:	4618      	mov	r0, r3
 8017a9a:	3718      	adds	r7, #24
 8017a9c:	46bd      	mov	sp, r7
 8017a9e:	bd80      	pop	{r7, pc}

08017aa0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8017aa0:	b580      	push	{r7, lr}
 8017aa2:	b084      	sub	sp, #16
 8017aa4:	af00      	add	r7, sp, #0
 8017aa6:	6078      	str	r0, [r7, #4]
 8017aa8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8017aaa:	2300      	movs	r3, #0
 8017aac:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8017aae:	687b      	ldr	r3, [r7, #4]
 8017ab0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8017ab2:	683a      	ldr	r2, [r7, #0]
 8017ab4:	429a      	cmp	r2, r3
 8017ab6:	d01b      	beq.n	8017af0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8017ab8:	6878      	ldr	r0, [r7, #4]
 8017aba:	f7ff ffad 	bl	8017a18 <sync_window>
 8017abe:	4603      	mov	r3, r0
 8017ac0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8017ac2:	7bfb      	ldrb	r3, [r7, #15]
 8017ac4:	2b00      	cmp	r3, #0
 8017ac6:	d113      	bne.n	8017af0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8017ac8:	687b      	ldr	r3, [r7, #4]
 8017aca:	7858      	ldrb	r0, [r3, #1]
 8017acc:	687b      	ldr	r3, [r7, #4]
 8017ace:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8017ad2:	2301      	movs	r3, #1
 8017ad4:	683a      	ldr	r2, [r7, #0]
 8017ad6:	f7ff fcd5 	bl	8017484 <disk_read>
 8017ada:	4603      	mov	r3, r0
 8017adc:	2b00      	cmp	r3, #0
 8017ade:	d004      	beq.n	8017aea <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8017ae0:	f04f 33ff 	mov.w	r3, #4294967295
 8017ae4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8017ae6:	2301      	movs	r3, #1
 8017ae8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8017aea:	687b      	ldr	r3, [r7, #4]
 8017aec:	683a      	ldr	r2, [r7, #0]
 8017aee:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8017af0:	7bfb      	ldrb	r3, [r7, #15]
}
 8017af2:	4618      	mov	r0, r3
 8017af4:	3710      	adds	r7, #16
 8017af6:	46bd      	mov	sp, r7
 8017af8:	bd80      	pop	{r7, pc}
	...

08017afc <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8017afc:	b580      	push	{r7, lr}
 8017afe:	b084      	sub	sp, #16
 8017b00:	af00      	add	r7, sp, #0
 8017b02:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8017b04:	6878      	ldr	r0, [r7, #4]
 8017b06:	f7ff ff87 	bl	8017a18 <sync_window>
 8017b0a:	4603      	mov	r3, r0
 8017b0c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8017b0e:	7bfb      	ldrb	r3, [r7, #15]
 8017b10:	2b00      	cmp	r3, #0
 8017b12:	d159      	bne.n	8017bc8 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8017b14:	687b      	ldr	r3, [r7, #4]
 8017b16:	781b      	ldrb	r3, [r3, #0]
 8017b18:	2b03      	cmp	r3, #3
 8017b1a:	d149      	bne.n	8017bb0 <sync_fs+0xb4>
 8017b1c:	687b      	ldr	r3, [r7, #4]
 8017b1e:	791b      	ldrb	r3, [r3, #4]
 8017b20:	2b01      	cmp	r3, #1
 8017b22:	d145      	bne.n	8017bb0 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8017b24:	687b      	ldr	r3, [r7, #4]
 8017b26:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8017b2a:	687b      	ldr	r3, [r7, #4]
 8017b2c:	899b      	ldrh	r3, [r3, #12]
 8017b2e:	461a      	mov	r2, r3
 8017b30:	2100      	movs	r1, #0
 8017b32:	f7ff fda8 	bl	8017686 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8017b36:	687b      	ldr	r3, [r7, #4]
 8017b38:	3338      	adds	r3, #56	; 0x38
 8017b3a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8017b3e:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8017b42:	4618      	mov	r0, r3
 8017b44:	f7ff fd37 	bl	80175b6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8017b48:	687b      	ldr	r3, [r7, #4]
 8017b4a:	3338      	adds	r3, #56	; 0x38
 8017b4c:	4921      	ldr	r1, [pc, #132]	; (8017bd4 <sync_fs+0xd8>)
 8017b4e:	4618      	mov	r0, r3
 8017b50:	f7ff fd4c 	bl	80175ec <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8017b54:	687b      	ldr	r3, [r7, #4]
 8017b56:	3338      	adds	r3, #56	; 0x38
 8017b58:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8017b5c:	491e      	ldr	r1, [pc, #120]	; (8017bd8 <sync_fs+0xdc>)
 8017b5e:	4618      	mov	r0, r3
 8017b60:	f7ff fd44 	bl	80175ec <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8017b64:	687b      	ldr	r3, [r7, #4]
 8017b66:	3338      	adds	r3, #56	; 0x38
 8017b68:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8017b6c:	687b      	ldr	r3, [r7, #4]
 8017b6e:	699b      	ldr	r3, [r3, #24]
 8017b70:	4619      	mov	r1, r3
 8017b72:	4610      	mov	r0, r2
 8017b74:	f7ff fd3a 	bl	80175ec <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8017b78:	687b      	ldr	r3, [r7, #4]
 8017b7a:	3338      	adds	r3, #56	; 0x38
 8017b7c:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8017b80:	687b      	ldr	r3, [r7, #4]
 8017b82:	695b      	ldr	r3, [r3, #20]
 8017b84:	4619      	mov	r1, r3
 8017b86:	4610      	mov	r0, r2
 8017b88:	f7ff fd30 	bl	80175ec <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8017b8c:	687b      	ldr	r3, [r7, #4]
 8017b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017b90:	1c5a      	adds	r2, r3, #1
 8017b92:	687b      	ldr	r3, [r7, #4]
 8017b94:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8017b96:	687b      	ldr	r3, [r7, #4]
 8017b98:	7858      	ldrb	r0, [r3, #1]
 8017b9a:	687b      	ldr	r3, [r7, #4]
 8017b9c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8017ba0:	687b      	ldr	r3, [r7, #4]
 8017ba2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8017ba4:	2301      	movs	r3, #1
 8017ba6:	f7ff fc8d 	bl	80174c4 <disk_write>
			fs->fsi_flag = 0;
 8017baa:	687b      	ldr	r3, [r7, #4]
 8017bac:	2200      	movs	r2, #0
 8017bae:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8017bb0:	687b      	ldr	r3, [r7, #4]
 8017bb2:	785b      	ldrb	r3, [r3, #1]
 8017bb4:	2200      	movs	r2, #0
 8017bb6:	2100      	movs	r1, #0
 8017bb8:	4618      	mov	r0, r3
 8017bba:	f7ff fca3 	bl	8017504 <disk_ioctl>
 8017bbe:	4603      	mov	r3, r0
 8017bc0:	2b00      	cmp	r3, #0
 8017bc2:	d001      	beq.n	8017bc8 <sync_fs+0xcc>
 8017bc4:	2301      	movs	r3, #1
 8017bc6:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8017bc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8017bca:	4618      	mov	r0, r3
 8017bcc:	3710      	adds	r7, #16
 8017bce:	46bd      	mov	sp, r7
 8017bd0:	bd80      	pop	{r7, pc}
 8017bd2:	bf00      	nop
 8017bd4:	41615252 	.word	0x41615252
 8017bd8:	61417272 	.word	0x61417272

08017bdc <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8017bdc:	b480      	push	{r7}
 8017bde:	b083      	sub	sp, #12
 8017be0:	af00      	add	r7, sp, #0
 8017be2:	6078      	str	r0, [r7, #4]
 8017be4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8017be6:	683b      	ldr	r3, [r7, #0]
 8017be8:	3b02      	subs	r3, #2
 8017bea:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8017bec:	687b      	ldr	r3, [r7, #4]
 8017bee:	69db      	ldr	r3, [r3, #28]
 8017bf0:	3b02      	subs	r3, #2
 8017bf2:	683a      	ldr	r2, [r7, #0]
 8017bf4:	429a      	cmp	r2, r3
 8017bf6:	d301      	bcc.n	8017bfc <clust2sect+0x20>
 8017bf8:	2300      	movs	r3, #0
 8017bfa:	e008      	b.n	8017c0e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8017bfc:	687b      	ldr	r3, [r7, #4]
 8017bfe:	895b      	ldrh	r3, [r3, #10]
 8017c00:	461a      	mov	r2, r3
 8017c02:	683b      	ldr	r3, [r7, #0]
 8017c04:	fb03 f202 	mul.w	r2, r3, r2
 8017c08:	687b      	ldr	r3, [r7, #4]
 8017c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017c0c:	4413      	add	r3, r2
}
 8017c0e:	4618      	mov	r0, r3
 8017c10:	370c      	adds	r7, #12
 8017c12:	46bd      	mov	sp, r7
 8017c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c18:	4770      	bx	lr

08017c1a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8017c1a:	b580      	push	{r7, lr}
 8017c1c:	b086      	sub	sp, #24
 8017c1e:	af00      	add	r7, sp, #0
 8017c20:	6078      	str	r0, [r7, #4]
 8017c22:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8017c24:	687b      	ldr	r3, [r7, #4]
 8017c26:	681b      	ldr	r3, [r3, #0]
 8017c28:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8017c2a:	683b      	ldr	r3, [r7, #0]
 8017c2c:	2b01      	cmp	r3, #1
 8017c2e:	d904      	bls.n	8017c3a <get_fat+0x20>
 8017c30:	693b      	ldr	r3, [r7, #16]
 8017c32:	69db      	ldr	r3, [r3, #28]
 8017c34:	683a      	ldr	r2, [r7, #0]
 8017c36:	429a      	cmp	r2, r3
 8017c38:	d302      	bcc.n	8017c40 <get_fat+0x26>
		val = 1;	/* Internal error */
 8017c3a:	2301      	movs	r3, #1
 8017c3c:	617b      	str	r3, [r7, #20]
 8017c3e:	e0bb      	b.n	8017db8 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8017c40:	f04f 33ff 	mov.w	r3, #4294967295
 8017c44:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8017c46:	693b      	ldr	r3, [r7, #16]
 8017c48:	781b      	ldrb	r3, [r3, #0]
 8017c4a:	2b03      	cmp	r3, #3
 8017c4c:	f000 8083 	beq.w	8017d56 <get_fat+0x13c>
 8017c50:	2b03      	cmp	r3, #3
 8017c52:	f300 80a7 	bgt.w	8017da4 <get_fat+0x18a>
 8017c56:	2b01      	cmp	r3, #1
 8017c58:	d002      	beq.n	8017c60 <get_fat+0x46>
 8017c5a:	2b02      	cmp	r3, #2
 8017c5c:	d056      	beq.n	8017d0c <get_fat+0xf2>
 8017c5e:	e0a1      	b.n	8017da4 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8017c60:	683b      	ldr	r3, [r7, #0]
 8017c62:	60fb      	str	r3, [r7, #12]
 8017c64:	68fb      	ldr	r3, [r7, #12]
 8017c66:	085b      	lsrs	r3, r3, #1
 8017c68:	68fa      	ldr	r2, [r7, #12]
 8017c6a:	4413      	add	r3, r2
 8017c6c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8017c6e:	693b      	ldr	r3, [r7, #16]
 8017c70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8017c72:	693b      	ldr	r3, [r7, #16]
 8017c74:	899b      	ldrh	r3, [r3, #12]
 8017c76:	4619      	mov	r1, r3
 8017c78:	68fb      	ldr	r3, [r7, #12]
 8017c7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8017c7e:	4413      	add	r3, r2
 8017c80:	4619      	mov	r1, r3
 8017c82:	6938      	ldr	r0, [r7, #16]
 8017c84:	f7ff ff0c 	bl	8017aa0 <move_window>
 8017c88:	4603      	mov	r3, r0
 8017c8a:	2b00      	cmp	r3, #0
 8017c8c:	f040 808d 	bne.w	8017daa <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 8017c90:	68fb      	ldr	r3, [r7, #12]
 8017c92:	1c5a      	adds	r2, r3, #1
 8017c94:	60fa      	str	r2, [r7, #12]
 8017c96:	693a      	ldr	r2, [r7, #16]
 8017c98:	8992      	ldrh	r2, [r2, #12]
 8017c9a:	fbb3 f1f2 	udiv	r1, r3, r2
 8017c9e:	fb01 f202 	mul.w	r2, r1, r2
 8017ca2:	1a9b      	subs	r3, r3, r2
 8017ca4:	693a      	ldr	r2, [r7, #16]
 8017ca6:	4413      	add	r3, r2
 8017ca8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8017cac:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8017cae:	693b      	ldr	r3, [r7, #16]
 8017cb0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8017cb2:	693b      	ldr	r3, [r7, #16]
 8017cb4:	899b      	ldrh	r3, [r3, #12]
 8017cb6:	4619      	mov	r1, r3
 8017cb8:	68fb      	ldr	r3, [r7, #12]
 8017cba:	fbb3 f3f1 	udiv	r3, r3, r1
 8017cbe:	4413      	add	r3, r2
 8017cc0:	4619      	mov	r1, r3
 8017cc2:	6938      	ldr	r0, [r7, #16]
 8017cc4:	f7ff feec 	bl	8017aa0 <move_window>
 8017cc8:	4603      	mov	r3, r0
 8017cca:	2b00      	cmp	r3, #0
 8017ccc:	d16f      	bne.n	8017dae <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 8017cce:	693b      	ldr	r3, [r7, #16]
 8017cd0:	899b      	ldrh	r3, [r3, #12]
 8017cd2:	461a      	mov	r2, r3
 8017cd4:	68fb      	ldr	r3, [r7, #12]
 8017cd6:	fbb3 f1f2 	udiv	r1, r3, r2
 8017cda:	fb01 f202 	mul.w	r2, r1, r2
 8017cde:	1a9b      	subs	r3, r3, r2
 8017ce0:	693a      	ldr	r2, [r7, #16]
 8017ce2:	4413      	add	r3, r2
 8017ce4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8017ce8:	021b      	lsls	r3, r3, #8
 8017cea:	461a      	mov	r2, r3
 8017cec:	68bb      	ldr	r3, [r7, #8]
 8017cee:	4313      	orrs	r3, r2
 8017cf0:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8017cf2:	683b      	ldr	r3, [r7, #0]
 8017cf4:	f003 0301 	and.w	r3, r3, #1
 8017cf8:	2b00      	cmp	r3, #0
 8017cfa:	d002      	beq.n	8017d02 <get_fat+0xe8>
 8017cfc:	68bb      	ldr	r3, [r7, #8]
 8017cfe:	091b      	lsrs	r3, r3, #4
 8017d00:	e002      	b.n	8017d08 <get_fat+0xee>
 8017d02:	68bb      	ldr	r3, [r7, #8]
 8017d04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8017d08:	617b      	str	r3, [r7, #20]
			break;
 8017d0a:	e055      	b.n	8017db8 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8017d0c:	693b      	ldr	r3, [r7, #16]
 8017d0e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8017d10:	693b      	ldr	r3, [r7, #16]
 8017d12:	899b      	ldrh	r3, [r3, #12]
 8017d14:	085b      	lsrs	r3, r3, #1
 8017d16:	b29b      	uxth	r3, r3
 8017d18:	4619      	mov	r1, r3
 8017d1a:	683b      	ldr	r3, [r7, #0]
 8017d1c:	fbb3 f3f1 	udiv	r3, r3, r1
 8017d20:	4413      	add	r3, r2
 8017d22:	4619      	mov	r1, r3
 8017d24:	6938      	ldr	r0, [r7, #16]
 8017d26:	f7ff febb 	bl	8017aa0 <move_window>
 8017d2a:	4603      	mov	r3, r0
 8017d2c:	2b00      	cmp	r3, #0
 8017d2e:	d140      	bne.n	8017db2 <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8017d30:	693b      	ldr	r3, [r7, #16]
 8017d32:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8017d36:	683b      	ldr	r3, [r7, #0]
 8017d38:	005b      	lsls	r3, r3, #1
 8017d3a:	693a      	ldr	r2, [r7, #16]
 8017d3c:	8992      	ldrh	r2, [r2, #12]
 8017d3e:	fbb3 f0f2 	udiv	r0, r3, r2
 8017d42:	fb00 f202 	mul.w	r2, r0, r2
 8017d46:	1a9b      	subs	r3, r3, r2
 8017d48:	440b      	add	r3, r1
 8017d4a:	4618      	mov	r0, r3
 8017d4c:	f7ff fbf8 	bl	8017540 <ld_word>
 8017d50:	4603      	mov	r3, r0
 8017d52:	617b      	str	r3, [r7, #20]
			break;
 8017d54:	e030      	b.n	8017db8 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8017d56:	693b      	ldr	r3, [r7, #16]
 8017d58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8017d5a:	693b      	ldr	r3, [r7, #16]
 8017d5c:	899b      	ldrh	r3, [r3, #12]
 8017d5e:	089b      	lsrs	r3, r3, #2
 8017d60:	b29b      	uxth	r3, r3
 8017d62:	4619      	mov	r1, r3
 8017d64:	683b      	ldr	r3, [r7, #0]
 8017d66:	fbb3 f3f1 	udiv	r3, r3, r1
 8017d6a:	4413      	add	r3, r2
 8017d6c:	4619      	mov	r1, r3
 8017d6e:	6938      	ldr	r0, [r7, #16]
 8017d70:	f7ff fe96 	bl	8017aa0 <move_window>
 8017d74:	4603      	mov	r3, r0
 8017d76:	2b00      	cmp	r3, #0
 8017d78:	d11d      	bne.n	8017db6 <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8017d7a:	693b      	ldr	r3, [r7, #16]
 8017d7c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8017d80:	683b      	ldr	r3, [r7, #0]
 8017d82:	009b      	lsls	r3, r3, #2
 8017d84:	693a      	ldr	r2, [r7, #16]
 8017d86:	8992      	ldrh	r2, [r2, #12]
 8017d88:	fbb3 f0f2 	udiv	r0, r3, r2
 8017d8c:	fb00 f202 	mul.w	r2, r0, r2
 8017d90:	1a9b      	subs	r3, r3, r2
 8017d92:	440b      	add	r3, r1
 8017d94:	4618      	mov	r0, r3
 8017d96:	f7ff fbeb 	bl	8017570 <ld_dword>
 8017d9a:	4603      	mov	r3, r0
 8017d9c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8017da0:	617b      	str	r3, [r7, #20]
			break;
 8017da2:	e009      	b.n	8017db8 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8017da4:	2301      	movs	r3, #1
 8017da6:	617b      	str	r3, [r7, #20]
 8017da8:	e006      	b.n	8017db8 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8017daa:	bf00      	nop
 8017dac:	e004      	b.n	8017db8 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8017dae:	bf00      	nop
 8017db0:	e002      	b.n	8017db8 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8017db2:	bf00      	nop
 8017db4:	e000      	b.n	8017db8 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8017db6:	bf00      	nop
		}
	}

	return val;
 8017db8:	697b      	ldr	r3, [r7, #20]
}
 8017dba:	4618      	mov	r0, r3
 8017dbc:	3718      	adds	r7, #24
 8017dbe:	46bd      	mov	sp, r7
 8017dc0:	bd80      	pop	{r7, pc}

08017dc2 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8017dc2:	b590      	push	{r4, r7, lr}
 8017dc4:	b089      	sub	sp, #36	; 0x24
 8017dc6:	af00      	add	r7, sp, #0
 8017dc8:	60f8      	str	r0, [r7, #12]
 8017dca:	60b9      	str	r1, [r7, #8]
 8017dcc:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8017dce:	2302      	movs	r3, #2
 8017dd0:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8017dd2:	68bb      	ldr	r3, [r7, #8]
 8017dd4:	2b01      	cmp	r3, #1
 8017dd6:	f240 8109 	bls.w	8017fec <put_fat+0x22a>
 8017dda:	68fb      	ldr	r3, [r7, #12]
 8017ddc:	69db      	ldr	r3, [r3, #28]
 8017dde:	68ba      	ldr	r2, [r7, #8]
 8017de0:	429a      	cmp	r2, r3
 8017de2:	f080 8103 	bcs.w	8017fec <put_fat+0x22a>
		switch (fs->fs_type) {
 8017de6:	68fb      	ldr	r3, [r7, #12]
 8017de8:	781b      	ldrb	r3, [r3, #0]
 8017dea:	2b03      	cmp	r3, #3
 8017dec:	f000 80b6 	beq.w	8017f5c <put_fat+0x19a>
 8017df0:	2b03      	cmp	r3, #3
 8017df2:	f300 80fb 	bgt.w	8017fec <put_fat+0x22a>
 8017df6:	2b01      	cmp	r3, #1
 8017df8:	d003      	beq.n	8017e02 <put_fat+0x40>
 8017dfa:	2b02      	cmp	r3, #2
 8017dfc:	f000 8083 	beq.w	8017f06 <put_fat+0x144>
 8017e00:	e0f4      	b.n	8017fec <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8017e02:	68bb      	ldr	r3, [r7, #8]
 8017e04:	61bb      	str	r3, [r7, #24]
 8017e06:	69bb      	ldr	r3, [r7, #24]
 8017e08:	085b      	lsrs	r3, r3, #1
 8017e0a:	69ba      	ldr	r2, [r7, #24]
 8017e0c:	4413      	add	r3, r2
 8017e0e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8017e10:	68fb      	ldr	r3, [r7, #12]
 8017e12:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8017e14:	68fb      	ldr	r3, [r7, #12]
 8017e16:	899b      	ldrh	r3, [r3, #12]
 8017e18:	4619      	mov	r1, r3
 8017e1a:	69bb      	ldr	r3, [r7, #24]
 8017e1c:	fbb3 f3f1 	udiv	r3, r3, r1
 8017e20:	4413      	add	r3, r2
 8017e22:	4619      	mov	r1, r3
 8017e24:	68f8      	ldr	r0, [r7, #12]
 8017e26:	f7ff fe3b 	bl	8017aa0 <move_window>
 8017e2a:	4603      	mov	r3, r0
 8017e2c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8017e2e:	7ffb      	ldrb	r3, [r7, #31]
 8017e30:	2b00      	cmp	r3, #0
 8017e32:	f040 80d4 	bne.w	8017fde <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 8017e36:	68fb      	ldr	r3, [r7, #12]
 8017e38:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8017e3c:	69bb      	ldr	r3, [r7, #24]
 8017e3e:	1c5a      	adds	r2, r3, #1
 8017e40:	61ba      	str	r2, [r7, #24]
 8017e42:	68fa      	ldr	r2, [r7, #12]
 8017e44:	8992      	ldrh	r2, [r2, #12]
 8017e46:	fbb3 f0f2 	udiv	r0, r3, r2
 8017e4a:	fb00 f202 	mul.w	r2, r0, r2
 8017e4e:	1a9b      	subs	r3, r3, r2
 8017e50:	440b      	add	r3, r1
 8017e52:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8017e54:	68bb      	ldr	r3, [r7, #8]
 8017e56:	f003 0301 	and.w	r3, r3, #1
 8017e5a:	2b00      	cmp	r3, #0
 8017e5c:	d00d      	beq.n	8017e7a <put_fat+0xb8>
 8017e5e:	697b      	ldr	r3, [r7, #20]
 8017e60:	781b      	ldrb	r3, [r3, #0]
 8017e62:	b25b      	sxtb	r3, r3
 8017e64:	f003 030f 	and.w	r3, r3, #15
 8017e68:	b25a      	sxtb	r2, r3
 8017e6a:	687b      	ldr	r3, [r7, #4]
 8017e6c:	b2db      	uxtb	r3, r3
 8017e6e:	011b      	lsls	r3, r3, #4
 8017e70:	b25b      	sxtb	r3, r3
 8017e72:	4313      	orrs	r3, r2
 8017e74:	b25b      	sxtb	r3, r3
 8017e76:	b2db      	uxtb	r3, r3
 8017e78:	e001      	b.n	8017e7e <put_fat+0xbc>
 8017e7a:	687b      	ldr	r3, [r7, #4]
 8017e7c:	b2db      	uxtb	r3, r3
 8017e7e:	697a      	ldr	r2, [r7, #20]
 8017e80:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8017e82:	68fb      	ldr	r3, [r7, #12]
 8017e84:	2201      	movs	r2, #1
 8017e86:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8017e88:	68fb      	ldr	r3, [r7, #12]
 8017e8a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8017e8c:	68fb      	ldr	r3, [r7, #12]
 8017e8e:	899b      	ldrh	r3, [r3, #12]
 8017e90:	4619      	mov	r1, r3
 8017e92:	69bb      	ldr	r3, [r7, #24]
 8017e94:	fbb3 f3f1 	udiv	r3, r3, r1
 8017e98:	4413      	add	r3, r2
 8017e9a:	4619      	mov	r1, r3
 8017e9c:	68f8      	ldr	r0, [r7, #12]
 8017e9e:	f7ff fdff 	bl	8017aa0 <move_window>
 8017ea2:	4603      	mov	r3, r0
 8017ea4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8017ea6:	7ffb      	ldrb	r3, [r7, #31]
 8017ea8:	2b00      	cmp	r3, #0
 8017eaa:	f040 809a 	bne.w	8017fe2 <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 8017eae:	68fb      	ldr	r3, [r7, #12]
 8017eb0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8017eb4:	68fb      	ldr	r3, [r7, #12]
 8017eb6:	899b      	ldrh	r3, [r3, #12]
 8017eb8:	461a      	mov	r2, r3
 8017eba:	69bb      	ldr	r3, [r7, #24]
 8017ebc:	fbb3 f0f2 	udiv	r0, r3, r2
 8017ec0:	fb00 f202 	mul.w	r2, r0, r2
 8017ec4:	1a9b      	subs	r3, r3, r2
 8017ec6:	440b      	add	r3, r1
 8017ec8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8017eca:	68bb      	ldr	r3, [r7, #8]
 8017ecc:	f003 0301 	and.w	r3, r3, #1
 8017ed0:	2b00      	cmp	r3, #0
 8017ed2:	d003      	beq.n	8017edc <put_fat+0x11a>
 8017ed4:	687b      	ldr	r3, [r7, #4]
 8017ed6:	091b      	lsrs	r3, r3, #4
 8017ed8:	b2db      	uxtb	r3, r3
 8017eda:	e00e      	b.n	8017efa <put_fat+0x138>
 8017edc:	697b      	ldr	r3, [r7, #20]
 8017ede:	781b      	ldrb	r3, [r3, #0]
 8017ee0:	b25b      	sxtb	r3, r3
 8017ee2:	f023 030f 	bic.w	r3, r3, #15
 8017ee6:	b25a      	sxtb	r2, r3
 8017ee8:	687b      	ldr	r3, [r7, #4]
 8017eea:	0a1b      	lsrs	r3, r3, #8
 8017eec:	b25b      	sxtb	r3, r3
 8017eee:	f003 030f 	and.w	r3, r3, #15
 8017ef2:	b25b      	sxtb	r3, r3
 8017ef4:	4313      	orrs	r3, r2
 8017ef6:	b25b      	sxtb	r3, r3
 8017ef8:	b2db      	uxtb	r3, r3
 8017efa:	697a      	ldr	r2, [r7, #20]
 8017efc:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8017efe:	68fb      	ldr	r3, [r7, #12]
 8017f00:	2201      	movs	r2, #1
 8017f02:	70da      	strb	r2, [r3, #3]
			break;
 8017f04:	e072      	b.n	8017fec <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8017f06:	68fb      	ldr	r3, [r7, #12]
 8017f08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8017f0a:	68fb      	ldr	r3, [r7, #12]
 8017f0c:	899b      	ldrh	r3, [r3, #12]
 8017f0e:	085b      	lsrs	r3, r3, #1
 8017f10:	b29b      	uxth	r3, r3
 8017f12:	4619      	mov	r1, r3
 8017f14:	68bb      	ldr	r3, [r7, #8]
 8017f16:	fbb3 f3f1 	udiv	r3, r3, r1
 8017f1a:	4413      	add	r3, r2
 8017f1c:	4619      	mov	r1, r3
 8017f1e:	68f8      	ldr	r0, [r7, #12]
 8017f20:	f7ff fdbe 	bl	8017aa0 <move_window>
 8017f24:	4603      	mov	r3, r0
 8017f26:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8017f28:	7ffb      	ldrb	r3, [r7, #31]
 8017f2a:	2b00      	cmp	r3, #0
 8017f2c:	d15b      	bne.n	8017fe6 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8017f2e:	68fb      	ldr	r3, [r7, #12]
 8017f30:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8017f34:	68bb      	ldr	r3, [r7, #8]
 8017f36:	005b      	lsls	r3, r3, #1
 8017f38:	68fa      	ldr	r2, [r7, #12]
 8017f3a:	8992      	ldrh	r2, [r2, #12]
 8017f3c:	fbb3 f0f2 	udiv	r0, r3, r2
 8017f40:	fb00 f202 	mul.w	r2, r0, r2
 8017f44:	1a9b      	subs	r3, r3, r2
 8017f46:	440b      	add	r3, r1
 8017f48:	687a      	ldr	r2, [r7, #4]
 8017f4a:	b292      	uxth	r2, r2
 8017f4c:	4611      	mov	r1, r2
 8017f4e:	4618      	mov	r0, r3
 8017f50:	f7ff fb31 	bl	80175b6 <st_word>
			fs->wflag = 1;
 8017f54:	68fb      	ldr	r3, [r7, #12]
 8017f56:	2201      	movs	r2, #1
 8017f58:	70da      	strb	r2, [r3, #3]
			break;
 8017f5a:	e047      	b.n	8017fec <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8017f5c:	68fb      	ldr	r3, [r7, #12]
 8017f5e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8017f60:	68fb      	ldr	r3, [r7, #12]
 8017f62:	899b      	ldrh	r3, [r3, #12]
 8017f64:	089b      	lsrs	r3, r3, #2
 8017f66:	b29b      	uxth	r3, r3
 8017f68:	4619      	mov	r1, r3
 8017f6a:	68bb      	ldr	r3, [r7, #8]
 8017f6c:	fbb3 f3f1 	udiv	r3, r3, r1
 8017f70:	4413      	add	r3, r2
 8017f72:	4619      	mov	r1, r3
 8017f74:	68f8      	ldr	r0, [r7, #12]
 8017f76:	f7ff fd93 	bl	8017aa0 <move_window>
 8017f7a:	4603      	mov	r3, r0
 8017f7c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8017f7e:	7ffb      	ldrb	r3, [r7, #31]
 8017f80:	2b00      	cmp	r3, #0
 8017f82:	d132      	bne.n	8017fea <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8017f84:	687b      	ldr	r3, [r7, #4]
 8017f86:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8017f8a:	68fb      	ldr	r3, [r7, #12]
 8017f8c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8017f90:	68bb      	ldr	r3, [r7, #8]
 8017f92:	009b      	lsls	r3, r3, #2
 8017f94:	68fa      	ldr	r2, [r7, #12]
 8017f96:	8992      	ldrh	r2, [r2, #12]
 8017f98:	fbb3 f0f2 	udiv	r0, r3, r2
 8017f9c:	fb00 f202 	mul.w	r2, r0, r2
 8017fa0:	1a9b      	subs	r3, r3, r2
 8017fa2:	440b      	add	r3, r1
 8017fa4:	4618      	mov	r0, r3
 8017fa6:	f7ff fae3 	bl	8017570 <ld_dword>
 8017faa:	4603      	mov	r3, r0
 8017fac:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8017fb0:	4323      	orrs	r3, r4
 8017fb2:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8017fb4:	68fb      	ldr	r3, [r7, #12]
 8017fb6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8017fba:	68bb      	ldr	r3, [r7, #8]
 8017fbc:	009b      	lsls	r3, r3, #2
 8017fbe:	68fa      	ldr	r2, [r7, #12]
 8017fc0:	8992      	ldrh	r2, [r2, #12]
 8017fc2:	fbb3 f0f2 	udiv	r0, r3, r2
 8017fc6:	fb00 f202 	mul.w	r2, r0, r2
 8017fca:	1a9b      	subs	r3, r3, r2
 8017fcc:	440b      	add	r3, r1
 8017fce:	6879      	ldr	r1, [r7, #4]
 8017fd0:	4618      	mov	r0, r3
 8017fd2:	f7ff fb0b 	bl	80175ec <st_dword>
			fs->wflag = 1;
 8017fd6:	68fb      	ldr	r3, [r7, #12]
 8017fd8:	2201      	movs	r2, #1
 8017fda:	70da      	strb	r2, [r3, #3]
			break;
 8017fdc:	e006      	b.n	8017fec <put_fat+0x22a>
			if (res != FR_OK) break;
 8017fde:	bf00      	nop
 8017fe0:	e004      	b.n	8017fec <put_fat+0x22a>
			if (res != FR_OK) break;
 8017fe2:	bf00      	nop
 8017fe4:	e002      	b.n	8017fec <put_fat+0x22a>
			if (res != FR_OK) break;
 8017fe6:	bf00      	nop
 8017fe8:	e000      	b.n	8017fec <put_fat+0x22a>
			if (res != FR_OK) break;
 8017fea:	bf00      	nop
		}
	}
	return res;
 8017fec:	7ffb      	ldrb	r3, [r7, #31]
}
 8017fee:	4618      	mov	r0, r3
 8017ff0:	3724      	adds	r7, #36	; 0x24
 8017ff2:	46bd      	mov	sp, r7
 8017ff4:	bd90      	pop	{r4, r7, pc}

08017ff6 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8017ff6:	b580      	push	{r7, lr}
 8017ff8:	b088      	sub	sp, #32
 8017ffa:	af00      	add	r7, sp, #0
 8017ffc:	60f8      	str	r0, [r7, #12]
 8017ffe:	60b9      	str	r1, [r7, #8]
 8018000:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8018002:	2300      	movs	r3, #0
 8018004:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8018006:	68fb      	ldr	r3, [r7, #12]
 8018008:	681b      	ldr	r3, [r3, #0]
 801800a:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 801800c:	68bb      	ldr	r3, [r7, #8]
 801800e:	2b01      	cmp	r3, #1
 8018010:	d904      	bls.n	801801c <remove_chain+0x26>
 8018012:	69bb      	ldr	r3, [r7, #24]
 8018014:	69db      	ldr	r3, [r3, #28]
 8018016:	68ba      	ldr	r2, [r7, #8]
 8018018:	429a      	cmp	r2, r3
 801801a:	d301      	bcc.n	8018020 <remove_chain+0x2a>
 801801c:	2302      	movs	r3, #2
 801801e:	e04b      	b.n	80180b8 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8018020:	687b      	ldr	r3, [r7, #4]
 8018022:	2b00      	cmp	r3, #0
 8018024:	d00c      	beq.n	8018040 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8018026:	f04f 32ff 	mov.w	r2, #4294967295
 801802a:	6879      	ldr	r1, [r7, #4]
 801802c:	69b8      	ldr	r0, [r7, #24]
 801802e:	f7ff fec8 	bl	8017dc2 <put_fat>
 8018032:	4603      	mov	r3, r0
 8018034:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8018036:	7ffb      	ldrb	r3, [r7, #31]
 8018038:	2b00      	cmp	r3, #0
 801803a:	d001      	beq.n	8018040 <remove_chain+0x4a>
 801803c:	7ffb      	ldrb	r3, [r7, #31]
 801803e:	e03b      	b.n	80180b8 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8018040:	68b9      	ldr	r1, [r7, #8]
 8018042:	68f8      	ldr	r0, [r7, #12]
 8018044:	f7ff fde9 	bl	8017c1a <get_fat>
 8018048:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 801804a:	697b      	ldr	r3, [r7, #20]
 801804c:	2b00      	cmp	r3, #0
 801804e:	d031      	beq.n	80180b4 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8018050:	697b      	ldr	r3, [r7, #20]
 8018052:	2b01      	cmp	r3, #1
 8018054:	d101      	bne.n	801805a <remove_chain+0x64>
 8018056:	2302      	movs	r3, #2
 8018058:	e02e      	b.n	80180b8 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 801805a:	697b      	ldr	r3, [r7, #20]
 801805c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018060:	d101      	bne.n	8018066 <remove_chain+0x70>
 8018062:	2301      	movs	r3, #1
 8018064:	e028      	b.n	80180b8 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8018066:	2200      	movs	r2, #0
 8018068:	68b9      	ldr	r1, [r7, #8]
 801806a:	69b8      	ldr	r0, [r7, #24]
 801806c:	f7ff fea9 	bl	8017dc2 <put_fat>
 8018070:	4603      	mov	r3, r0
 8018072:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8018074:	7ffb      	ldrb	r3, [r7, #31]
 8018076:	2b00      	cmp	r3, #0
 8018078:	d001      	beq.n	801807e <remove_chain+0x88>
 801807a:	7ffb      	ldrb	r3, [r7, #31]
 801807c:	e01c      	b.n	80180b8 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 801807e:	69bb      	ldr	r3, [r7, #24]
 8018080:	699a      	ldr	r2, [r3, #24]
 8018082:	69bb      	ldr	r3, [r7, #24]
 8018084:	69db      	ldr	r3, [r3, #28]
 8018086:	3b02      	subs	r3, #2
 8018088:	429a      	cmp	r2, r3
 801808a:	d20b      	bcs.n	80180a4 <remove_chain+0xae>
			fs->free_clst++;
 801808c:	69bb      	ldr	r3, [r7, #24]
 801808e:	699b      	ldr	r3, [r3, #24]
 8018090:	1c5a      	adds	r2, r3, #1
 8018092:	69bb      	ldr	r3, [r7, #24]
 8018094:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8018096:	69bb      	ldr	r3, [r7, #24]
 8018098:	791b      	ldrb	r3, [r3, #4]
 801809a:	f043 0301 	orr.w	r3, r3, #1
 801809e:	b2da      	uxtb	r2, r3
 80180a0:	69bb      	ldr	r3, [r7, #24]
 80180a2:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80180a4:	697b      	ldr	r3, [r7, #20]
 80180a6:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80180a8:	69bb      	ldr	r3, [r7, #24]
 80180aa:	69db      	ldr	r3, [r3, #28]
 80180ac:	68ba      	ldr	r2, [r7, #8]
 80180ae:	429a      	cmp	r2, r3
 80180b0:	d3c6      	bcc.n	8018040 <remove_chain+0x4a>
 80180b2:	e000      	b.n	80180b6 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80180b4:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80180b6:	2300      	movs	r3, #0
}
 80180b8:	4618      	mov	r0, r3
 80180ba:	3720      	adds	r7, #32
 80180bc:	46bd      	mov	sp, r7
 80180be:	bd80      	pop	{r7, pc}

080180c0 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80180c0:	b580      	push	{r7, lr}
 80180c2:	b088      	sub	sp, #32
 80180c4:	af00      	add	r7, sp, #0
 80180c6:	6078      	str	r0, [r7, #4]
 80180c8:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80180ca:	687b      	ldr	r3, [r7, #4]
 80180cc:	681b      	ldr	r3, [r3, #0]
 80180ce:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80180d0:	683b      	ldr	r3, [r7, #0]
 80180d2:	2b00      	cmp	r3, #0
 80180d4:	d10d      	bne.n	80180f2 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80180d6:	693b      	ldr	r3, [r7, #16]
 80180d8:	695b      	ldr	r3, [r3, #20]
 80180da:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80180dc:	69bb      	ldr	r3, [r7, #24]
 80180de:	2b00      	cmp	r3, #0
 80180e0:	d004      	beq.n	80180ec <create_chain+0x2c>
 80180e2:	693b      	ldr	r3, [r7, #16]
 80180e4:	69db      	ldr	r3, [r3, #28]
 80180e6:	69ba      	ldr	r2, [r7, #24]
 80180e8:	429a      	cmp	r2, r3
 80180ea:	d31b      	bcc.n	8018124 <create_chain+0x64>
 80180ec:	2301      	movs	r3, #1
 80180ee:	61bb      	str	r3, [r7, #24]
 80180f0:	e018      	b.n	8018124 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80180f2:	6839      	ldr	r1, [r7, #0]
 80180f4:	6878      	ldr	r0, [r7, #4]
 80180f6:	f7ff fd90 	bl	8017c1a <get_fat>
 80180fa:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80180fc:	68fb      	ldr	r3, [r7, #12]
 80180fe:	2b01      	cmp	r3, #1
 8018100:	d801      	bhi.n	8018106 <create_chain+0x46>
 8018102:	2301      	movs	r3, #1
 8018104:	e070      	b.n	80181e8 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8018106:	68fb      	ldr	r3, [r7, #12]
 8018108:	f1b3 3fff 	cmp.w	r3, #4294967295
 801810c:	d101      	bne.n	8018112 <create_chain+0x52>
 801810e:	68fb      	ldr	r3, [r7, #12]
 8018110:	e06a      	b.n	80181e8 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8018112:	693b      	ldr	r3, [r7, #16]
 8018114:	69db      	ldr	r3, [r3, #28]
 8018116:	68fa      	ldr	r2, [r7, #12]
 8018118:	429a      	cmp	r2, r3
 801811a:	d201      	bcs.n	8018120 <create_chain+0x60>
 801811c:	68fb      	ldr	r3, [r7, #12]
 801811e:	e063      	b.n	80181e8 <create_chain+0x128>
		scl = clst;
 8018120:	683b      	ldr	r3, [r7, #0]
 8018122:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8018124:	69bb      	ldr	r3, [r7, #24]
 8018126:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8018128:	69fb      	ldr	r3, [r7, #28]
 801812a:	3301      	adds	r3, #1
 801812c:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 801812e:	693b      	ldr	r3, [r7, #16]
 8018130:	69db      	ldr	r3, [r3, #28]
 8018132:	69fa      	ldr	r2, [r7, #28]
 8018134:	429a      	cmp	r2, r3
 8018136:	d307      	bcc.n	8018148 <create_chain+0x88>
				ncl = 2;
 8018138:	2302      	movs	r3, #2
 801813a:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 801813c:	69fa      	ldr	r2, [r7, #28]
 801813e:	69bb      	ldr	r3, [r7, #24]
 8018140:	429a      	cmp	r2, r3
 8018142:	d901      	bls.n	8018148 <create_chain+0x88>
 8018144:	2300      	movs	r3, #0
 8018146:	e04f      	b.n	80181e8 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8018148:	69f9      	ldr	r1, [r7, #28]
 801814a:	6878      	ldr	r0, [r7, #4]
 801814c:	f7ff fd65 	bl	8017c1a <get_fat>
 8018150:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8018152:	68fb      	ldr	r3, [r7, #12]
 8018154:	2b00      	cmp	r3, #0
 8018156:	d00e      	beq.n	8018176 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8018158:	68fb      	ldr	r3, [r7, #12]
 801815a:	2b01      	cmp	r3, #1
 801815c:	d003      	beq.n	8018166 <create_chain+0xa6>
 801815e:	68fb      	ldr	r3, [r7, #12]
 8018160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018164:	d101      	bne.n	801816a <create_chain+0xaa>
 8018166:	68fb      	ldr	r3, [r7, #12]
 8018168:	e03e      	b.n	80181e8 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 801816a:	69fa      	ldr	r2, [r7, #28]
 801816c:	69bb      	ldr	r3, [r7, #24]
 801816e:	429a      	cmp	r2, r3
 8018170:	d1da      	bne.n	8018128 <create_chain+0x68>
 8018172:	2300      	movs	r3, #0
 8018174:	e038      	b.n	80181e8 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8018176:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8018178:	f04f 32ff 	mov.w	r2, #4294967295
 801817c:	69f9      	ldr	r1, [r7, #28]
 801817e:	6938      	ldr	r0, [r7, #16]
 8018180:	f7ff fe1f 	bl	8017dc2 <put_fat>
 8018184:	4603      	mov	r3, r0
 8018186:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8018188:	7dfb      	ldrb	r3, [r7, #23]
 801818a:	2b00      	cmp	r3, #0
 801818c:	d109      	bne.n	80181a2 <create_chain+0xe2>
 801818e:	683b      	ldr	r3, [r7, #0]
 8018190:	2b00      	cmp	r3, #0
 8018192:	d006      	beq.n	80181a2 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8018194:	69fa      	ldr	r2, [r7, #28]
 8018196:	6839      	ldr	r1, [r7, #0]
 8018198:	6938      	ldr	r0, [r7, #16]
 801819a:	f7ff fe12 	bl	8017dc2 <put_fat>
 801819e:	4603      	mov	r3, r0
 80181a0:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80181a2:	7dfb      	ldrb	r3, [r7, #23]
 80181a4:	2b00      	cmp	r3, #0
 80181a6:	d116      	bne.n	80181d6 <create_chain+0x116>
		fs->last_clst = ncl;
 80181a8:	693b      	ldr	r3, [r7, #16]
 80181aa:	69fa      	ldr	r2, [r7, #28]
 80181ac:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80181ae:	693b      	ldr	r3, [r7, #16]
 80181b0:	699a      	ldr	r2, [r3, #24]
 80181b2:	693b      	ldr	r3, [r7, #16]
 80181b4:	69db      	ldr	r3, [r3, #28]
 80181b6:	3b02      	subs	r3, #2
 80181b8:	429a      	cmp	r2, r3
 80181ba:	d804      	bhi.n	80181c6 <create_chain+0x106>
 80181bc:	693b      	ldr	r3, [r7, #16]
 80181be:	699b      	ldr	r3, [r3, #24]
 80181c0:	1e5a      	subs	r2, r3, #1
 80181c2:	693b      	ldr	r3, [r7, #16]
 80181c4:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 80181c6:	693b      	ldr	r3, [r7, #16]
 80181c8:	791b      	ldrb	r3, [r3, #4]
 80181ca:	f043 0301 	orr.w	r3, r3, #1
 80181ce:	b2da      	uxtb	r2, r3
 80181d0:	693b      	ldr	r3, [r7, #16]
 80181d2:	711a      	strb	r2, [r3, #4]
 80181d4:	e007      	b.n	80181e6 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80181d6:	7dfb      	ldrb	r3, [r7, #23]
 80181d8:	2b01      	cmp	r3, #1
 80181da:	d102      	bne.n	80181e2 <create_chain+0x122>
 80181dc:	f04f 33ff 	mov.w	r3, #4294967295
 80181e0:	e000      	b.n	80181e4 <create_chain+0x124>
 80181e2:	2301      	movs	r3, #1
 80181e4:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80181e6:	69fb      	ldr	r3, [r7, #28]
}
 80181e8:	4618      	mov	r0, r3
 80181ea:	3720      	adds	r7, #32
 80181ec:	46bd      	mov	sp, r7
 80181ee:	bd80      	pop	{r7, pc}

080181f0 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80181f0:	b480      	push	{r7}
 80181f2:	b087      	sub	sp, #28
 80181f4:	af00      	add	r7, sp, #0
 80181f6:	6078      	str	r0, [r7, #4]
 80181f8:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80181fa:	687b      	ldr	r3, [r7, #4]
 80181fc:	681b      	ldr	r3, [r3, #0]
 80181fe:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8018200:	687b      	ldr	r3, [r7, #4]
 8018202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018204:	3304      	adds	r3, #4
 8018206:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8018208:	68fb      	ldr	r3, [r7, #12]
 801820a:	899b      	ldrh	r3, [r3, #12]
 801820c:	461a      	mov	r2, r3
 801820e:	683b      	ldr	r3, [r7, #0]
 8018210:	fbb3 f3f2 	udiv	r3, r3, r2
 8018214:	68fa      	ldr	r2, [r7, #12]
 8018216:	8952      	ldrh	r2, [r2, #10]
 8018218:	fbb3 f3f2 	udiv	r3, r3, r2
 801821c:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 801821e:	693b      	ldr	r3, [r7, #16]
 8018220:	1d1a      	adds	r2, r3, #4
 8018222:	613a      	str	r2, [r7, #16]
 8018224:	681b      	ldr	r3, [r3, #0]
 8018226:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8018228:	68bb      	ldr	r3, [r7, #8]
 801822a:	2b00      	cmp	r3, #0
 801822c:	d101      	bne.n	8018232 <clmt_clust+0x42>
 801822e:	2300      	movs	r3, #0
 8018230:	e010      	b.n	8018254 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8018232:	697a      	ldr	r2, [r7, #20]
 8018234:	68bb      	ldr	r3, [r7, #8]
 8018236:	429a      	cmp	r2, r3
 8018238:	d307      	bcc.n	801824a <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 801823a:	697a      	ldr	r2, [r7, #20]
 801823c:	68bb      	ldr	r3, [r7, #8]
 801823e:	1ad3      	subs	r3, r2, r3
 8018240:	617b      	str	r3, [r7, #20]
 8018242:	693b      	ldr	r3, [r7, #16]
 8018244:	3304      	adds	r3, #4
 8018246:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8018248:	e7e9      	b.n	801821e <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 801824a:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 801824c:	693b      	ldr	r3, [r7, #16]
 801824e:	681a      	ldr	r2, [r3, #0]
 8018250:	697b      	ldr	r3, [r7, #20]
 8018252:	4413      	add	r3, r2
}
 8018254:	4618      	mov	r0, r3
 8018256:	371c      	adds	r7, #28
 8018258:	46bd      	mov	sp, r7
 801825a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801825e:	4770      	bx	lr

08018260 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8018260:	b580      	push	{r7, lr}
 8018262:	b086      	sub	sp, #24
 8018264:	af00      	add	r7, sp, #0
 8018266:	6078      	str	r0, [r7, #4]
 8018268:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 801826a:	687b      	ldr	r3, [r7, #4]
 801826c:	681b      	ldr	r3, [r3, #0]
 801826e:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8018270:	683b      	ldr	r3, [r7, #0]
 8018272:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8018276:	d204      	bcs.n	8018282 <dir_sdi+0x22>
 8018278:	683b      	ldr	r3, [r7, #0]
 801827a:	f003 031f 	and.w	r3, r3, #31
 801827e:	2b00      	cmp	r3, #0
 8018280:	d001      	beq.n	8018286 <dir_sdi+0x26>
		return FR_INT_ERR;
 8018282:	2302      	movs	r3, #2
 8018284:	e071      	b.n	801836a <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8018286:	687b      	ldr	r3, [r7, #4]
 8018288:	683a      	ldr	r2, [r7, #0]
 801828a:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 801828c:	687b      	ldr	r3, [r7, #4]
 801828e:	689b      	ldr	r3, [r3, #8]
 8018290:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8018292:	697b      	ldr	r3, [r7, #20]
 8018294:	2b00      	cmp	r3, #0
 8018296:	d106      	bne.n	80182a6 <dir_sdi+0x46>
 8018298:	693b      	ldr	r3, [r7, #16]
 801829a:	781b      	ldrb	r3, [r3, #0]
 801829c:	2b02      	cmp	r3, #2
 801829e:	d902      	bls.n	80182a6 <dir_sdi+0x46>
		clst = fs->dirbase;
 80182a0:	693b      	ldr	r3, [r7, #16]
 80182a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80182a4:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80182a6:	697b      	ldr	r3, [r7, #20]
 80182a8:	2b00      	cmp	r3, #0
 80182aa:	d10c      	bne.n	80182c6 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80182ac:	683b      	ldr	r3, [r7, #0]
 80182ae:	095b      	lsrs	r3, r3, #5
 80182b0:	693a      	ldr	r2, [r7, #16]
 80182b2:	8912      	ldrh	r2, [r2, #8]
 80182b4:	4293      	cmp	r3, r2
 80182b6:	d301      	bcc.n	80182bc <dir_sdi+0x5c>
 80182b8:	2302      	movs	r3, #2
 80182ba:	e056      	b.n	801836a <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 80182bc:	693b      	ldr	r3, [r7, #16]
 80182be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80182c0:	687b      	ldr	r3, [r7, #4]
 80182c2:	61da      	str	r2, [r3, #28]
 80182c4:	e02d      	b.n	8018322 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80182c6:	693b      	ldr	r3, [r7, #16]
 80182c8:	895b      	ldrh	r3, [r3, #10]
 80182ca:	461a      	mov	r2, r3
 80182cc:	693b      	ldr	r3, [r7, #16]
 80182ce:	899b      	ldrh	r3, [r3, #12]
 80182d0:	fb02 f303 	mul.w	r3, r2, r3
 80182d4:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80182d6:	e019      	b.n	801830c <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80182d8:	687b      	ldr	r3, [r7, #4]
 80182da:	6979      	ldr	r1, [r7, #20]
 80182dc:	4618      	mov	r0, r3
 80182de:	f7ff fc9c 	bl	8017c1a <get_fat>
 80182e2:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80182e4:	697b      	ldr	r3, [r7, #20]
 80182e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80182ea:	d101      	bne.n	80182f0 <dir_sdi+0x90>
 80182ec:	2301      	movs	r3, #1
 80182ee:	e03c      	b.n	801836a <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80182f0:	697b      	ldr	r3, [r7, #20]
 80182f2:	2b01      	cmp	r3, #1
 80182f4:	d904      	bls.n	8018300 <dir_sdi+0xa0>
 80182f6:	693b      	ldr	r3, [r7, #16]
 80182f8:	69db      	ldr	r3, [r3, #28]
 80182fa:	697a      	ldr	r2, [r7, #20]
 80182fc:	429a      	cmp	r2, r3
 80182fe:	d301      	bcc.n	8018304 <dir_sdi+0xa4>
 8018300:	2302      	movs	r3, #2
 8018302:	e032      	b.n	801836a <dir_sdi+0x10a>
			ofs -= csz;
 8018304:	683a      	ldr	r2, [r7, #0]
 8018306:	68fb      	ldr	r3, [r7, #12]
 8018308:	1ad3      	subs	r3, r2, r3
 801830a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 801830c:	683a      	ldr	r2, [r7, #0]
 801830e:	68fb      	ldr	r3, [r7, #12]
 8018310:	429a      	cmp	r2, r3
 8018312:	d2e1      	bcs.n	80182d8 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8018314:	6979      	ldr	r1, [r7, #20]
 8018316:	6938      	ldr	r0, [r7, #16]
 8018318:	f7ff fc60 	bl	8017bdc <clust2sect>
 801831c:	4602      	mov	r2, r0
 801831e:	687b      	ldr	r3, [r7, #4]
 8018320:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8018322:	687b      	ldr	r3, [r7, #4]
 8018324:	697a      	ldr	r2, [r7, #20]
 8018326:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8018328:	687b      	ldr	r3, [r7, #4]
 801832a:	69db      	ldr	r3, [r3, #28]
 801832c:	2b00      	cmp	r3, #0
 801832e:	d101      	bne.n	8018334 <dir_sdi+0xd4>
 8018330:	2302      	movs	r3, #2
 8018332:	e01a      	b.n	801836a <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8018334:	687b      	ldr	r3, [r7, #4]
 8018336:	69da      	ldr	r2, [r3, #28]
 8018338:	693b      	ldr	r3, [r7, #16]
 801833a:	899b      	ldrh	r3, [r3, #12]
 801833c:	4619      	mov	r1, r3
 801833e:	683b      	ldr	r3, [r7, #0]
 8018340:	fbb3 f3f1 	udiv	r3, r3, r1
 8018344:	441a      	add	r2, r3
 8018346:	687b      	ldr	r3, [r7, #4]
 8018348:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 801834a:	693b      	ldr	r3, [r7, #16]
 801834c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8018350:	693b      	ldr	r3, [r7, #16]
 8018352:	899b      	ldrh	r3, [r3, #12]
 8018354:	461a      	mov	r2, r3
 8018356:	683b      	ldr	r3, [r7, #0]
 8018358:	fbb3 f0f2 	udiv	r0, r3, r2
 801835c:	fb00 f202 	mul.w	r2, r0, r2
 8018360:	1a9b      	subs	r3, r3, r2
 8018362:	18ca      	adds	r2, r1, r3
 8018364:	687b      	ldr	r3, [r7, #4]
 8018366:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8018368:	2300      	movs	r3, #0
}
 801836a:	4618      	mov	r0, r3
 801836c:	3718      	adds	r7, #24
 801836e:	46bd      	mov	sp, r7
 8018370:	bd80      	pop	{r7, pc}

08018372 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8018372:	b580      	push	{r7, lr}
 8018374:	b086      	sub	sp, #24
 8018376:	af00      	add	r7, sp, #0
 8018378:	6078      	str	r0, [r7, #4]
 801837a:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 801837c:	687b      	ldr	r3, [r7, #4]
 801837e:	681b      	ldr	r3, [r3, #0]
 8018380:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8018382:	687b      	ldr	r3, [r7, #4]
 8018384:	695b      	ldr	r3, [r3, #20]
 8018386:	3320      	adds	r3, #32
 8018388:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 801838a:	687b      	ldr	r3, [r7, #4]
 801838c:	69db      	ldr	r3, [r3, #28]
 801838e:	2b00      	cmp	r3, #0
 8018390:	d003      	beq.n	801839a <dir_next+0x28>
 8018392:	68bb      	ldr	r3, [r7, #8]
 8018394:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8018398:	d301      	bcc.n	801839e <dir_next+0x2c>
 801839a:	2304      	movs	r3, #4
 801839c:	e0bb      	b.n	8018516 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 801839e:	68fb      	ldr	r3, [r7, #12]
 80183a0:	899b      	ldrh	r3, [r3, #12]
 80183a2:	461a      	mov	r2, r3
 80183a4:	68bb      	ldr	r3, [r7, #8]
 80183a6:	fbb3 f1f2 	udiv	r1, r3, r2
 80183aa:	fb01 f202 	mul.w	r2, r1, r2
 80183ae:	1a9b      	subs	r3, r3, r2
 80183b0:	2b00      	cmp	r3, #0
 80183b2:	f040 809d 	bne.w	80184f0 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 80183b6:	687b      	ldr	r3, [r7, #4]
 80183b8:	69db      	ldr	r3, [r3, #28]
 80183ba:	1c5a      	adds	r2, r3, #1
 80183bc:	687b      	ldr	r3, [r7, #4]
 80183be:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80183c0:	687b      	ldr	r3, [r7, #4]
 80183c2:	699b      	ldr	r3, [r3, #24]
 80183c4:	2b00      	cmp	r3, #0
 80183c6:	d10b      	bne.n	80183e0 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80183c8:	68bb      	ldr	r3, [r7, #8]
 80183ca:	095b      	lsrs	r3, r3, #5
 80183cc:	68fa      	ldr	r2, [r7, #12]
 80183ce:	8912      	ldrh	r2, [r2, #8]
 80183d0:	4293      	cmp	r3, r2
 80183d2:	f0c0 808d 	bcc.w	80184f0 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 80183d6:	687b      	ldr	r3, [r7, #4]
 80183d8:	2200      	movs	r2, #0
 80183da:	61da      	str	r2, [r3, #28]
 80183dc:	2304      	movs	r3, #4
 80183de:	e09a      	b.n	8018516 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80183e0:	68fb      	ldr	r3, [r7, #12]
 80183e2:	899b      	ldrh	r3, [r3, #12]
 80183e4:	461a      	mov	r2, r3
 80183e6:	68bb      	ldr	r3, [r7, #8]
 80183e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80183ec:	68fa      	ldr	r2, [r7, #12]
 80183ee:	8952      	ldrh	r2, [r2, #10]
 80183f0:	3a01      	subs	r2, #1
 80183f2:	4013      	ands	r3, r2
 80183f4:	2b00      	cmp	r3, #0
 80183f6:	d17b      	bne.n	80184f0 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80183f8:	687a      	ldr	r2, [r7, #4]
 80183fa:	687b      	ldr	r3, [r7, #4]
 80183fc:	699b      	ldr	r3, [r3, #24]
 80183fe:	4619      	mov	r1, r3
 8018400:	4610      	mov	r0, r2
 8018402:	f7ff fc0a 	bl	8017c1a <get_fat>
 8018406:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8018408:	697b      	ldr	r3, [r7, #20]
 801840a:	2b01      	cmp	r3, #1
 801840c:	d801      	bhi.n	8018412 <dir_next+0xa0>
 801840e:	2302      	movs	r3, #2
 8018410:	e081      	b.n	8018516 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8018412:	697b      	ldr	r3, [r7, #20]
 8018414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018418:	d101      	bne.n	801841e <dir_next+0xac>
 801841a:	2301      	movs	r3, #1
 801841c:	e07b      	b.n	8018516 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 801841e:	68fb      	ldr	r3, [r7, #12]
 8018420:	69db      	ldr	r3, [r3, #28]
 8018422:	697a      	ldr	r2, [r7, #20]
 8018424:	429a      	cmp	r2, r3
 8018426:	d359      	bcc.n	80184dc <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8018428:	683b      	ldr	r3, [r7, #0]
 801842a:	2b00      	cmp	r3, #0
 801842c:	d104      	bne.n	8018438 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 801842e:	687b      	ldr	r3, [r7, #4]
 8018430:	2200      	movs	r2, #0
 8018432:	61da      	str	r2, [r3, #28]
 8018434:	2304      	movs	r3, #4
 8018436:	e06e      	b.n	8018516 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8018438:	687a      	ldr	r2, [r7, #4]
 801843a:	687b      	ldr	r3, [r7, #4]
 801843c:	699b      	ldr	r3, [r3, #24]
 801843e:	4619      	mov	r1, r3
 8018440:	4610      	mov	r0, r2
 8018442:	f7ff fe3d 	bl	80180c0 <create_chain>
 8018446:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8018448:	697b      	ldr	r3, [r7, #20]
 801844a:	2b00      	cmp	r3, #0
 801844c:	d101      	bne.n	8018452 <dir_next+0xe0>
 801844e:	2307      	movs	r3, #7
 8018450:	e061      	b.n	8018516 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8018452:	697b      	ldr	r3, [r7, #20]
 8018454:	2b01      	cmp	r3, #1
 8018456:	d101      	bne.n	801845c <dir_next+0xea>
 8018458:	2302      	movs	r3, #2
 801845a:	e05c      	b.n	8018516 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801845c:	697b      	ldr	r3, [r7, #20]
 801845e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018462:	d101      	bne.n	8018468 <dir_next+0xf6>
 8018464:	2301      	movs	r3, #1
 8018466:	e056      	b.n	8018516 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8018468:	68f8      	ldr	r0, [r7, #12]
 801846a:	f7ff fad5 	bl	8017a18 <sync_window>
 801846e:	4603      	mov	r3, r0
 8018470:	2b00      	cmp	r3, #0
 8018472:	d001      	beq.n	8018478 <dir_next+0x106>
 8018474:	2301      	movs	r3, #1
 8018476:	e04e      	b.n	8018516 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8018478:	68fb      	ldr	r3, [r7, #12]
 801847a:	f103 0038 	add.w	r0, r3, #56	; 0x38
 801847e:	68fb      	ldr	r3, [r7, #12]
 8018480:	899b      	ldrh	r3, [r3, #12]
 8018482:	461a      	mov	r2, r3
 8018484:	2100      	movs	r1, #0
 8018486:	f7ff f8fe 	bl	8017686 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801848a:	2300      	movs	r3, #0
 801848c:	613b      	str	r3, [r7, #16]
 801848e:	6979      	ldr	r1, [r7, #20]
 8018490:	68f8      	ldr	r0, [r7, #12]
 8018492:	f7ff fba3 	bl	8017bdc <clust2sect>
 8018496:	4602      	mov	r2, r0
 8018498:	68fb      	ldr	r3, [r7, #12]
 801849a:	635a      	str	r2, [r3, #52]	; 0x34
 801849c:	e012      	b.n	80184c4 <dir_next+0x152>
						fs->wflag = 1;
 801849e:	68fb      	ldr	r3, [r7, #12]
 80184a0:	2201      	movs	r2, #1
 80184a2:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80184a4:	68f8      	ldr	r0, [r7, #12]
 80184a6:	f7ff fab7 	bl	8017a18 <sync_window>
 80184aa:	4603      	mov	r3, r0
 80184ac:	2b00      	cmp	r3, #0
 80184ae:	d001      	beq.n	80184b4 <dir_next+0x142>
 80184b0:	2301      	movs	r3, #1
 80184b2:	e030      	b.n	8018516 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80184b4:	693b      	ldr	r3, [r7, #16]
 80184b6:	3301      	adds	r3, #1
 80184b8:	613b      	str	r3, [r7, #16]
 80184ba:	68fb      	ldr	r3, [r7, #12]
 80184bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80184be:	1c5a      	adds	r2, r3, #1
 80184c0:	68fb      	ldr	r3, [r7, #12]
 80184c2:	635a      	str	r2, [r3, #52]	; 0x34
 80184c4:	68fb      	ldr	r3, [r7, #12]
 80184c6:	895b      	ldrh	r3, [r3, #10]
 80184c8:	461a      	mov	r2, r3
 80184ca:	693b      	ldr	r3, [r7, #16]
 80184cc:	4293      	cmp	r3, r2
 80184ce:	d3e6      	bcc.n	801849e <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 80184d0:	68fb      	ldr	r3, [r7, #12]
 80184d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80184d4:	693b      	ldr	r3, [r7, #16]
 80184d6:	1ad2      	subs	r2, r2, r3
 80184d8:	68fb      	ldr	r3, [r7, #12]
 80184da:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80184dc:	687b      	ldr	r3, [r7, #4]
 80184de:	697a      	ldr	r2, [r7, #20]
 80184e0:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80184e2:	6979      	ldr	r1, [r7, #20]
 80184e4:	68f8      	ldr	r0, [r7, #12]
 80184e6:	f7ff fb79 	bl	8017bdc <clust2sect>
 80184ea:	4602      	mov	r2, r0
 80184ec:	687b      	ldr	r3, [r7, #4]
 80184ee:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80184f0:	687b      	ldr	r3, [r7, #4]
 80184f2:	68ba      	ldr	r2, [r7, #8]
 80184f4:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80184f6:	68fb      	ldr	r3, [r7, #12]
 80184f8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80184fc:	68fb      	ldr	r3, [r7, #12]
 80184fe:	899b      	ldrh	r3, [r3, #12]
 8018500:	461a      	mov	r2, r3
 8018502:	68bb      	ldr	r3, [r7, #8]
 8018504:	fbb3 f0f2 	udiv	r0, r3, r2
 8018508:	fb00 f202 	mul.w	r2, r0, r2
 801850c:	1a9b      	subs	r3, r3, r2
 801850e:	18ca      	adds	r2, r1, r3
 8018510:	687b      	ldr	r3, [r7, #4]
 8018512:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8018514:	2300      	movs	r3, #0
}
 8018516:	4618      	mov	r0, r3
 8018518:	3718      	adds	r7, #24
 801851a:	46bd      	mov	sp, r7
 801851c:	bd80      	pop	{r7, pc}

0801851e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 801851e:	b580      	push	{r7, lr}
 8018520:	b086      	sub	sp, #24
 8018522:	af00      	add	r7, sp, #0
 8018524:	6078      	str	r0, [r7, #4]
 8018526:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8018528:	687b      	ldr	r3, [r7, #4]
 801852a:	681b      	ldr	r3, [r3, #0]
 801852c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 801852e:	2100      	movs	r1, #0
 8018530:	6878      	ldr	r0, [r7, #4]
 8018532:	f7ff fe95 	bl	8018260 <dir_sdi>
 8018536:	4603      	mov	r3, r0
 8018538:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801853a:	7dfb      	ldrb	r3, [r7, #23]
 801853c:	2b00      	cmp	r3, #0
 801853e:	d12b      	bne.n	8018598 <dir_alloc+0x7a>
		n = 0;
 8018540:	2300      	movs	r3, #0
 8018542:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8018544:	687b      	ldr	r3, [r7, #4]
 8018546:	69db      	ldr	r3, [r3, #28]
 8018548:	4619      	mov	r1, r3
 801854a:	68f8      	ldr	r0, [r7, #12]
 801854c:	f7ff faa8 	bl	8017aa0 <move_window>
 8018550:	4603      	mov	r3, r0
 8018552:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8018554:	7dfb      	ldrb	r3, [r7, #23]
 8018556:	2b00      	cmp	r3, #0
 8018558:	d11d      	bne.n	8018596 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 801855a:	687b      	ldr	r3, [r7, #4]
 801855c:	6a1b      	ldr	r3, [r3, #32]
 801855e:	781b      	ldrb	r3, [r3, #0]
 8018560:	2be5      	cmp	r3, #229	; 0xe5
 8018562:	d004      	beq.n	801856e <dir_alloc+0x50>
 8018564:	687b      	ldr	r3, [r7, #4]
 8018566:	6a1b      	ldr	r3, [r3, #32]
 8018568:	781b      	ldrb	r3, [r3, #0]
 801856a:	2b00      	cmp	r3, #0
 801856c:	d107      	bne.n	801857e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 801856e:	693b      	ldr	r3, [r7, #16]
 8018570:	3301      	adds	r3, #1
 8018572:	613b      	str	r3, [r7, #16]
 8018574:	693a      	ldr	r2, [r7, #16]
 8018576:	683b      	ldr	r3, [r7, #0]
 8018578:	429a      	cmp	r2, r3
 801857a:	d102      	bne.n	8018582 <dir_alloc+0x64>
 801857c:	e00c      	b.n	8018598 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 801857e:	2300      	movs	r3, #0
 8018580:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8018582:	2101      	movs	r1, #1
 8018584:	6878      	ldr	r0, [r7, #4]
 8018586:	f7ff fef4 	bl	8018372 <dir_next>
 801858a:	4603      	mov	r3, r0
 801858c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 801858e:	7dfb      	ldrb	r3, [r7, #23]
 8018590:	2b00      	cmp	r3, #0
 8018592:	d0d7      	beq.n	8018544 <dir_alloc+0x26>
 8018594:	e000      	b.n	8018598 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8018596:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8018598:	7dfb      	ldrb	r3, [r7, #23]
 801859a:	2b04      	cmp	r3, #4
 801859c:	d101      	bne.n	80185a2 <dir_alloc+0x84>
 801859e:	2307      	movs	r3, #7
 80185a0:	75fb      	strb	r3, [r7, #23]
	return res;
 80185a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80185a4:	4618      	mov	r0, r3
 80185a6:	3718      	adds	r7, #24
 80185a8:	46bd      	mov	sp, r7
 80185aa:	bd80      	pop	{r7, pc}

080185ac <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80185ac:	b580      	push	{r7, lr}
 80185ae:	b084      	sub	sp, #16
 80185b0:	af00      	add	r7, sp, #0
 80185b2:	6078      	str	r0, [r7, #4]
 80185b4:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80185b6:	683b      	ldr	r3, [r7, #0]
 80185b8:	331a      	adds	r3, #26
 80185ba:	4618      	mov	r0, r3
 80185bc:	f7fe ffc0 	bl	8017540 <ld_word>
 80185c0:	4603      	mov	r3, r0
 80185c2:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80185c4:	687b      	ldr	r3, [r7, #4]
 80185c6:	781b      	ldrb	r3, [r3, #0]
 80185c8:	2b03      	cmp	r3, #3
 80185ca:	d109      	bne.n	80185e0 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80185cc:	683b      	ldr	r3, [r7, #0]
 80185ce:	3314      	adds	r3, #20
 80185d0:	4618      	mov	r0, r3
 80185d2:	f7fe ffb5 	bl	8017540 <ld_word>
 80185d6:	4603      	mov	r3, r0
 80185d8:	041b      	lsls	r3, r3, #16
 80185da:	68fa      	ldr	r2, [r7, #12]
 80185dc:	4313      	orrs	r3, r2
 80185de:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80185e0:	68fb      	ldr	r3, [r7, #12]
}
 80185e2:	4618      	mov	r0, r3
 80185e4:	3710      	adds	r7, #16
 80185e6:	46bd      	mov	sp, r7
 80185e8:	bd80      	pop	{r7, pc}

080185ea <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80185ea:	b580      	push	{r7, lr}
 80185ec:	b084      	sub	sp, #16
 80185ee:	af00      	add	r7, sp, #0
 80185f0:	60f8      	str	r0, [r7, #12]
 80185f2:	60b9      	str	r1, [r7, #8]
 80185f4:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80185f6:	68bb      	ldr	r3, [r7, #8]
 80185f8:	331a      	adds	r3, #26
 80185fa:	687a      	ldr	r2, [r7, #4]
 80185fc:	b292      	uxth	r2, r2
 80185fe:	4611      	mov	r1, r2
 8018600:	4618      	mov	r0, r3
 8018602:	f7fe ffd8 	bl	80175b6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8018606:	68fb      	ldr	r3, [r7, #12]
 8018608:	781b      	ldrb	r3, [r3, #0]
 801860a:	2b03      	cmp	r3, #3
 801860c:	d109      	bne.n	8018622 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 801860e:	68bb      	ldr	r3, [r7, #8]
 8018610:	f103 0214 	add.w	r2, r3, #20
 8018614:	687b      	ldr	r3, [r7, #4]
 8018616:	0c1b      	lsrs	r3, r3, #16
 8018618:	b29b      	uxth	r3, r3
 801861a:	4619      	mov	r1, r3
 801861c:	4610      	mov	r0, r2
 801861e:	f7fe ffca 	bl	80175b6 <st_word>
	}
}
 8018622:	bf00      	nop
 8018624:	3710      	adds	r7, #16
 8018626:	46bd      	mov	sp, r7
 8018628:	bd80      	pop	{r7, pc}
	...

0801862c <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 801862c:	b590      	push	{r4, r7, lr}
 801862e:	b087      	sub	sp, #28
 8018630:	af00      	add	r7, sp, #0
 8018632:	6078      	str	r0, [r7, #4]
 8018634:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8018636:	683b      	ldr	r3, [r7, #0]
 8018638:	331a      	adds	r3, #26
 801863a:	4618      	mov	r0, r3
 801863c:	f7fe ff80 	bl	8017540 <ld_word>
 8018640:	4603      	mov	r3, r0
 8018642:	2b00      	cmp	r3, #0
 8018644:	d001      	beq.n	801864a <cmp_lfn+0x1e>
 8018646:	2300      	movs	r3, #0
 8018648:	e059      	b.n	80186fe <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 801864a:	683b      	ldr	r3, [r7, #0]
 801864c:	781b      	ldrb	r3, [r3, #0]
 801864e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8018652:	1e5a      	subs	r2, r3, #1
 8018654:	4613      	mov	r3, r2
 8018656:	005b      	lsls	r3, r3, #1
 8018658:	4413      	add	r3, r2
 801865a:	009b      	lsls	r3, r3, #2
 801865c:	4413      	add	r3, r2
 801865e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8018660:	2301      	movs	r3, #1
 8018662:	81fb      	strh	r3, [r7, #14]
 8018664:	2300      	movs	r3, #0
 8018666:	613b      	str	r3, [r7, #16]
 8018668:	e033      	b.n	80186d2 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 801866a:	4a27      	ldr	r2, [pc, #156]	; (8018708 <cmp_lfn+0xdc>)
 801866c:	693b      	ldr	r3, [r7, #16]
 801866e:	4413      	add	r3, r2
 8018670:	781b      	ldrb	r3, [r3, #0]
 8018672:	461a      	mov	r2, r3
 8018674:	683b      	ldr	r3, [r7, #0]
 8018676:	4413      	add	r3, r2
 8018678:	4618      	mov	r0, r3
 801867a:	f7fe ff61 	bl	8017540 <ld_word>
 801867e:	4603      	mov	r3, r0
 8018680:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8018682:	89fb      	ldrh	r3, [r7, #14]
 8018684:	2b00      	cmp	r3, #0
 8018686:	d01a      	beq.n	80186be <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8018688:	697b      	ldr	r3, [r7, #20]
 801868a:	2bfe      	cmp	r3, #254	; 0xfe
 801868c:	d812      	bhi.n	80186b4 <cmp_lfn+0x88>
 801868e:	89bb      	ldrh	r3, [r7, #12]
 8018690:	4618      	mov	r0, r3
 8018692:	f001 fe11 	bl	801a2b8 <ff_wtoupper>
 8018696:	4603      	mov	r3, r0
 8018698:	461c      	mov	r4, r3
 801869a:	697b      	ldr	r3, [r7, #20]
 801869c:	1c5a      	adds	r2, r3, #1
 801869e:	617a      	str	r2, [r7, #20]
 80186a0:	005b      	lsls	r3, r3, #1
 80186a2:	687a      	ldr	r2, [r7, #4]
 80186a4:	4413      	add	r3, r2
 80186a6:	881b      	ldrh	r3, [r3, #0]
 80186a8:	4618      	mov	r0, r3
 80186aa:	f001 fe05 	bl	801a2b8 <ff_wtoupper>
 80186ae:	4603      	mov	r3, r0
 80186b0:	429c      	cmp	r4, r3
 80186b2:	d001      	beq.n	80186b8 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 80186b4:	2300      	movs	r3, #0
 80186b6:	e022      	b.n	80186fe <cmp_lfn+0xd2>
			}
			wc = uc;
 80186b8:	89bb      	ldrh	r3, [r7, #12]
 80186ba:	81fb      	strh	r3, [r7, #14]
 80186bc:	e006      	b.n	80186cc <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80186be:	89bb      	ldrh	r3, [r7, #12]
 80186c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80186c4:	4293      	cmp	r3, r2
 80186c6:	d001      	beq.n	80186cc <cmp_lfn+0xa0>
 80186c8:	2300      	movs	r3, #0
 80186ca:	e018      	b.n	80186fe <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80186cc:	693b      	ldr	r3, [r7, #16]
 80186ce:	3301      	adds	r3, #1
 80186d0:	613b      	str	r3, [r7, #16]
 80186d2:	693b      	ldr	r3, [r7, #16]
 80186d4:	2b0c      	cmp	r3, #12
 80186d6:	d9c8      	bls.n	801866a <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 80186d8:	683b      	ldr	r3, [r7, #0]
 80186da:	781b      	ldrb	r3, [r3, #0]
 80186dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80186e0:	2b00      	cmp	r3, #0
 80186e2:	d00b      	beq.n	80186fc <cmp_lfn+0xd0>
 80186e4:	89fb      	ldrh	r3, [r7, #14]
 80186e6:	2b00      	cmp	r3, #0
 80186e8:	d008      	beq.n	80186fc <cmp_lfn+0xd0>
 80186ea:	697b      	ldr	r3, [r7, #20]
 80186ec:	005b      	lsls	r3, r3, #1
 80186ee:	687a      	ldr	r2, [r7, #4]
 80186f0:	4413      	add	r3, r2
 80186f2:	881b      	ldrh	r3, [r3, #0]
 80186f4:	2b00      	cmp	r3, #0
 80186f6:	d001      	beq.n	80186fc <cmp_lfn+0xd0>
 80186f8:	2300      	movs	r3, #0
 80186fa:	e000      	b.n	80186fe <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 80186fc:	2301      	movs	r3, #1
}
 80186fe:	4618      	mov	r0, r3
 8018700:	371c      	adds	r7, #28
 8018702:	46bd      	mov	sp, r7
 8018704:	bd90      	pop	{r4, r7, pc}
 8018706:	bf00      	nop
 8018708:	0801ffb8 	.word	0x0801ffb8

0801870c <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 801870c:	b580      	push	{r7, lr}
 801870e:	b088      	sub	sp, #32
 8018710:	af00      	add	r7, sp, #0
 8018712:	60f8      	str	r0, [r7, #12]
 8018714:	60b9      	str	r1, [r7, #8]
 8018716:	4611      	mov	r1, r2
 8018718:	461a      	mov	r2, r3
 801871a:	460b      	mov	r3, r1
 801871c:	71fb      	strb	r3, [r7, #7]
 801871e:	4613      	mov	r3, r2
 8018720:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8018722:	68bb      	ldr	r3, [r7, #8]
 8018724:	330d      	adds	r3, #13
 8018726:	79ba      	ldrb	r2, [r7, #6]
 8018728:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 801872a:	68bb      	ldr	r3, [r7, #8]
 801872c:	330b      	adds	r3, #11
 801872e:	220f      	movs	r2, #15
 8018730:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8018732:	68bb      	ldr	r3, [r7, #8]
 8018734:	330c      	adds	r3, #12
 8018736:	2200      	movs	r2, #0
 8018738:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 801873a:	68bb      	ldr	r3, [r7, #8]
 801873c:	331a      	adds	r3, #26
 801873e:	2100      	movs	r1, #0
 8018740:	4618      	mov	r0, r3
 8018742:	f7fe ff38 	bl	80175b6 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8018746:	79fb      	ldrb	r3, [r7, #7]
 8018748:	1e5a      	subs	r2, r3, #1
 801874a:	4613      	mov	r3, r2
 801874c:	005b      	lsls	r3, r3, #1
 801874e:	4413      	add	r3, r2
 8018750:	009b      	lsls	r3, r3, #2
 8018752:	4413      	add	r3, r2
 8018754:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8018756:	2300      	movs	r3, #0
 8018758:	82fb      	strh	r3, [r7, #22]
 801875a:	2300      	movs	r3, #0
 801875c:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 801875e:	8afb      	ldrh	r3, [r7, #22]
 8018760:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8018764:	4293      	cmp	r3, r2
 8018766:	d007      	beq.n	8018778 <put_lfn+0x6c>
 8018768:	69fb      	ldr	r3, [r7, #28]
 801876a:	1c5a      	adds	r2, r3, #1
 801876c:	61fa      	str	r2, [r7, #28]
 801876e:	005b      	lsls	r3, r3, #1
 8018770:	68fa      	ldr	r2, [r7, #12]
 8018772:	4413      	add	r3, r2
 8018774:	881b      	ldrh	r3, [r3, #0]
 8018776:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8018778:	4a17      	ldr	r2, [pc, #92]	; (80187d8 <put_lfn+0xcc>)
 801877a:	69bb      	ldr	r3, [r7, #24]
 801877c:	4413      	add	r3, r2
 801877e:	781b      	ldrb	r3, [r3, #0]
 8018780:	461a      	mov	r2, r3
 8018782:	68bb      	ldr	r3, [r7, #8]
 8018784:	4413      	add	r3, r2
 8018786:	8afa      	ldrh	r2, [r7, #22]
 8018788:	4611      	mov	r1, r2
 801878a:	4618      	mov	r0, r3
 801878c:	f7fe ff13 	bl	80175b6 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8018790:	8afb      	ldrh	r3, [r7, #22]
 8018792:	2b00      	cmp	r3, #0
 8018794:	d102      	bne.n	801879c <put_lfn+0x90>
 8018796:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801879a:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 801879c:	69bb      	ldr	r3, [r7, #24]
 801879e:	3301      	adds	r3, #1
 80187a0:	61bb      	str	r3, [r7, #24]
 80187a2:	69bb      	ldr	r3, [r7, #24]
 80187a4:	2b0c      	cmp	r3, #12
 80187a6:	d9da      	bls.n	801875e <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 80187a8:	8afb      	ldrh	r3, [r7, #22]
 80187aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80187ae:	4293      	cmp	r3, r2
 80187b0:	d006      	beq.n	80187c0 <put_lfn+0xb4>
 80187b2:	69fb      	ldr	r3, [r7, #28]
 80187b4:	005b      	lsls	r3, r3, #1
 80187b6:	68fa      	ldr	r2, [r7, #12]
 80187b8:	4413      	add	r3, r2
 80187ba:	881b      	ldrh	r3, [r3, #0]
 80187bc:	2b00      	cmp	r3, #0
 80187be:	d103      	bne.n	80187c8 <put_lfn+0xbc>
 80187c0:	79fb      	ldrb	r3, [r7, #7]
 80187c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80187c6:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80187c8:	68bb      	ldr	r3, [r7, #8]
 80187ca:	79fa      	ldrb	r2, [r7, #7]
 80187cc:	701a      	strb	r2, [r3, #0]
}
 80187ce:	bf00      	nop
 80187d0:	3720      	adds	r7, #32
 80187d2:	46bd      	mov	sp, r7
 80187d4:	bd80      	pop	{r7, pc}
 80187d6:	bf00      	nop
 80187d8:	0801ffb8 	.word	0x0801ffb8

080187dc <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80187dc:	b580      	push	{r7, lr}
 80187de:	b08c      	sub	sp, #48	; 0x30
 80187e0:	af00      	add	r7, sp, #0
 80187e2:	60f8      	str	r0, [r7, #12]
 80187e4:	60b9      	str	r1, [r7, #8]
 80187e6:	607a      	str	r2, [r7, #4]
 80187e8:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80187ea:	220b      	movs	r2, #11
 80187ec:	68b9      	ldr	r1, [r7, #8]
 80187ee:	68f8      	ldr	r0, [r7, #12]
 80187f0:	f7fe ff28 	bl	8017644 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80187f4:	683b      	ldr	r3, [r7, #0]
 80187f6:	2b05      	cmp	r3, #5
 80187f8:	d929      	bls.n	801884e <gen_numname+0x72>
		sr = seq;
 80187fa:	683b      	ldr	r3, [r7, #0]
 80187fc:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80187fe:	e020      	b.n	8018842 <gen_numname+0x66>
			wc = *lfn++;
 8018800:	687b      	ldr	r3, [r7, #4]
 8018802:	1c9a      	adds	r2, r3, #2
 8018804:	607a      	str	r2, [r7, #4]
 8018806:	881b      	ldrh	r3, [r3, #0]
 8018808:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 801880a:	2300      	movs	r3, #0
 801880c:	62bb      	str	r3, [r7, #40]	; 0x28
 801880e:	e015      	b.n	801883c <gen_numname+0x60>
				sr = (sr << 1) + (wc & 1);
 8018810:	69fb      	ldr	r3, [r7, #28]
 8018812:	005a      	lsls	r2, r3, #1
 8018814:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018816:	f003 0301 	and.w	r3, r3, #1
 801881a:	4413      	add	r3, r2
 801881c:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 801881e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018820:	085b      	lsrs	r3, r3, #1
 8018822:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8018824:	69fb      	ldr	r3, [r7, #28]
 8018826:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801882a:	2b00      	cmp	r3, #0
 801882c:	d003      	beq.n	8018836 <gen_numname+0x5a>
 801882e:	69fa      	ldr	r2, [r7, #28]
 8018830:	4b30      	ldr	r3, [pc, #192]	; (80188f4 <gen_numname+0x118>)
 8018832:	4053      	eors	r3, r2
 8018834:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8018836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018838:	3301      	adds	r3, #1
 801883a:	62bb      	str	r3, [r7, #40]	; 0x28
 801883c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801883e:	2b0f      	cmp	r3, #15
 8018840:	d9e6      	bls.n	8018810 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8018842:	687b      	ldr	r3, [r7, #4]
 8018844:	881b      	ldrh	r3, [r3, #0]
 8018846:	2b00      	cmp	r3, #0
 8018848:	d1da      	bne.n	8018800 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 801884a:	69fb      	ldr	r3, [r7, #28]
 801884c:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 801884e:	2307      	movs	r3, #7
 8018850:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8018852:	683b      	ldr	r3, [r7, #0]
 8018854:	b2db      	uxtb	r3, r3
 8018856:	f003 030f 	and.w	r3, r3, #15
 801885a:	b2db      	uxtb	r3, r3
 801885c:	3330      	adds	r3, #48	; 0x30
 801885e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8018862:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8018866:	2b39      	cmp	r3, #57	; 0x39
 8018868:	d904      	bls.n	8018874 <gen_numname+0x98>
 801886a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801886e:	3307      	adds	r3, #7
 8018870:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8018874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018876:	1e5a      	subs	r2, r3, #1
 8018878:	62ba      	str	r2, [r7, #40]	; 0x28
 801887a:	3330      	adds	r3, #48	; 0x30
 801887c:	443b      	add	r3, r7
 801887e:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8018882:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8018886:	683b      	ldr	r3, [r7, #0]
 8018888:	091b      	lsrs	r3, r3, #4
 801888a:	603b      	str	r3, [r7, #0]
	} while (seq);
 801888c:	683b      	ldr	r3, [r7, #0]
 801888e:	2b00      	cmp	r3, #0
 8018890:	d1df      	bne.n	8018852 <gen_numname+0x76>
	ns[i] = '~';
 8018892:	f107 0214 	add.w	r2, r7, #20
 8018896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018898:	4413      	add	r3, r2
 801889a:	227e      	movs	r2, #126	; 0x7e
 801889c:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 801889e:	2300      	movs	r3, #0
 80188a0:	627b      	str	r3, [r7, #36]	; 0x24
 80188a2:	e002      	b.n	80188aa <gen_numname+0xce>
 80188a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80188a6:	3301      	adds	r3, #1
 80188a8:	627b      	str	r3, [r7, #36]	; 0x24
 80188aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80188ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80188ae:	429a      	cmp	r2, r3
 80188b0:	d205      	bcs.n	80188be <gen_numname+0xe2>
 80188b2:	68fa      	ldr	r2, [r7, #12]
 80188b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80188b6:	4413      	add	r3, r2
 80188b8:	781b      	ldrb	r3, [r3, #0]
 80188ba:	2b20      	cmp	r3, #32
 80188bc:	d1f2      	bne.n	80188a4 <gen_numname+0xc8>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 80188be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80188c0:	2b07      	cmp	r3, #7
 80188c2:	d807      	bhi.n	80188d4 <gen_numname+0xf8>
 80188c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80188c6:	1c5a      	adds	r2, r3, #1
 80188c8:	62ba      	str	r2, [r7, #40]	; 0x28
 80188ca:	3330      	adds	r3, #48	; 0x30
 80188cc:	443b      	add	r3, r7
 80188ce:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 80188d2:	e000      	b.n	80188d6 <gen_numname+0xfa>
 80188d4:	2120      	movs	r1, #32
 80188d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80188d8:	1c5a      	adds	r2, r3, #1
 80188da:	627a      	str	r2, [r7, #36]	; 0x24
 80188dc:	68fa      	ldr	r2, [r7, #12]
 80188de:	4413      	add	r3, r2
 80188e0:	460a      	mov	r2, r1
 80188e2:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 80188e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80188e6:	2b07      	cmp	r3, #7
 80188e8:	d9e9      	bls.n	80188be <gen_numname+0xe2>
}
 80188ea:	bf00      	nop
 80188ec:	bf00      	nop
 80188ee:	3730      	adds	r7, #48	; 0x30
 80188f0:	46bd      	mov	sp, r7
 80188f2:	bd80      	pop	{r7, pc}
 80188f4:	00011021 	.word	0x00011021

080188f8 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80188f8:	b480      	push	{r7}
 80188fa:	b085      	sub	sp, #20
 80188fc:	af00      	add	r7, sp, #0
 80188fe:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8018900:	2300      	movs	r3, #0
 8018902:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8018904:	230b      	movs	r3, #11
 8018906:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8018908:	7bfb      	ldrb	r3, [r7, #15]
 801890a:	b2da      	uxtb	r2, r3
 801890c:	0852      	lsrs	r2, r2, #1
 801890e:	01db      	lsls	r3, r3, #7
 8018910:	4313      	orrs	r3, r2
 8018912:	b2da      	uxtb	r2, r3
 8018914:	687b      	ldr	r3, [r7, #4]
 8018916:	1c59      	adds	r1, r3, #1
 8018918:	6079      	str	r1, [r7, #4]
 801891a:	781b      	ldrb	r3, [r3, #0]
 801891c:	4413      	add	r3, r2
 801891e:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8018920:	68bb      	ldr	r3, [r7, #8]
 8018922:	3b01      	subs	r3, #1
 8018924:	60bb      	str	r3, [r7, #8]
 8018926:	68bb      	ldr	r3, [r7, #8]
 8018928:	2b00      	cmp	r3, #0
 801892a:	d1ed      	bne.n	8018908 <sum_sfn+0x10>
	return sum;
 801892c:	7bfb      	ldrb	r3, [r7, #15]
}
 801892e:	4618      	mov	r0, r3
 8018930:	3714      	adds	r7, #20
 8018932:	46bd      	mov	sp, r7
 8018934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018938:	4770      	bx	lr

0801893a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 801893a:	b580      	push	{r7, lr}
 801893c:	b086      	sub	sp, #24
 801893e:	af00      	add	r7, sp, #0
 8018940:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8018942:	687b      	ldr	r3, [r7, #4]
 8018944:	681b      	ldr	r3, [r3, #0]
 8018946:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8018948:	2100      	movs	r1, #0
 801894a:	6878      	ldr	r0, [r7, #4]
 801894c:	f7ff fc88 	bl	8018260 <dir_sdi>
 8018950:	4603      	mov	r3, r0
 8018952:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8018954:	7dfb      	ldrb	r3, [r7, #23]
 8018956:	2b00      	cmp	r3, #0
 8018958:	d001      	beq.n	801895e <dir_find+0x24>
 801895a:	7dfb      	ldrb	r3, [r7, #23]
 801895c:	e0a9      	b.n	8018ab2 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 801895e:	23ff      	movs	r3, #255	; 0xff
 8018960:	753b      	strb	r3, [r7, #20]
 8018962:	7d3b      	ldrb	r3, [r7, #20]
 8018964:	757b      	strb	r3, [r7, #21]
 8018966:	687b      	ldr	r3, [r7, #4]
 8018968:	f04f 32ff 	mov.w	r2, #4294967295
 801896c:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 801896e:	687b      	ldr	r3, [r7, #4]
 8018970:	69db      	ldr	r3, [r3, #28]
 8018972:	4619      	mov	r1, r3
 8018974:	6938      	ldr	r0, [r7, #16]
 8018976:	f7ff f893 	bl	8017aa0 <move_window>
 801897a:	4603      	mov	r3, r0
 801897c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 801897e:	7dfb      	ldrb	r3, [r7, #23]
 8018980:	2b00      	cmp	r3, #0
 8018982:	f040 8090 	bne.w	8018aa6 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8018986:	687b      	ldr	r3, [r7, #4]
 8018988:	6a1b      	ldr	r3, [r3, #32]
 801898a:	781b      	ldrb	r3, [r3, #0]
 801898c:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 801898e:	7dbb      	ldrb	r3, [r7, #22]
 8018990:	2b00      	cmp	r3, #0
 8018992:	d102      	bne.n	801899a <dir_find+0x60>
 8018994:	2304      	movs	r3, #4
 8018996:	75fb      	strb	r3, [r7, #23]
 8018998:	e08a      	b.n	8018ab0 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 801899a:	687b      	ldr	r3, [r7, #4]
 801899c:	6a1b      	ldr	r3, [r3, #32]
 801899e:	330b      	adds	r3, #11
 80189a0:	781b      	ldrb	r3, [r3, #0]
 80189a2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80189a6:	73fb      	strb	r3, [r7, #15]
 80189a8:	687b      	ldr	r3, [r7, #4]
 80189aa:	7bfa      	ldrb	r2, [r7, #15]
 80189ac:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 80189ae:	7dbb      	ldrb	r3, [r7, #22]
 80189b0:	2be5      	cmp	r3, #229	; 0xe5
 80189b2:	d007      	beq.n	80189c4 <dir_find+0x8a>
 80189b4:	7bfb      	ldrb	r3, [r7, #15]
 80189b6:	f003 0308 	and.w	r3, r3, #8
 80189ba:	2b00      	cmp	r3, #0
 80189bc:	d009      	beq.n	80189d2 <dir_find+0x98>
 80189be:	7bfb      	ldrb	r3, [r7, #15]
 80189c0:	2b0f      	cmp	r3, #15
 80189c2:	d006      	beq.n	80189d2 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80189c4:	23ff      	movs	r3, #255	; 0xff
 80189c6:	757b      	strb	r3, [r7, #21]
 80189c8:	687b      	ldr	r3, [r7, #4]
 80189ca:	f04f 32ff 	mov.w	r2, #4294967295
 80189ce:	631a      	str	r2, [r3, #48]	; 0x30
 80189d0:	e05e      	b.n	8018a90 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 80189d2:	7bfb      	ldrb	r3, [r7, #15]
 80189d4:	2b0f      	cmp	r3, #15
 80189d6:	d136      	bne.n	8018a46 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 80189d8:	687b      	ldr	r3, [r7, #4]
 80189da:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80189de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80189e2:	2b00      	cmp	r3, #0
 80189e4:	d154      	bne.n	8018a90 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 80189e6:	7dbb      	ldrb	r3, [r7, #22]
 80189e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80189ec:	2b00      	cmp	r3, #0
 80189ee:	d00d      	beq.n	8018a0c <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 80189f0:	687b      	ldr	r3, [r7, #4]
 80189f2:	6a1b      	ldr	r3, [r3, #32]
 80189f4:	7b5b      	ldrb	r3, [r3, #13]
 80189f6:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 80189f8:	7dbb      	ldrb	r3, [r7, #22]
 80189fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80189fe:	75bb      	strb	r3, [r7, #22]
 8018a00:	7dbb      	ldrb	r3, [r7, #22]
 8018a02:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8018a04:	687b      	ldr	r3, [r7, #4]
 8018a06:	695a      	ldr	r2, [r3, #20]
 8018a08:	687b      	ldr	r3, [r7, #4]
 8018a0a:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8018a0c:	7dba      	ldrb	r2, [r7, #22]
 8018a0e:	7d7b      	ldrb	r3, [r7, #21]
 8018a10:	429a      	cmp	r2, r3
 8018a12:	d115      	bne.n	8018a40 <dir_find+0x106>
 8018a14:	687b      	ldr	r3, [r7, #4]
 8018a16:	6a1b      	ldr	r3, [r3, #32]
 8018a18:	330d      	adds	r3, #13
 8018a1a:	781b      	ldrb	r3, [r3, #0]
 8018a1c:	7d3a      	ldrb	r2, [r7, #20]
 8018a1e:	429a      	cmp	r2, r3
 8018a20:	d10e      	bne.n	8018a40 <dir_find+0x106>
 8018a22:	693b      	ldr	r3, [r7, #16]
 8018a24:	691a      	ldr	r2, [r3, #16]
 8018a26:	687b      	ldr	r3, [r7, #4]
 8018a28:	6a1b      	ldr	r3, [r3, #32]
 8018a2a:	4619      	mov	r1, r3
 8018a2c:	4610      	mov	r0, r2
 8018a2e:	f7ff fdfd 	bl	801862c <cmp_lfn>
 8018a32:	4603      	mov	r3, r0
 8018a34:	2b00      	cmp	r3, #0
 8018a36:	d003      	beq.n	8018a40 <dir_find+0x106>
 8018a38:	7d7b      	ldrb	r3, [r7, #21]
 8018a3a:	3b01      	subs	r3, #1
 8018a3c:	b2db      	uxtb	r3, r3
 8018a3e:	e000      	b.n	8018a42 <dir_find+0x108>
 8018a40:	23ff      	movs	r3, #255	; 0xff
 8018a42:	757b      	strb	r3, [r7, #21]
 8018a44:	e024      	b.n	8018a90 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8018a46:	7d7b      	ldrb	r3, [r7, #21]
 8018a48:	2b00      	cmp	r3, #0
 8018a4a:	d109      	bne.n	8018a60 <dir_find+0x126>
 8018a4c:	687b      	ldr	r3, [r7, #4]
 8018a4e:	6a1b      	ldr	r3, [r3, #32]
 8018a50:	4618      	mov	r0, r3
 8018a52:	f7ff ff51 	bl	80188f8 <sum_sfn>
 8018a56:	4603      	mov	r3, r0
 8018a58:	461a      	mov	r2, r3
 8018a5a:	7d3b      	ldrb	r3, [r7, #20]
 8018a5c:	4293      	cmp	r3, r2
 8018a5e:	d024      	beq.n	8018aaa <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8018a60:	687b      	ldr	r3, [r7, #4]
 8018a62:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8018a66:	f003 0301 	and.w	r3, r3, #1
 8018a6a:	2b00      	cmp	r3, #0
 8018a6c:	d10a      	bne.n	8018a84 <dir_find+0x14a>
 8018a6e:	687b      	ldr	r3, [r7, #4]
 8018a70:	6a18      	ldr	r0, [r3, #32]
 8018a72:	687b      	ldr	r3, [r7, #4]
 8018a74:	3324      	adds	r3, #36	; 0x24
 8018a76:	220b      	movs	r2, #11
 8018a78:	4619      	mov	r1, r3
 8018a7a:	f7fe fe1f 	bl	80176bc <mem_cmp>
 8018a7e:	4603      	mov	r3, r0
 8018a80:	2b00      	cmp	r3, #0
 8018a82:	d014      	beq.n	8018aae <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8018a84:	23ff      	movs	r3, #255	; 0xff
 8018a86:	757b      	strb	r3, [r7, #21]
 8018a88:	687b      	ldr	r3, [r7, #4]
 8018a8a:	f04f 32ff 	mov.w	r2, #4294967295
 8018a8e:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8018a90:	2100      	movs	r1, #0
 8018a92:	6878      	ldr	r0, [r7, #4]
 8018a94:	f7ff fc6d 	bl	8018372 <dir_next>
 8018a98:	4603      	mov	r3, r0
 8018a9a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8018a9c:	7dfb      	ldrb	r3, [r7, #23]
 8018a9e:	2b00      	cmp	r3, #0
 8018aa0:	f43f af65 	beq.w	801896e <dir_find+0x34>
 8018aa4:	e004      	b.n	8018ab0 <dir_find+0x176>
		if (res != FR_OK) break;
 8018aa6:	bf00      	nop
 8018aa8:	e002      	b.n	8018ab0 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8018aaa:	bf00      	nop
 8018aac:	e000      	b.n	8018ab0 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8018aae:	bf00      	nop

	return res;
 8018ab0:	7dfb      	ldrb	r3, [r7, #23]
}
 8018ab2:	4618      	mov	r0, r3
 8018ab4:	3718      	adds	r7, #24
 8018ab6:	46bd      	mov	sp, r7
 8018ab8:	bd80      	pop	{r7, pc}
	...

08018abc <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8018abc:	b580      	push	{r7, lr}
 8018abe:	b08c      	sub	sp, #48	; 0x30
 8018ac0:	af00      	add	r7, sp, #0
 8018ac2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8018ac4:	687b      	ldr	r3, [r7, #4]
 8018ac6:	681b      	ldr	r3, [r3, #0]
 8018ac8:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8018aca:	687b      	ldr	r3, [r7, #4]
 8018acc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8018ad0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8018ad4:	2b00      	cmp	r3, #0
 8018ad6:	d001      	beq.n	8018adc <dir_register+0x20>
 8018ad8:	2306      	movs	r3, #6
 8018ada:	e0e0      	b.n	8018c9e <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8018adc:	2300      	movs	r3, #0
 8018ade:	627b      	str	r3, [r7, #36]	; 0x24
 8018ae0:	e002      	b.n	8018ae8 <dir_register+0x2c>
 8018ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018ae4:	3301      	adds	r3, #1
 8018ae6:	627b      	str	r3, [r7, #36]	; 0x24
 8018ae8:	69fb      	ldr	r3, [r7, #28]
 8018aea:	691a      	ldr	r2, [r3, #16]
 8018aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018aee:	005b      	lsls	r3, r3, #1
 8018af0:	4413      	add	r3, r2
 8018af2:	881b      	ldrh	r3, [r3, #0]
 8018af4:	2b00      	cmp	r3, #0
 8018af6:	d1f4      	bne.n	8018ae2 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8018af8:	687b      	ldr	r3, [r7, #4]
 8018afa:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8018afe:	f107 030c 	add.w	r3, r7, #12
 8018b02:	220c      	movs	r2, #12
 8018b04:	4618      	mov	r0, r3
 8018b06:	f7fe fd9d 	bl	8017644 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8018b0a:	7dfb      	ldrb	r3, [r7, #23]
 8018b0c:	f003 0301 	and.w	r3, r3, #1
 8018b10:	2b00      	cmp	r3, #0
 8018b12:	d032      	beq.n	8018b7a <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8018b14:	687b      	ldr	r3, [r7, #4]
 8018b16:	2240      	movs	r2, #64	; 0x40
 8018b18:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8018b1c:	2301      	movs	r3, #1
 8018b1e:	62bb      	str	r3, [r7, #40]	; 0x28
 8018b20:	e016      	b.n	8018b50 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8018b22:	687b      	ldr	r3, [r7, #4]
 8018b24:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8018b28:	69fb      	ldr	r3, [r7, #28]
 8018b2a:	691a      	ldr	r2, [r3, #16]
 8018b2c:	f107 010c 	add.w	r1, r7, #12
 8018b30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b32:	f7ff fe53 	bl	80187dc <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8018b36:	6878      	ldr	r0, [r7, #4]
 8018b38:	f7ff feff 	bl	801893a <dir_find>
 8018b3c:	4603      	mov	r3, r0
 8018b3e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8018b42:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8018b46:	2b00      	cmp	r3, #0
 8018b48:	d106      	bne.n	8018b58 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8018b4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b4c:	3301      	adds	r3, #1
 8018b4e:	62bb      	str	r3, [r7, #40]	; 0x28
 8018b50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b52:	2b63      	cmp	r3, #99	; 0x63
 8018b54:	d9e5      	bls.n	8018b22 <dir_register+0x66>
 8018b56:	e000      	b.n	8018b5a <dir_register+0x9e>
			if (res != FR_OK) break;
 8018b58:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8018b5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b5c:	2b64      	cmp	r3, #100	; 0x64
 8018b5e:	d101      	bne.n	8018b64 <dir_register+0xa8>
 8018b60:	2307      	movs	r3, #7
 8018b62:	e09c      	b.n	8018c9e <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8018b64:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8018b68:	2b04      	cmp	r3, #4
 8018b6a:	d002      	beq.n	8018b72 <dir_register+0xb6>
 8018b6c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8018b70:	e095      	b.n	8018c9e <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8018b72:	7dfa      	ldrb	r2, [r7, #23]
 8018b74:	687b      	ldr	r3, [r7, #4]
 8018b76:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8018b7a:	7dfb      	ldrb	r3, [r7, #23]
 8018b7c:	f003 0302 	and.w	r3, r3, #2
 8018b80:	2b00      	cmp	r3, #0
 8018b82:	d007      	beq.n	8018b94 <dir_register+0xd8>
 8018b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018b86:	330c      	adds	r3, #12
 8018b88:	4a47      	ldr	r2, [pc, #284]	; (8018ca8 <dir_register+0x1ec>)
 8018b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8018b8e:	089b      	lsrs	r3, r3, #2
 8018b90:	3301      	adds	r3, #1
 8018b92:	e000      	b.n	8018b96 <dir_register+0xda>
 8018b94:	2301      	movs	r3, #1
 8018b96:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8018b98:	6a39      	ldr	r1, [r7, #32]
 8018b9a:	6878      	ldr	r0, [r7, #4]
 8018b9c:	f7ff fcbf 	bl	801851e <dir_alloc>
 8018ba0:	4603      	mov	r3, r0
 8018ba2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8018ba6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8018baa:	2b00      	cmp	r3, #0
 8018bac:	d148      	bne.n	8018c40 <dir_register+0x184>
 8018bae:	6a3b      	ldr	r3, [r7, #32]
 8018bb0:	3b01      	subs	r3, #1
 8018bb2:	623b      	str	r3, [r7, #32]
 8018bb4:	6a3b      	ldr	r3, [r7, #32]
 8018bb6:	2b00      	cmp	r3, #0
 8018bb8:	d042      	beq.n	8018c40 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8018bba:	687b      	ldr	r3, [r7, #4]
 8018bbc:	695a      	ldr	r2, [r3, #20]
 8018bbe:	6a3b      	ldr	r3, [r7, #32]
 8018bc0:	015b      	lsls	r3, r3, #5
 8018bc2:	1ad3      	subs	r3, r2, r3
 8018bc4:	4619      	mov	r1, r3
 8018bc6:	6878      	ldr	r0, [r7, #4]
 8018bc8:	f7ff fb4a 	bl	8018260 <dir_sdi>
 8018bcc:	4603      	mov	r3, r0
 8018bce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8018bd2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8018bd6:	2b00      	cmp	r3, #0
 8018bd8:	d132      	bne.n	8018c40 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8018bda:	687b      	ldr	r3, [r7, #4]
 8018bdc:	3324      	adds	r3, #36	; 0x24
 8018bde:	4618      	mov	r0, r3
 8018be0:	f7ff fe8a 	bl	80188f8 <sum_sfn>
 8018be4:	4603      	mov	r3, r0
 8018be6:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8018be8:	687b      	ldr	r3, [r7, #4]
 8018bea:	69db      	ldr	r3, [r3, #28]
 8018bec:	4619      	mov	r1, r3
 8018bee:	69f8      	ldr	r0, [r7, #28]
 8018bf0:	f7fe ff56 	bl	8017aa0 <move_window>
 8018bf4:	4603      	mov	r3, r0
 8018bf6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8018bfa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8018bfe:	2b00      	cmp	r3, #0
 8018c00:	d11d      	bne.n	8018c3e <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8018c02:	69fb      	ldr	r3, [r7, #28]
 8018c04:	6918      	ldr	r0, [r3, #16]
 8018c06:	687b      	ldr	r3, [r7, #4]
 8018c08:	6a19      	ldr	r1, [r3, #32]
 8018c0a:	6a3b      	ldr	r3, [r7, #32]
 8018c0c:	b2da      	uxtb	r2, r3
 8018c0e:	7efb      	ldrb	r3, [r7, #27]
 8018c10:	f7ff fd7c 	bl	801870c <put_lfn>
				fs->wflag = 1;
 8018c14:	69fb      	ldr	r3, [r7, #28]
 8018c16:	2201      	movs	r2, #1
 8018c18:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8018c1a:	2100      	movs	r1, #0
 8018c1c:	6878      	ldr	r0, [r7, #4]
 8018c1e:	f7ff fba8 	bl	8018372 <dir_next>
 8018c22:	4603      	mov	r3, r0
 8018c24:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8018c28:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8018c2c:	2b00      	cmp	r3, #0
 8018c2e:	d107      	bne.n	8018c40 <dir_register+0x184>
 8018c30:	6a3b      	ldr	r3, [r7, #32]
 8018c32:	3b01      	subs	r3, #1
 8018c34:	623b      	str	r3, [r7, #32]
 8018c36:	6a3b      	ldr	r3, [r7, #32]
 8018c38:	2b00      	cmp	r3, #0
 8018c3a:	d1d5      	bne.n	8018be8 <dir_register+0x12c>
 8018c3c:	e000      	b.n	8018c40 <dir_register+0x184>
				if (res != FR_OK) break;
 8018c3e:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8018c40:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8018c44:	2b00      	cmp	r3, #0
 8018c46:	d128      	bne.n	8018c9a <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8018c48:	687b      	ldr	r3, [r7, #4]
 8018c4a:	69db      	ldr	r3, [r3, #28]
 8018c4c:	4619      	mov	r1, r3
 8018c4e:	69f8      	ldr	r0, [r7, #28]
 8018c50:	f7fe ff26 	bl	8017aa0 <move_window>
 8018c54:	4603      	mov	r3, r0
 8018c56:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8018c5a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8018c5e:	2b00      	cmp	r3, #0
 8018c60:	d11b      	bne.n	8018c9a <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8018c62:	687b      	ldr	r3, [r7, #4]
 8018c64:	6a1b      	ldr	r3, [r3, #32]
 8018c66:	2220      	movs	r2, #32
 8018c68:	2100      	movs	r1, #0
 8018c6a:	4618      	mov	r0, r3
 8018c6c:	f7fe fd0b 	bl	8017686 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8018c70:	687b      	ldr	r3, [r7, #4]
 8018c72:	6a18      	ldr	r0, [r3, #32]
 8018c74:	687b      	ldr	r3, [r7, #4]
 8018c76:	3324      	adds	r3, #36	; 0x24
 8018c78:	220b      	movs	r2, #11
 8018c7a:	4619      	mov	r1, r3
 8018c7c:	f7fe fce2 	bl	8017644 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8018c80:	687b      	ldr	r3, [r7, #4]
 8018c82:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8018c86:	687b      	ldr	r3, [r7, #4]
 8018c88:	6a1b      	ldr	r3, [r3, #32]
 8018c8a:	330c      	adds	r3, #12
 8018c8c:	f002 0218 	and.w	r2, r2, #24
 8018c90:	b2d2      	uxtb	r2, r2
 8018c92:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8018c94:	69fb      	ldr	r3, [r7, #28]
 8018c96:	2201      	movs	r2, #1
 8018c98:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8018c9a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8018c9e:	4618      	mov	r0, r3
 8018ca0:	3730      	adds	r7, #48	; 0x30
 8018ca2:	46bd      	mov	sp, r7
 8018ca4:	bd80      	pop	{r7, pc}
 8018ca6:	bf00      	nop
 8018ca8:	4ec4ec4f 	.word	0x4ec4ec4f

08018cac <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8018cac:	b580      	push	{r7, lr}
 8018cae:	b08a      	sub	sp, #40	; 0x28
 8018cb0:	af00      	add	r7, sp, #0
 8018cb2:	6078      	str	r0, [r7, #4]
 8018cb4:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8018cb6:	683b      	ldr	r3, [r7, #0]
 8018cb8:	681b      	ldr	r3, [r3, #0]
 8018cba:	613b      	str	r3, [r7, #16]
 8018cbc:	687b      	ldr	r3, [r7, #4]
 8018cbe:	681b      	ldr	r3, [r3, #0]
 8018cc0:	691b      	ldr	r3, [r3, #16]
 8018cc2:	60fb      	str	r3, [r7, #12]
 8018cc4:	2300      	movs	r3, #0
 8018cc6:	617b      	str	r3, [r7, #20]
 8018cc8:	697b      	ldr	r3, [r7, #20]
 8018cca:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8018ccc:	69bb      	ldr	r3, [r7, #24]
 8018cce:	1c5a      	adds	r2, r3, #1
 8018cd0:	61ba      	str	r2, [r7, #24]
 8018cd2:	693a      	ldr	r2, [r7, #16]
 8018cd4:	4413      	add	r3, r2
 8018cd6:	781b      	ldrb	r3, [r3, #0]
 8018cd8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8018cda:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018cdc:	2b1f      	cmp	r3, #31
 8018cde:	d940      	bls.n	8018d62 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8018ce0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018ce2:	2b2f      	cmp	r3, #47	; 0x2f
 8018ce4:	d006      	beq.n	8018cf4 <create_name+0x48>
 8018ce6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018ce8:	2b5c      	cmp	r3, #92	; 0x5c
 8018cea:	d110      	bne.n	8018d0e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8018cec:	e002      	b.n	8018cf4 <create_name+0x48>
 8018cee:	69bb      	ldr	r3, [r7, #24]
 8018cf0:	3301      	adds	r3, #1
 8018cf2:	61bb      	str	r3, [r7, #24]
 8018cf4:	693a      	ldr	r2, [r7, #16]
 8018cf6:	69bb      	ldr	r3, [r7, #24]
 8018cf8:	4413      	add	r3, r2
 8018cfa:	781b      	ldrb	r3, [r3, #0]
 8018cfc:	2b2f      	cmp	r3, #47	; 0x2f
 8018cfe:	d0f6      	beq.n	8018cee <create_name+0x42>
 8018d00:	693a      	ldr	r2, [r7, #16]
 8018d02:	69bb      	ldr	r3, [r7, #24]
 8018d04:	4413      	add	r3, r2
 8018d06:	781b      	ldrb	r3, [r3, #0]
 8018d08:	2b5c      	cmp	r3, #92	; 0x5c
 8018d0a:	d0f0      	beq.n	8018cee <create_name+0x42>
			break;
 8018d0c:	e02a      	b.n	8018d64 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8018d0e:	697b      	ldr	r3, [r7, #20]
 8018d10:	2bfe      	cmp	r3, #254	; 0xfe
 8018d12:	d901      	bls.n	8018d18 <create_name+0x6c>
 8018d14:	2306      	movs	r3, #6
 8018d16:	e17d      	b.n	8019014 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8018d18:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018d1a:	b2db      	uxtb	r3, r3
 8018d1c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8018d1e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018d20:	2101      	movs	r1, #1
 8018d22:	4618      	mov	r0, r3
 8018d24:	f001 fa8c 	bl	801a240 <ff_convert>
 8018d28:	4603      	mov	r3, r0
 8018d2a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8018d2c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018d2e:	2b00      	cmp	r3, #0
 8018d30:	d101      	bne.n	8018d36 <create_name+0x8a>
 8018d32:	2306      	movs	r3, #6
 8018d34:	e16e      	b.n	8019014 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8018d36:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018d38:	2b7f      	cmp	r3, #127	; 0x7f
 8018d3a:	d809      	bhi.n	8018d50 <create_name+0xa4>
 8018d3c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018d3e:	4619      	mov	r1, r3
 8018d40:	488d      	ldr	r0, [pc, #564]	; (8018f78 <create_name+0x2cc>)
 8018d42:	f7fe fce2 	bl	801770a <chk_chr>
 8018d46:	4603      	mov	r3, r0
 8018d48:	2b00      	cmp	r3, #0
 8018d4a:	d001      	beq.n	8018d50 <create_name+0xa4>
 8018d4c:	2306      	movs	r3, #6
 8018d4e:	e161      	b.n	8019014 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8018d50:	697b      	ldr	r3, [r7, #20]
 8018d52:	1c5a      	adds	r2, r3, #1
 8018d54:	617a      	str	r2, [r7, #20]
 8018d56:	005b      	lsls	r3, r3, #1
 8018d58:	68fa      	ldr	r2, [r7, #12]
 8018d5a:	4413      	add	r3, r2
 8018d5c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8018d5e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8018d60:	e7b4      	b.n	8018ccc <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8018d62:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8018d64:	693a      	ldr	r2, [r7, #16]
 8018d66:	69bb      	ldr	r3, [r7, #24]
 8018d68:	441a      	add	r2, r3
 8018d6a:	683b      	ldr	r3, [r7, #0]
 8018d6c:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8018d6e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018d70:	2b1f      	cmp	r3, #31
 8018d72:	d801      	bhi.n	8018d78 <create_name+0xcc>
 8018d74:	2304      	movs	r3, #4
 8018d76:	e000      	b.n	8018d7a <create_name+0xce>
 8018d78:	2300      	movs	r3, #0
 8018d7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8018d7e:	e011      	b.n	8018da4 <create_name+0xf8>
		w = lfn[di - 1];
 8018d80:	697a      	ldr	r2, [r7, #20]
 8018d82:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8018d86:	4413      	add	r3, r2
 8018d88:	005b      	lsls	r3, r3, #1
 8018d8a:	68fa      	ldr	r2, [r7, #12]
 8018d8c:	4413      	add	r3, r2
 8018d8e:	881b      	ldrh	r3, [r3, #0]
 8018d90:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8018d92:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018d94:	2b20      	cmp	r3, #32
 8018d96:	d002      	beq.n	8018d9e <create_name+0xf2>
 8018d98:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018d9a:	2b2e      	cmp	r3, #46	; 0x2e
 8018d9c:	d106      	bne.n	8018dac <create_name+0x100>
		di--;
 8018d9e:	697b      	ldr	r3, [r7, #20]
 8018da0:	3b01      	subs	r3, #1
 8018da2:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8018da4:	697b      	ldr	r3, [r7, #20]
 8018da6:	2b00      	cmp	r3, #0
 8018da8:	d1ea      	bne.n	8018d80 <create_name+0xd4>
 8018daa:	e000      	b.n	8018dae <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8018dac:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8018dae:	697b      	ldr	r3, [r7, #20]
 8018db0:	005b      	lsls	r3, r3, #1
 8018db2:	68fa      	ldr	r2, [r7, #12]
 8018db4:	4413      	add	r3, r2
 8018db6:	2200      	movs	r2, #0
 8018db8:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8018dba:	697b      	ldr	r3, [r7, #20]
 8018dbc:	2b00      	cmp	r3, #0
 8018dbe:	d101      	bne.n	8018dc4 <create_name+0x118>
 8018dc0:	2306      	movs	r3, #6
 8018dc2:	e127      	b.n	8019014 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8018dc4:	687b      	ldr	r3, [r7, #4]
 8018dc6:	3324      	adds	r3, #36	; 0x24
 8018dc8:	220b      	movs	r2, #11
 8018dca:	2120      	movs	r1, #32
 8018dcc:	4618      	mov	r0, r3
 8018dce:	f7fe fc5a 	bl	8017686 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8018dd2:	2300      	movs	r3, #0
 8018dd4:	61bb      	str	r3, [r7, #24]
 8018dd6:	e002      	b.n	8018dde <create_name+0x132>
 8018dd8:	69bb      	ldr	r3, [r7, #24]
 8018dda:	3301      	adds	r3, #1
 8018ddc:	61bb      	str	r3, [r7, #24]
 8018dde:	69bb      	ldr	r3, [r7, #24]
 8018de0:	005b      	lsls	r3, r3, #1
 8018de2:	68fa      	ldr	r2, [r7, #12]
 8018de4:	4413      	add	r3, r2
 8018de6:	881b      	ldrh	r3, [r3, #0]
 8018de8:	2b20      	cmp	r3, #32
 8018dea:	d0f5      	beq.n	8018dd8 <create_name+0x12c>
 8018dec:	69bb      	ldr	r3, [r7, #24]
 8018dee:	005b      	lsls	r3, r3, #1
 8018df0:	68fa      	ldr	r2, [r7, #12]
 8018df2:	4413      	add	r3, r2
 8018df4:	881b      	ldrh	r3, [r3, #0]
 8018df6:	2b2e      	cmp	r3, #46	; 0x2e
 8018df8:	d0ee      	beq.n	8018dd8 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8018dfa:	69bb      	ldr	r3, [r7, #24]
 8018dfc:	2b00      	cmp	r3, #0
 8018dfe:	d009      	beq.n	8018e14 <create_name+0x168>
 8018e00:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018e04:	f043 0303 	orr.w	r3, r3, #3
 8018e08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8018e0c:	e002      	b.n	8018e14 <create_name+0x168>
 8018e0e:	697b      	ldr	r3, [r7, #20]
 8018e10:	3b01      	subs	r3, #1
 8018e12:	617b      	str	r3, [r7, #20]
 8018e14:	697b      	ldr	r3, [r7, #20]
 8018e16:	2b00      	cmp	r3, #0
 8018e18:	d009      	beq.n	8018e2e <create_name+0x182>
 8018e1a:	697a      	ldr	r2, [r7, #20]
 8018e1c:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8018e20:	4413      	add	r3, r2
 8018e22:	005b      	lsls	r3, r3, #1
 8018e24:	68fa      	ldr	r2, [r7, #12]
 8018e26:	4413      	add	r3, r2
 8018e28:	881b      	ldrh	r3, [r3, #0]
 8018e2a:	2b2e      	cmp	r3, #46	; 0x2e
 8018e2c:	d1ef      	bne.n	8018e0e <create_name+0x162>

	i = b = 0; ni = 8;
 8018e2e:	2300      	movs	r3, #0
 8018e30:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8018e34:	2300      	movs	r3, #0
 8018e36:	623b      	str	r3, [r7, #32]
 8018e38:	2308      	movs	r3, #8
 8018e3a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8018e3c:	69bb      	ldr	r3, [r7, #24]
 8018e3e:	1c5a      	adds	r2, r3, #1
 8018e40:	61ba      	str	r2, [r7, #24]
 8018e42:	005b      	lsls	r3, r3, #1
 8018e44:	68fa      	ldr	r2, [r7, #12]
 8018e46:	4413      	add	r3, r2
 8018e48:	881b      	ldrh	r3, [r3, #0]
 8018e4a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8018e4c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018e4e:	2b00      	cmp	r3, #0
 8018e50:	f000 8090 	beq.w	8018f74 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8018e54:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018e56:	2b20      	cmp	r3, #32
 8018e58:	d006      	beq.n	8018e68 <create_name+0x1bc>
 8018e5a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018e5c:	2b2e      	cmp	r3, #46	; 0x2e
 8018e5e:	d10a      	bne.n	8018e76 <create_name+0x1ca>
 8018e60:	69ba      	ldr	r2, [r7, #24]
 8018e62:	697b      	ldr	r3, [r7, #20]
 8018e64:	429a      	cmp	r2, r3
 8018e66:	d006      	beq.n	8018e76 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8018e68:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018e6c:	f043 0303 	orr.w	r3, r3, #3
 8018e70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8018e74:	e07d      	b.n	8018f72 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8018e76:	6a3a      	ldr	r2, [r7, #32]
 8018e78:	69fb      	ldr	r3, [r7, #28]
 8018e7a:	429a      	cmp	r2, r3
 8018e7c:	d203      	bcs.n	8018e86 <create_name+0x1da>
 8018e7e:	69ba      	ldr	r2, [r7, #24]
 8018e80:	697b      	ldr	r3, [r7, #20]
 8018e82:	429a      	cmp	r2, r3
 8018e84:	d123      	bne.n	8018ece <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8018e86:	69fb      	ldr	r3, [r7, #28]
 8018e88:	2b0b      	cmp	r3, #11
 8018e8a:	d106      	bne.n	8018e9a <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8018e8c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018e90:	f043 0303 	orr.w	r3, r3, #3
 8018e94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8018e98:	e075      	b.n	8018f86 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8018e9a:	69ba      	ldr	r2, [r7, #24]
 8018e9c:	697b      	ldr	r3, [r7, #20]
 8018e9e:	429a      	cmp	r2, r3
 8018ea0:	d005      	beq.n	8018eae <create_name+0x202>
 8018ea2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018ea6:	f043 0303 	orr.w	r3, r3, #3
 8018eaa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 8018eae:	69ba      	ldr	r2, [r7, #24]
 8018eb0:	697b      	ldr	r3, [r7, #20]
 8018eb2:	429a      	cmp	r2, r3
 8018eb4:	d866      	bhi.n	8018f84 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8018eb6:	697b      	ldr	r3, [r7, #20]
 8018eb8:	61bb      	str	r3, [r7, #24]
 8018eba:	2308      	movs	r3, #8
 8018ebc:	623b      	str	r3, [r7, #32]
 8018ebe:	230b      	movs	r3, #11
 8018ec0:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8018ec2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8018ec6:	009b      	lsls	r3, r3, #2
 8018ec8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8018ecc:	e051      	b.n	8018f72 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8018ece:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018ed0:	2b7f      	cmp	r3, #127	; 0x7f
 8018ed2:	d914      	bls.n	8018efe <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8018ed4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018ed6:	2100      	movs	r1, #0
 8018ed8:	4618      	mov	r0, r3
 8018eda:	f001 f9b1 	bl	801a240 <ff_convert>
 8018ede:	4603      	mov	r3, r0
 8018ee0:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8018ee2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018ee4:	2b00      	cmp	r3, #0
 8018ee6:	d004      	beq.n	8018ef2 <create_name+0x246>
 8018ee8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018eea:	3b80      	subs	r3, #128	; 0x80
 8018eec:	4a23      	ldr	r2, [pc, #140]	; (8018f7c <create_name+0x2d0>)
 8018eee:	5cd3      	ldrb	r3, [r2, r3]
 8018ef0:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8018ef2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018ef6:	f043 0302 	orr.w	r3, r3, #2
 8018efa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8018efe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018f00:	2b00      	cmp	r3, #0
 8018f02:	d007      	beq.n	8018f14 <create_name+0x268>
 8018f04:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018f06:	4619      	mov	r1, r3
 8018f08:	481d      	ldr	r0, [pc, #116]	; (8018f80 <create_name+0x2d4>)
 8018f0a:	f7fe fbfe 	bl	801770a <chk_chr>
 8018f0e:	4603      	mov	r3, r0
 8018f10:	2b00      	cmp	r3, #0
 8018f12:	d008      	beq.n	8018f26 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8018f14:	235f      	movs	r3, #95	; 0x5f
 8018f16:	84bb      	strh	r3, [r7, #36]	; 0x24
 8018f18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018f1c:	f043 0303 	orr.w	r3, r3, #3
 8018f20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8018f24:	e01b      	b.n	8018f5e <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8018f26:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018f28:	2b40      	cmp	r3, #64	; 0x40
 8018f2a:	d909      	bls.n	8018f40 <create_name+0x294>
 8018f2c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018f2e:	2b5a      	cmp	r3, #90	; 0x5a
 8018f30:	d806      	bhi.n	8018f40 <create_name+0x294>
					b |= 2;
 8018f32:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8018f36:	f043 0302 	orr.w	r3, r3, #2
 8018f3a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8018f3e:	e00e      	b.n	8018f5e <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8018f40:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018f42:	2b60      	cmp	r3, #96	; 0x60
 8018f44:	d90b      	bls.n	8018f5e <create_name+0x2b2>
 8018f46:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018f48:	2b7a      	cmp	r3, #122	; 0x7a
 8018f4a:	d808      	bhi.n	8018f5e <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8018f4c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8018f50:	f043 0301 	orr.w	r3, r3, #1
 8018f54:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8018f58:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018f5a:	3b20      	subs	r3, #32
 8018f5c:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8018f5e:	6a3b      	ldr	r3, [r7, #32]
 8018f60:	1c5a      	adds	r2, r3, #1
 8018f62:	623a      	str	r2, [r7, #32]
 8018f64:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8018f66:	b2d1      	uxtb	r1, r2
 8018f68:	687a      	ldr	r2, [r7, #4]
 8018f6a:	4413      	add	r3, r2
 8018f6c:	460a      	mov	r2, r1
 8018f6e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 8018f72:	e763      	b.n	8018e3c <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8018f74:	bf00      	nop
 8018f76:	e006      	b.n	8018f86 <create_name+0x2da>
 8018f78:	0801fde4 	.word	0x0801fde4
 8018f7c:	0801ff38 	.word	0x0801ff38
 8018f80:	0801fdf0 	.word	0x0801fdf0
			if (si > di) break;			/* No extension */
 8018f84:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8018f86:	687b      	ldr	r3, [r7, #4]
 8018f88:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8018f8c:	2be5      	cmp	r3, #229	; 0xe5
 8018f8e:	d103      	bne.n	8018f98 <create_name+0x2ec>
 8018f90:	687b      	ldr	r3, [r7, #4]
 8018f92:	2205      	movs	r2, #5
 8018f94:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 8018f98:	69fb      	ldr	r3, [r7, #28]
 8018f9a:	2b08      	cmp	r3, #8
 8018f9c:	d104      	bne.n	8018fa8 <create_name+0x2fc>
 8018f9e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8018fa2:	009b      	lsls	r3, r3, #2
 8018fa4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8018fa8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8018fac:	f003 030c 	and.w	r3, r3, #12
 8018fb0:	2b0c      	cmp	r3, #12
 8018fb2:	d005      	beq.n	8018fc0 <create_name+0x314>
 8018fb4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8018fb8:	f003 0303 	and.w	r3, r3, #3
 8018fbc:	2b03      	cmp	r3, #3
 8018fbe:	d105      	bne.n	8018fcc <create_name+0x320>
 8018fc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018fc4:	f043 0302 	orr.w	r3, r3, #2
 8018fc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8018fcc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018fd0:	f003 0302 	and.w	r3, r3, #2
 8018fd4:	2b00      	cmp	r3, #0
 8018fd6:	d117      	bne.n	8019008 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8018fd8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8018fdc:	f003 0303 	and.w	r3, r3, #3
 8018fe0:	2b01      	cmp	r3, #1
 8018fe2:	d105      	bne.n	8018ff0 <create_name+0x344>
 8018fe4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018fe8:	f043 0310 	orr.w	r3, r3, #16
 8018fec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8018ff0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8018ff4:	f003 030c 	and.w	r3, r3, #12
 8018ff8:	2b04      	cmp	r3, #4
 8018ffa:	d105      	bne.n	8019008 <create_name+0x35c>
 8018ffc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019000:	f043 0308 	orr.w	r3, r3, #8
 8019004:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8019008:	687b      	ldr	r3, [r7, #4]
 801900a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801900e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 8019012:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8019014:	4618      	mov	r0, r3
 8019016:	3728      	adds	r7, #40	; 0x28
 8019018:	46bd      	mov	sp, r7
 801901a:	bd80      	pop	{r7, pc}

0801901c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 801901c:	b580      	push	{r7, lr}
 801901e:	b086      	sub	sp, #24
 8019020:	af00      	add	r7, sp, #0
 8019022:	6078      	str	r0, [r7, #4]
 8019024:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8019026:	687b      	ldr	r3, [r7, #4]
 8019028:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 801902a:	693b      	ldr	r3, [r7, #16]
 801902c:	681b      	ldr	r3, [r3, #0]
 801902e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8019030:	e002      	b.n	8019038 <follow_path+0x1c>
 8019032:	683b      	ldr	r3, [r7, #0]
 8019034:	3301      	adds	r3, #1
 8019036:	603b      	str	r3, [r7, #0]
 8019038:	683b      	ldr	r3, [r7, #0]
 801903a:	781b      	ldrb	r3, [r3, #0]
 801903c:	2b2f      	cmp	r3, #47	; 0x2f
 801903e:	d0f8      	beq.n	8019032 <follow_path+0x16>
 8019040:	683b      	ldr	r3, [r7, #0]
 8019042:	781b      	ldrb	r3, [r3, #0]
 8019044:	2b5c      	cmp	r3, #92	; 0x5c
 8019046:	d0f4      	beq.n	8019032 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8019048:	693b      	ldr	r3, [r7, #16]
 801904a:	2200      	movs	r2, #0
 801904c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 801904e:	683b      	ldr	r3, [r7, #0]
 8019050:	781b      	ldrb	r3, [r3, #0]
 8019052:	2b1f      	cmp	r3, #31
 8019054:	d80a      	bhi.n	801906c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8019056:	687b      	ldr	r3, [r7, #4]
 8019058:	2280      	movs	r2, #128	; 0x80
 801905a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 801905e:	2100      	movs	r1, #0
 8019060:	6878      	ldr	r0, [r7, #4]
 8019062:	f7ff f8fd 	bl	8018260 <dir_sdi>
 8019066:	4603      	mov	r3, r0
 8019068:	75fb      	strb	r3, [r7, #23]
 801906a:	e048      	b.n	80190fe <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801906c:	463b      	mov	r3, r7
 801906e:	4619      	mov	r1, r3
 8019070:	6878      	ldr	r0, [r7, #4]
 8019072:	f7ff fe1b 	bl	8018cac <create_name>
 8019076:	4603      	mov	r3, r0
 8019078:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801907a:	7dfb      	ldrb	r3, [r7, #23]
 801907c:	2b00      	cmp	r3, #0
 801907e:	d139      	bne.n	80190f4 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8019080:	6878      	ldr	r0, [r7, #4]
 8019082:	f7ff fc5a 	bl	801893a <dir_find>
 8019086:	4603      	mov	r3, r0
 8019088:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801908a:	687b      	ldr	r3, [r7, #4]
 801908c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8019090:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8019092:	7dfb      	ldrb	r3, [r7, #23]
 8019094:	2b00      	cmp	r3, #0
 8019096:	d00a      	beq.n	80190ae <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8019098:	7dfb      	ldrb	r3, [r7, #23]
 801909a:	2b04      	cmp	r3, #4
 801909c:	d12c      	bne.n	80190f8 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 801909e:	7afb      	ldrb	r3, [r7, #11]
 80190a0:	f003 0304 	and.w	r3, r3, #4
 80190a4:	2b00      	cmp	r3, #0
 80190a6:	d127      	bne.n	80190f8 <follow_path+0xdc>
 80190a8:	2305      	movs	r3, #5
 80190aa:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80190ac:	e024      	b.n	80190f8 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80190ae:	7afb      	ldrb	r3, [r7, #11]
 80190b0:	f003 0304 	and.w	r3, r3, #4
 80190b4:	2b00      	cmp	r3, #0
 80190b6:	d121      	bne.n	80190fc <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80190b8:	693b      	ldr	r3, [r7, #16]
 80190ba:	799b      	ldrb	r3, [r3, #6]
 80190bc:	f003 0310 	and.w	r3, r3, #16
 80190c0:	2b00      	cmp	r3, #0
 80190c2:	d102      	bne.n	80190ca <follow_path+0xae>
				res = FR_NO_PATH; break;
 80190c4:	2305      	movs	r3, #5
 80190c6:	75fb      	strb	r3, [r7, #23]
 80190c8:	e019      	b.n	80190fe <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80190ca:	68fb      	ldr	r3, [r7, #12]
 80190cc:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80190d0:	687b      	ldr	r3, [r7, #4]
 80190d2:	695b      	ldr	r3, [r3, #20]
 80190d4:	68fa      	ldr	r2, [r7, #12]
 80190d6:	8992      	ldrh	r2, [r2, #12]
 80190d8:	fbb3 f0f2 	udiv	r0, r3, r2
 80190dc:	fb00 f202 	mul.w	r2, r0, r2
 80190e0:	1a9b      	subs	r3, r3, r2
 80190e2:	440b      	add	r3, r1
 80190e4:	4619      	mov	r1, r3
 80190e6:	68f8      	ldr	r0, [r7, #12]
 80190e8:	f7ff fa60 	bl	80185ac <ld_clust>
 80190ec:	4602      	mov	r2, r0
 80190ee:	693b      	ldr	r3, [r7, #16]
 80190f0:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80190f2:	e7bb      	b.n	801906c <follow_path+0x50>
			if (res != FR_OK) break;
 80190f4:	bf00      	nop
 80190f6:	e002      	b.n	80190fe <follow_path+0xe2>
				break;
 80190f8:	bf00      	nop
 80190fa:	e000      	b.n	80190fe <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80190fc:	bf00      	nop
			}
		}
	}

	return res;
 80190fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8019100:	4618      	mov	r0, r3
 8019102:	3718      	adds	r7, #24
 8019104:	46bd      	mov	sp, r7
 8019106:	bd80      	pop	{r7, pc}

08019108 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8019108:	b480      	push	{r7}
 801910a:	b087      	sub	sp, #28
 801910c:	af00      	add	r7, sp, #0
 801910e:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8019110:	f04f 33ff 	mov.w	r3, #4294967295
 8019114:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8019116:	687b      	ldr	r3, [r7, #4]
 8019118:	681b      	ldr	r3, [r3, #0]
 801911a:	2b00      	cmp	r3, #0
 801911c:	d031      	beq.n	8019182 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 801911e:	687b      	ldr	r3, [r7, #4]
 8019120:	681b      	ldr	r3, [r3, #0]
 8019122:	617b      	str	r3, [r7, #20]
 8019124:	e002      	b.n	801912c <get_ldnumber+0x24>
 8019126:	697b      	ldr	r3, [r7, #20]
 8019128:	3301      	adds	r3, #1
 801912a:	617b      	str	r3, [r7, #20]
 801912c:	697b      	ldr	r3, [r7, #20]
 801912e:	781b      	ldrb	r3, [r3, #0]
 8019130:	2b1f      	cmp	r3, #31
 8019132:	d903      	bls.n	801913c <get_ldnumber+0x34>
 8019134:	697b      	ldr	r3, [r7, #20]
 8019136:	781b      	ldrb	r3, [r3, #0]
 8019138:	2b3a      	cmp	r3, #58	; 0x3a
 801913a:	d1f4      	bne.n	8019126 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 801913c:	697b      	ldr	r3, [r7, #20]
 801913e:	781b      	ldrb	r3, [r3, #0]
 8019140:	2b3a      	cmp	r3, #58	; 0x3a
 8019142:	d11c      	bne.n	801917e <get_ldnumber+0x76>
			tp = *path;
 8019144:	687b      	ldr	r3, [r7, #4]
 8019146:	681b      	ldr	r3, [r3, #0]
 8019148:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 801914a:	68fb      	ldr	r3, [r7, #12]
 801914c:	1c5a      	adds	r2, r3, #1
 801914e:	60fa      	str	r2, [r7, #12]
 8019150:	781b      	ldrb	r3, [r3, #0]
 8019152:	3b30      	subs	r3, #48	; 0x30
 8019154:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8019156:	68bb      	ldr	r3, [r7, #8]
 8019158:	2b09      	cmp	r3, #9
 801915a:	d80e      	bhi.n	801917a <get_ldnumber+0x72>
 801915c:	68fa      	ldr	r2, [r7, #12]
 801915e:	697b      	ldr	r3, [r7, #20]
 8019160:	429a      	cmp	r2, r3
 8019162:	d10a      	bne.n	801917a <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8019164:	68bb      	ldr	r3, [r7, #8]
 8019166:	2b00      	cmp	r3, #0
 8019168:	d107      	bne.n	801917a <get_ldnumber+0x72>
					vol = (int)i;
 801916a:	68bb      	ldr	r3, [r7, #8]
 801916c:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 801916e:	697b      	ldr	r3, [r7, #20]
 8019170:	3301      	adds	r3, #1
 8019172:	617b      	str	r3, [r7, #20]
 8019174:	687b      	ldr	r3, [r7, #4]
 8019176:	697a      	ldr	r2, [r7, #20]
 8019178:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 801917a:	693b      	ldr	r3, [r7, #16]
 801917c:	e002      	b.n	8019184 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 801917e:	2300      	movs	r3, #0
 8019180:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8019182:	693b      	ldr	r3, [r7, #16]
}
 8019184:	4618      	mov	r0, r3
 8019186:	371c      	adds	r7, #28
 8019188:	46bd      	mov	sp, r7
 801918a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801918e:	4770      	bx	lr

08019190 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8019190:	b580      	push	{r7, lr}
 8019192:	b082      	sub	sp, #8
 8019194:	af00      	add	r7, sp, #0
 8019196:	6078      	str	r0, [r7, #4]
 8019198:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 801919a:	687b      	ldr	r3, [r7, #4]
 801919c:	2200      	movs	r2, #0
 801919e:	70da      	strb	r2, [r3, #3]
 80191a0:	687b      	ldr	r3, [r7, #4]
 80191a2:	f04f 32ff 	mov.w	r2, #4294967295
 80191a6:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80191a8:	6839      	ldr	r1, [r7, #0]
 80191aa:	6878      	ldr	r0, [r7, #4]
 80191ac:	f7fe fc78 	bl	8017aa0 <move_window>
 80191b0:	4603      	mov	r3, r0
 80191b2:	2b00      	cmp	r3, #0
 80191b4:	d001      	beq.n	80191ba <check_fs+0x2a>
 80191b6:	2304      	movs	r3, #4
 80191b8:	e038      	b.n	801922c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80191ba:	687b      	ldr	r3, [r7, #4]
 80191bc:	3338      	adds	r3, #56	; 0x38
 80191be:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80191c2:	4618      	mov	r0, r3
 80191c4:	f7fe f9bc 	bl	8017540 <ld_word>
 80191c8:	4603      	mov	r3, r0
 80191ca:	461a      	mov	r2, r3
 80191cc:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80191d0:	429a      	cmp	r2, r3
 80191d2:	d001      	beq.n	80191d8 <check_fs+0x48>
 80191d4:	2303      	movs	r3, #3
 80191d6:	e029      	b.n	801922c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80191d8:	687b      	ldr	r3, [r7, #4]
 80191da:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80191de:	2be9      	cmp	r3, #233	; 0xe9
 80191e0:	d009      	beq.n	80191f6 <check_fs+0x66>
 80191e2:	687b      	ldr	r3, [r7, #4]
 80191e4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80191e8:	2beb      	cmp	r3, #235	; 0xeb
 80191ea:	d11e      	bne.n	801922a <check_fs+0x9a>
 80191ec:	687b      	ldr	r3, [r7, #4]
 80191ee:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80191f2:	2b90      	cmp	r3, #144	; 0x90
 80191f4:	d119      	bne.n	801922a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80191f6:	687b      	ldr	r3, [r7, #4]
 80191f8:	3338      	adds	r3, #56	; 0x38
 80191fa:	3336      	adds	r3, #54	; 0x36
 80191fc:	4618      	mov	r0, r3
 80191fe:	f7fe f9b7 	bl	8017570 <ld_dword>
 8019202:	4603      	mov	r3, r0
 8019204:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8019208:	4a0a      	ldr	r2, [pc, #40]	; (8019234 <check_fs+0xa4>)
 801920a:	4293      	cmp	r3, r2
 801920c:	d101      	bne.n	8019212 <check_fs+0x82>
 801920e:	2300      	movs	r3, #0
 8019210:	e00c      	b.n	801922c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8019212:	687b      	ldr	r3, [r7, #4]
 8019214:	3338      	adds	r3, #56	; 0x38
 8019216:	3352      	adds	r3, #82	; 0x52
 8019218:	4618      	mov	r0, r3
 801921a:	f7fe f9a9 	bl	8017570 <ld_dword>
 801921e:	4603      	mov	r3, r0
 8019220:	4a05      	ldr	r2, [pc, #20]	; (8019238 <check_fs+0xa8>)
 8019222:	4293      	cmp	r3, r2
 8019224:	d101      	bne.n	801922a <check_fs+0x9a>
 8019226:	2300      	movs	r3, #0
 8019228:	e000      	b.n	801922c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 801922a:	2302      	movs	r3, #2
}
 801922c:	4618      	mov	r0, r3
 801922e:	3708      	adds	r7, #8
 8019230:	46bd      	mov	sp, r7
 8019232:	bd80      	pop	{r7, pc}
 8019234:	00544146 	.word	0x00544146
 8019238:	33544146 	.word	0x33544146

0801923c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 801923c:	b580      	push	{r7, lr}
 801923e:	b096      	sub	sp, #88	; 0x58
 8019240:	af00      	add	r7, sp, #0
 8019242:	60f8      	str	r0, [r7, #12]
 8019244:	60b9      	str	r1, [r7, #8]
 8019246:	4613      	mov	r3, r2
 8019248:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 801924a:	68bb      	ldr	r3, [r7, #8]
 801924c:	2200      	movs	r2, #0
 801924e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8019250:	68f8      	ldr	r0, [r7, #12]
 8019252:	f7ff ff59 	bl	8019108 <get_ldnumber>
 8019256:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8019258:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801925a:	2b00      	cmp	r3, #0
 801925c:	da01      	bge.n	8019262 <find_volume+0x26>
 801925e:	230b      	movs	r3, #11
 8019260:	e265      	b.n	801972e <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8019262:	4a9f      	ldr	r2, [pc, #636]	; (80194e0 <find_volume+0x2a4>)
 8019264:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8019266:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801926a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 801926c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801926e:	2b00      	cmp	r3, #0
 8019270:	d101      	bne.n	8019276 <find_volume+0x3a>
 8019272:	230c      	movs	r3, #12
 8019274:	e25b      	b.n	801972e <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8019276:	68bb      	ldr	r3, [r7, #8]
 8019278:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801927a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 801927c:	79fb      	ldrb	r3, [r7, #7]
 801927e:	f023 0301 	bic.w	r3, r3, #1
 8019282:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8019284:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019286:	781b      	ldrb	r3, [r3, #0]
 8019288:	2b00      	cmp	r3, #0
 801928a:	d01a      	beq.n	80192c2 <find_volume+0x86>
		stat = disk_status(fs->drv);
 801928c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801928e:	785b      	ldrb	r3, [r3, #1]
 8019290:	4618      	mov	r0, r3
 8019292:	f7fe f8b7 	bl	8017404 <disk_status>
 8019296:	4603      	mov	r3, r0
 8019298:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 801929c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80192a0:	f003 0301 	and.w	r3, r3, #1
 80192a4:	2b00      	cmp	r3, #0
 80192a6:	d10c      	bne.n	80192c2 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80192a8:	79fb      	ldrb	r3, [r7, #7]
 80192aa:	2b00      	cmp	r3, #0
 80192ac:	d007      	beq.n	80192be <find_volume+0x82>
 80192ae:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80192b2:	f003 0304 	and.w	r3, r3, #4
 80192b6:	2b00      	cmp	r3, #0
 80192b8:	d001      	beq.n	80192be <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80192ba:	230a      	movs	r3, #10
 80192bc:	e237      	b.n	801972e <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 80192be:	2300      	movs	r3, #0
 80192c0:	e235      	b.n	801972e <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80192c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80192c4:	2200      	movs	r2, #0
 80192c6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80192c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80192ca:	b2da      	uxtb	r2, r3
 80192cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80192ce:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80192d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80192d2:	785b      	ldrb	r3, [r3, #1]
 80192d4:	4618      	mov	r0, r3
 80192d6:	f7fe f8af 	bl	8017438 <disk_initialize>
 80192da:	4603      	mov	r3, r0
 80192dc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80192e0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80192e4:	f003 0301 	and.w	r3, r3, #1
 80192e8:	2b00      	cmp	r3, #0
 80192ea:	d001      	beq.n	80192f0 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80192ec:	2303      	movs	r3, #3
 80192ee:	e21e      	b.n	801972e <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80192f0:	79fb      	ldrb	r3, [r7, #7]
 80192f2:	2b00      	cmp	r3, #0
 80192f4:	d007      	beq.n	8019306 <find_volume+0xca>
 80192f6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80192fa:	f003 0304 	and.w	r3, r3, #4
 80192fe:	2b00      	cmp	r3, #0
 8019300:	d001      	beq.n	8019306 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8019302:	230a      	movs	r3, #10
 8019304:	e213      	b.n	801972e <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8019306:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019308:	7858      	ldrb	r0, [r3, #1]
 801930a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801930c:	330c      	adds	r3, #12
 801930e:	461a      	mov	r2, r3
 8019310:	2102      	movs	r1, #2
 8019312:	f7fe f8f7 	bl	8017504 <disk_ioctl>
 8019316:	4603      	mov	r3, r0
 8019318:	2b00      	cmp	r3, #0
 801931a:	d001      	beq.n	8019320 <find_volume+0xe4>
 801931c:	2301      	movs	r3, #1
 801931e:	e206      	b.n	801972e <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8019320:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019322:	899b      	ldrh	r3, [r3, #12]
 8019324:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8019328:	d80d      	bhi.n	8019346 <find_volume+0x10a>
 801932a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801932c:	899b      	ldrh	r3, [r3, #12]
 801932e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8019332:	d308      	bcc.n	8019346 <find_volume+0x10a>
 8019334:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019336:	899b      	ldrh	r3, [r3, #12]
 8019338:	461a      	mov	r2, r3
 801933a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801933c:	899b      	ldrh	r3, [r3, #12]
 801933e:	3b01      	subs	r3, #1
 8019340:	4013      	ands	r3, r2
 8019342:	2b00      	cmp	r3, #0
 8019344:	d001      	beq.n	801934a <find_volume+0x10e>
 8019346:	2301      	movs	r3, #1
 8019348:	e1f1      	b.n	801972e <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 801934a:	2300      	movs	r3, #0
 801934c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 801934e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8019350:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8019352:	f7ff ff1d 	bl	8019190 <check_fs>
 8019356:	4603      	mov	r3, r0
 8019358:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 801935c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8019360:	2b02      	cmp	r3, #2
 8019362:	d149      	bne.n	80193f8 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8019364:	2300      	movs	r3, #0
 8019366:	643b      	str	r3, [r7, #64]	; 0x40
 8019368:	e01e      	b.n	80193a8 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 801936a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801936c:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8019370:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8019372:	011b      	lsls	r3, r3, #4
 8019374:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8019378:	4413      	add	r3, r2
 801937a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 801937c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801937e:	3304      	adds	r3, #4
 8019380:	781b      	ldrb	r3, [r3, #0]
 8019382:	2b00      	cmp	r3, #0
 8019384:	d006      	beq.n	8019394 <find_volume+0x158>
 8019386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019388:	3308      	adds	r3, #8
 801938a:	4618      	mov	r0, r3
 801938c:	f7fe f8f0 	bl	8017570 <ld_dword>
 8019390:	4602      	mov	r2, r0
 8019392:	e000      	b.n	8019396 <find_volume+0x15a>
 8019394:	2200      	movs	r2, #0
 8019396:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8019398:	009b      	lsls	r3, r3, #2
 801939a:	3358      	adds	r3, #88	; 0x58
 801939c:	443b      	add	r3, r7
 801939e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80193a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80193a4:	3301      	adds	r3, #1
 80193a6:	643b      	str	r3, [r7, #64]	; 0x40
 80193a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80193aa:	2b03      	cmp	r3, #3
 80193ac:	d9dd      	bls.n	801936a <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80193ae:	2300      	movs	r3, #0
 80193b0:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80193b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80193b4:	2b00      	cmp	r3, #0
 80193b6:	d002      	beq.n	80193be <find_volume+0x182>
 80193b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80193ba:	3b01      	subs	r3, #1
 80193bc:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80193be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80193c0:	009b      	lsls	r3, r3, #2
 80193c2:	3358      	adds	r3, #88	; 0x58
 80193c4:	443b      	add	r3, r7
 80193c6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80193ca:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80193cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80193ce:	2b00      	cmp	r3, #0
 80193d0:	d005      	beq.n	80193de <find_volume+0x1a2>
 80193d2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80193d4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80193d6:	f7ff fedb 	bl	8019190 <check_fs>
 80193da:	4603      	mov	r3, r0
 80193dc:	e000      	b.n	80193e0 <find_volume+0x1a4>
 80193de:	2303      	movs	r3, #3
 80193e0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80193e4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80193e8:	2b01      	cmp	r3, #1
 80193ea:	d905      	bls.n	80193f8 <find_volume+0x1bc>
 80193ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80193ee:	3301      	adds	r3, #1
 80193f0:	643b      	str	r3, [r7, #64]	; 0x40
 80193f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80193f4:	2b03      	cmp	r3, #3
 80193f6:	d9e2      	bls.n	80193be <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80193f8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80193fc:	2b04      	cmp	r3, #4
 80193fe:	d101      	bne.n	8019404 <find_volume+0x1c8>
 8019400:	2301      	movs	r3, #1
 8019402:	e194      	b.n	801972e <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8019404:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8019408:	2b01      	cmp	r3, #1
 801940a:	d901      	bls.n	8019410 <find_volume+0x1d4>
 801940c:	230d      	movs	r3, #13
 801940e:	e18e      	b.n	801972e <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8019410:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019412:	3338      	adds	r3, #56	; 0x38
 8019414:	330b      	adds	r3, #11
 8019416:	4618      	mov	r0, r3
 8019418:	f7fe f892 	bl	8017540 <ld_word>
 801941c:	4603      	mov	r3, r0
 801941e:	461a      	mov	r2, r3
 8019420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019422:	899b      	ldrh	r3, [r3, #12]
 8019424:	429a      	cmp	r2, r3
 8019426:	d001      	beq.n	801942c <find_volume+0x1f0>
 8019428:	230d      	movs	r3, #13
 801942a:	e180      	b.n	801972e <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 801942c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801942e:	3338      	adds	r3, #56	; 0x38
 8019430:	3316      	adds	r3, #22
 8019432:	4618      	mov	r0, r3
 8019434:	f7fe f884 	bl	8017540 <ld_word>
 8019438:	4603      	mov	r3, r0
 801943a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 801943c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801943e:	2b00      	cmp	r3, #0
 8019440:	d106      	bne.n	8019450 <find_volume+0x214>
 8019442:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019444:	3338      	adds	r3, #56	; 0x38
 8019446:	3324      	adds	r3, #36	; 0x24
 8019448:	4618      	mov	r0, r3
 801944a:	f7fe f891 	bl	8017570 <ld_dword>
 801944e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8019450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019452:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8019454:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8019456:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019458:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 801945c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801945e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8019460:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019462:	789b      	ldrb	r3, [r3, #2]
 8019464:	2b01      	cmp	r3, #1
 8019466:	d005      	beq.n	8019474 <find_volume+0x238>
 8019468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801946a:	789b      	ldrb	r3, [r3, #2]
 801946c:	2b02      	cmp	r3, #2
 801946e:	d001      	beq.n	8019474 <find_volume+0x238>
 8019470:	230d      	movs	r3, #13
 8019472:	e15c      	b.n	801972e <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8019474:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019476:	789b      	ldrb	r3, [r3, #2]
 8019478:	461a      	mov	r2, r3
 801947a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801947c:	fb02 f303 	mul.w	r3, r2, r3
 8019480:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8019482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019484:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8019488:	b29a      	uxth	r2, r3
 801948a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801948c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 801948e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019490:	895b      	ldrh	r3, [r3, #10]
 8019492:	2b00      	cmp	r3, #0
 8019494:	d008      	beq.n	80194a8 <find_volume+0x26c>
 8019496:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019498:	895b      	ldrh	r3, [r3, #10]
 801949a:	461a      	mov	r2, r3
 801949c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801949e:	895b      	ldrh	r3, [r3, #10]
 80194a0:	3b01      	subs	r3, #1
 80194a2:	4013      	ands	r3, r2
 80194a4:	2b00      	cmp	r3, #0
 80194a6:	d001      	beq.n	80194ac <find_volume+0x270>
 80194a8:	230d      	movs	r3, #13
 80194aa:	e140      	b.n	801972e <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80194ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80194ae:	3338      	adds	r3, #56	; 0x38
 80194b0:	3311      	adds	r3, #17
 80194b2:	4618      	mov	r0, r3
 80194b4:	f7fe f844 	bl	8017540 <ld_word>
 80194b8:	4603      	mov	r3, r0
 80194ba:	461a      	mov	r2, r3
 80194bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80194be:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80194c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80194c2:	891b      	ldrh	r3, [r3, #8]
 80194c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80194c6:	8992      	ldrh	r2, [r2, #12]
 80194c8:	0952      	lsrs	r2, r2, #5
 80194ca:	b292      	uxth	r2, r2
 80194cc:	fbb3 f1f2 	udiv	r1, r3, r2
 80194d0:	fb01 f202 	mul.w	r2, r1, r2
 80194d4:	1a9b      	subs	r3, r3, r2
 80194d6:	b29b      	uxth	r3, r3
 80194d8:	2b00      	cmp	r3, #0
 80194da:	d003      	beq.n	80194e4 <find_volume+0x2a8>
 80194dc:	230d      	movs	r3, #13
 80194de:	e126      	b.n	801972e <find_volume+0x4f2>
 80194e0:	240016a8 	.word	0x240016a8

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80194e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80194e6:	3338      	adds	r3, #56	; 0x38
 80194e8:	3313      	adds	r3, #19
 80194ea:	4618      	mov	r0, r3
 80194ec:	f7fe f828 	bl	8017540 <ld_word>
 80194f0:	4603      	mov	r3, r0
 80194f2:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80194f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80194f6:	2b00      	cmp	r3, #0
 80194f8:	d106      	bne.n	8019508 <find_volume+0x2cc>
 80194fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80194fc:	3338      	adds	r3, #56	; 0x38
 80194fe:	3320      	adds	r3, #32
 8019500:	4618      	mov	r0, r3
 8019502:	f7fe f835 	bl	8017570 <ld_dword>
 8019506:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8019508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801950a:	3338      	adds	r3, #56	; 0x38
 801950c:	330e      	adds	r3, #14
 801950e:	4618      	mov	r0, r3
 8019510:	f7fe f816 	bl	8017540 <ld_word>
 8019514:	4603      	mov	r3, r0
 8019516:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8019518:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801951a:	2b00      	cmp	r3, #0
 801951c:	d101      	bne.n	8019522 <find_volume+0x2e6>
 801951e:	230d      	movs	r3, #13
 8019520:	e105      	b.n	801972e <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8019522:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8019524:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8019526:	4413      	add	r3, r2
 8019528:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801952a:	8911      	ldrh	r1, [r2, #8]
 801952c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801952e:	8992      	ldrh	r2, [r2, #12]
 8019530:	0952      	lsrs	r2, r2, #5
 8019532:	b292      	uxth	r2, r2
 8019534:	fbb1 f2f2 	udiv	r2, r1, r2
 8019538:	b292      	uxth	r2, r2
 801953a:	4413      	add	r3, r2
 801953c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 801953e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8019540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019542:	429a      	cmp	r2, r3
 8019544:	d201      	bcs.n	801954a <find_volume+0x30e>
 8019546:	230d      	movs	r3, #13
 8019548:	e0f1      	b.n	801972e <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 801954a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801954c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801954e:	1ad3      	subs	r3, r2, r3
 8019550:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8019552:	8952      	ldrh	r2, [r2, #10]
 8019554:	fbb3 f3f2 	udiv	r3, r3, r2
 8019558:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 801955a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801955c:	2b00      	cmp	r3, #0
 801955e:	d101      	bne.n	8019564 <find_volume+0x328>
 8019560:	230d      	movs	r3, #13
 8019562:	e0e4      	b.n	801972e <find_volume+0x4f2>
		fmt = FS_FAT32;
 8019564:	2303      	movs	r3, #3
 8019566:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 801956a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801956c:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8019570:	4293      	cmp	r3, r2
 8019572:	d802      	bhi.n	801957a <find_volume+0x33e>
 8019574:	2302      	movs	r3, #2
 8019576:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 801957a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801957c:	f640 72f5 	movw	r2, #4085	; 0xff5
 8019580:	4293      	cmp	r3, r2
 8019582:	d802      	bhi.n	801958a <find_volume+0x34e>
 8019584:	2301      	movs	r3, #1
 8019586:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 801958a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801958c:	1c9a      	adds	r2, r3, #2
 801958e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019590:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8019592:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019594:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8019596:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8019598:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801959a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801959c:	441a      	add	r2, r3
 801959e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80195a0:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 80195a2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80195a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80195a6:	441a      	add	r2, r3
 80195a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80195aa:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 80195ac:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80195b0:	2b03      	cmp	r3, #3
 80195b2:	d11e      	bne.n	80195f2 <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80195b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80195b6:	3338      	adds	r3, #56	; 0x38
 80195b8:	332a      	adds	r3, #42	; 0x2a
 80195ba:	4618      	mov	r0, r3
 80195bc:	f7fd ffc0 	bl	8017540 <ld_word>
 80195c0:	4603      	mov	r3, r0
 80195c2:	2b00      	cmp	r3, #0
 80195c4:	d001      	beq.n	80195ca <find_volume+0x38e>
 80195c6:	230d      	movs	r3, #13
 80195c8:	e0b1      	b.n	801972e <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80195ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80195cc:	891b      	ldrh	r3, [r3, #8]
 80195ce:	2b00      	cmp	r3, #0
 80195d0:	d001      	beq.n	80195d6 <find_volume+0x39a>
 80195d2:	230d      	movs	r3, #13
 80195d4:	e0ab      	b.n	801972e <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80195d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80195d8:	3338      	adds	r3, #56	; 0x38
 80195da:	332c      	adds	r3, #44	; 0x2c
 80195dc:	4618      	mov	r0, r3
 80195de:	f7fd ffc7 	bl	8017570 <ld_dword>
 80195e2:	4602      	mov	r2, r0
 80195e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80195e6:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80195e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80195ea:	69db      	ldr	r3, [r3, #28]
 80195ec:	009b      	lsls	r3, r3, #2
 80195ee:	647b      	str	r3, [r7, #68]	; 0x44
 80195f0:	e01f      	b.n	8019632 <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80195f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80195f4:	891b      	ldrh	r3, [r3, #8]
 80195f6:	2b00      	cmp	r3, #0
 80195f8:	d101      	bne.n	80195fe <find_volume+0x3c2>
 80195fa:	230d      	movs	r3, #13
 80195fc:	e097      	b.n	801972e <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80195fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019600:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8019602:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8019604:	441a      	add	r2, r3
 8019606:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019608:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 801960a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801960e:	2b02      	cmp	r3, #2
 8019610:	d103      	bne.n	801961a <find_volume+0x3de>
 8019612:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019614:	69db      	ldr	r3, [r3, #28]
 8019616:	005b      	lsls	r3, r3, #1
 8019618:	e00a      	b.n	8019630 <find_volume+0x3f4>
 801961a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801961c:	69da      	ldr	r2, [r3, #28]
 801961e:	4613      	mov	r3, r2
 8019620:	005b      	lsls	r3, r3, #1
 8019622:	4413      	add	r3, r2
 8019624:	085a      	lsrs	r2, r3, #1
 8019626:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019628:	69db      	ldr	r3, [r3, #28]
 801962a:	f003 0301 	and.w	r3, r3, #1
 801962e:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8019630:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8019632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019634:	6a1a      	ldr	r2, [r3, #32]
 8019636:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019638:	899b      	ldrh	r3, [r3, #12]
 801963a:	4619      	mov	r1, r3
 801963c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801963e:	440b      	add	r3, r1
 8019640:	3b01      	subs	r3, #1
 8019642:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8019644:	8989      	ldrh	r1, [r1, #12]
 8019646:	fbb3 f3f1 	udiv	r3, r3, r1
 801964a:	429a      	cmp	r2, r3
 801964c:	d201      	bcs.n	8019652 <find_volume+0x416>
 801964e:	230d      	movs	r3, #13
 8019650:	e06d      	b.n	801972e <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8019652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019654:	f04f 32ff 	mov.w	r2, #4294967295
 8019658:	619a      	str	r2, [r3, #24]
 801965a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801965c:	699a      	ldr	r2, [r3, #24]
 801965e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019660:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 8019662:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019664:	2280      	movs	r2, #128	; 0x80
 8019666:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8019668:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801966c:	2b03      	cmp	r3, #3
 801966e:	d149      	bne.n	8019704 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8019670:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019672:	3338      	adds	r3, #56	; 0x38
 8019674:	3330      	adds	r3, #48	; 0x30
 8019676:	4618      	mov	r0, r3
 8019678:	f7fd ff62 	bl	8017540 <ld_word>
 801967c:	4603      	mov	r3, r0
 801967e:	2b01      	cmp	r3, #1
 8019680:	d140      	bne.n	8019704 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 8019682:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019684:	3301      	adds	r3, #1
 8019686:	4619      	mov	r1, r3
 8019688:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801968a:	f7fe fa09 	bl	8017aa0 <move_window>
 801968e:	4603      	mov	r3, r0
 8019690:	2b00      	cmp	r3, #0
 8019692:	d137      	bne.n	8019704 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 8019694:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019696:	2200      	movs	r2, #0
 8019698:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 801969a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801969c:	3338      	adds	r3, #56	; 0x38
 801969e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80196a2:	4618      	mov	r0, r3
 80196a4:	f7fd ff4c 	bl	8017540 <ld_word>
 80196a8:	4603      	mov	r3, r0
 80196aa:	461a      	mov	r2, r3
 80196ac:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80196b0:	429a      	cmp	r2, r3
 80196b2:	d127      	bne.n	8019704 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80196b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80196b6:	3338      	adds	r3, #56	; 0x38
 80196b8:	4618      	mov	r0, r3
 80196ba:	f7fd ff59 	bl	8017570 <ld_dword>
 80196be:	4603      	mov	r3, r0
 80196c0:	4a1d      	ldr	r2, [pc, #116]	; (8019738 <find_volume+0x4fc>)
 80196c2:	4293      	cmp	r3, r2
 80196c4:	d11e      	bne.n	8019704 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80196c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80196c8:	3338      	adds	r3, #56	; 0x38
 80196ca:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80196ce:	4618      	mov	r0, r3
 80196d0:	f7fd ff4e 	bl	8017570 <ld_dword>
 80196d4:	4603      	mov	r3, r0
 80196d6:	4a19      	ldr	r2, [pc, #100]	; (801973c <find_volume+0x500>)
 80196d8:	4293      	cmp	r3, r2
 80196da:	d113      	bne.n	8019704 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80196dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80196de:	3338      	adds	r3, #56	; 0x38
 80196e0:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80196e4:	4618      	mov	r0, r3
 80196e6:	f7fd ff43 	bl	8017570 <ld_dword>
 80196ea:	4602      	mov	r2, r0
 80196ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80196ee:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80196f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80196f2:	3338      	adds	r3, #56	; 0x38
 80196f4:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80196f8:	4618      	mov	r0, r3
 80196fa:	f7fd ff39 	bl	8017570 <ld_dword>
 80196fe:	4602      	mov	r2, r0
 8019700:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019702:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8019704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019706:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 801970a:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 801970c:	4b0c      	ldr	r3, [pc, #48]	; (8019740 <find_volume+0x504>)
 801970e:	881b      	ldrh	r3, [r3, #0]
 8019710:	3301      	adds	r3, #1
 8019712:	b29a      	uxth	r2, r3
 8019714:	4b0a      	ldr	r3, [pc, #40]	; (8019740 <find_volume+0x504>)
 8019716:	801a      	strh	r2, [r3, #0]
 8019718:	4b09      	ldr	r3, [pc, #36]	; (8019740 <find_volume+0x504>)
 801971a:	881a      	ldrh	r2, [r3, #0]
 801971c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801971e:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8019720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019722:	4a08      	ldr	r2, [pc, #32]	; (8019744 <find_volume+0x508>)
 8019724:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8019726:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8019728:	f7fe f952 	bl	80179d0 <clear_lock>
#endif
	return FR_OK;
 801972c:	2300      	movs	r3, #0
}
 801972e:	4618      	mov	r0, r3
 8019730:	3758      	adds	r7, #88	; 0x58
 8019732:	46bd      	mov	sp, r7
 8019734:	bd80      	pop	{r7, pc}
 8019736:	bf00      	nop
 8019738:	41615252 	.word	0x41615252
 801973c:	61417272 	.word	0x61417272
 8019740:	240016ac 	.word	0x240016ac
 8019744:	240016d0 	.word	0x240016d0

08019748 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8019748:	b580      	push	{r7, lr}
 801974a:	b084      	sub	sp, #16
 801974c:	af00      	add	r7, sp, #0
 801974e:	6078      	str	r0, [r7, #4]
 8019750:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8019752:	2309      	movs	r3, #9
 8019754:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8019756:	687b      	ldr	r3, [r7, #4]
 8019758:	2b00      	cmp	r3, #0
 801975a:	d01c      	beq.n	8019796 <validate+0x4e>
 801975c:	687b      	ldr	r3, [r7, #4]
 801975e:	681b      	ldr	r3, [r3, #0]
 8019760:	2b00      	cmp	r3, #0
 8019762:	d018      	beq.n	8019796 <validate+0x4e>
 8019764:	687b      	ldr	r3, [r7, #4]
 8019766:	681b      	ldr	r3, [r3, #0]
 8019768:	781b      	ldrb	r3, [r3, #0]
 801976a:	2b00      	cmp	r3, #0
 801976c:	d013      	beq.n	8019796 <validate+0x4e>
 801976e:	687b      	ldr	r3, [r7, #4]
 8019770:	889a      	ldrh	r2, [r3, #4]
 8019772:	687b      	ldr	r3, [r7, #4]
 8019774:	681b      	ldr	r3, [r3, #0]
 8019776:	88db      	ldrh	r3, [r3, #6]
 8019778:	429a      	cmp	r2, r3
 801977a:	d10c      	bne.n	8019796 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 801977c:	687b      	ldr	r3, [r7, #4]
 801977e:	681b      	ldr	r3, [r3, #0]
 8019780:	785b      	ldrb	r3, [r3, #1]
 8019782:	4618      	mov	r0, r3
 8019784:	f7fd fe3e 	bl	8017404 <disk_status>
 8019788:	4603      	mov	r3, r0
 801978a:	f003 0301 	and.w	r3, r3, #1
 801978e:	2b00      	cmp	r3, #0
 8019790:	d101      	bne.n	8019796 <validate+0x4e>
			res = FR_OK;
 8019792:	2300      	movs	r3, #0
 8019794:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8019796:	7bfb      	ldrb	r3, [r7, #15]
 8019798:	2b00      	cmp	r3, #0
 801979a:	d102      	bne.n	80197a2 <validate+0x5a>
 801979c:	687b      	ldr	r3, [r7, #4]
 801979e:	681b      	ldr	r3, [r3, #0]
 80197a0:	e000      	b.n	80197a4 <validate+0x5c>
 80197a2:	2300      	movs	r3, #0
 80197a4:	683a      	ldr	r2, [r7, #0]
 80197a6:	6013      	str	r3, [r2, #0]
	return res;
 80197a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80197aa:	4618      	mov	r0, r3
 80197ac:	3710      	adds	r7, #16
 80197ae:	46bd      	mov	sp, r7
 80197b0:	bd80      	pop	{r7, pc}
	...

080197b4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80197b4:	b580      	push	{r7, lr}
 80197b6:	b088      	sub	sp, #32
 80197b8:	af00      	add	r7, sp, #0
 80197ba:	60f8      	str	r0, [r7, #12]
 80197bc:	60b9      	str	r1, [r7, #8]
 80197be:	4613      	mov	r3, r2
 80197c0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80197c2:	68bb      	ldr	r3, [r7, #8]
 80197c4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80197c6:	f107 0310 	add.w	r3, r7, #16
 80197ca:	4618      	mov	r0, r3
 80197cc:	f7ff fc9c 	bl	8019108 <get_ldnumber>
 80197d0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80197d2:	69fb      	ldr	r3, [r7, #28]
 80197d4:	2b00      	cmp	r3, #0
 80197d6:	da01      	bge.n	80197dc <f_mount+0x28>
 80197d8:	230b      	movs	r3, #11
 80197da:	e02b      	b.n	8019834 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80197dc:	4a17      	ldr	r2, [pc, #92]	; (801983c <f_mount+0x88>)
 80197de:	69fb      	ldr	r3, [r7, #28]
 80197e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80197e4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80197e6:	69bb      	ldr	r3, [r7, #24]
 80197e8:	2b00      	cmp	r3, #0
 80197ea:	d005      	beq.n	80197f8 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80197ec:	69b8      	ldr	r0, [r7, #24]
 80197ee:	f7fe f8ef 	bl	80179d0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80197f2:	69bb      	ldr	r3, [r7, #24]
 80197f4:	2200      	movs	r2, #0
 80197f6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80197f8:	68fb      	ldr	r3, [r7, #12]
 80197fa:	2b00      	cmp	r3, #0
 80197fc:	d002      	beq.n	8019804 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80197fe:	68fb      	ldr	r3, [r7, #12]
 8019800:	2200      	movs	r2, #0
 8019802:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8019804:	68fa      	ldr	r2, [r7, #12]
 8019806:	490d      	ldr	r1, [pc, #52]	; (801983c <f_mount+0x88>)
 8019808:	69fb      	ldr	r3, [r7, #28]
 801980a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 801980e:	68fb      	ldr	r3, [r7, #12]
 8019810:	2b00      	cmp	r3, #0
 8019812:	d002      	beq.n	801981a <f_mount+0x66>
 8019814:	79fb      	ldrb	r3, [r7, #7]
 8019816:	2b01      	cmp	r3, #1
 8019818:	d001      	beq.n	801981e <f_mount+0x6a>
 801981a:	2300      	movs	r3, #0
 801981c:	e00a      	b.n	8019834 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 801981e:	f107 010c 	add.w	r1, r7, #12
 8019822:	f107 0308 	add.w	r3, r7, #8
 8019826:	2200      	movs	r2, #0
 8019828:	4618      	mov	r0, r3
 801982a:	f7ff fd07 	bl	801923c <find_volume>
 801982e:	4603      	mov	r3, r0
 8019830:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8019832:	7dfb      	ldrb	r3, [r7, #23]
}
 8019834:	4618      	mov	r0, r3
 8019836:	3720      	adds	r7, #32
 8019838:	46bd      	mov	sp, r7
 801983a:	bd80      	pop	{r7, pc}
 801983c:	240016a8 	.word	0x240016a8

08019840 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8019840:	b580      	push	{r7, lr}
 8019842:	b09a      	sub	sp, #104	; 0x68
 8019844:	af00      	add	r7, sp, #0
 8019846:	60f8      	str	r0, [r7, #12]
 8019848:	60b9      	str	r1, [r7, #8]
 801984a:	4613      	mov	r3, r2
 801984c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 801984e:	68fb      	ldr	r3, [r7, #12]
 8019850:	2b00      	cmp	r3, #0
 8019852:	d101      	bne.n	8019858 <f_open+0x18>
 8019854:	2309      	movs	r3, #9
 8019856:	e1bb      	b.n	8019bd0 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8019858:	79fb      	ldrb	r3, [r7, #7]
 801985a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801985e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8019860:	79fa      	ldrb	r2, [r7, #7]
 8019862:	f107 0114 	add.w	r1, r7, #20
 8019866:	f107 0308 	add.w	r3, r7, #8
 801986a:	4618      	mov	r0, r3
 801986c:	f7ff fce6 	bl	801923c <find_volume>
 8019870:	4603      	mov	r3, r0
 8019872:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 8019876:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801987a:	2b00      	cmp	r3, #0
 801987c:	f040 819f 	bne.w	8019bbe <f_open+0x37e>
		dj.obj.fs = fs;
 8019880:	697b      	ldr	r3, [r7, #20]
 8019882:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8019884:	68ba      	ldr	r2, [r7, #8]
 8019886:	f107 0318 	add.w	r3, r7, #24
 801988a:	4611      	mov	r1, r2
 801988c:	4618      	mov	r0, r3
 801988e:	f7ff fbc5 	bl	801901c <follow_path>
 8019892:	4603      	mov	r3, r0
 8019894:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8019898:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801989c:	2b00      	cmp	r3, #0
 801989e:	d11a      	bne.n	80198d6 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80198a0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80198a4:	b25b      	sxtb	r3, r3
 80198a6:	2b00      	cmp	r3, #0
 80198a8:	da03      	bge.n	80198b2 <f_open+0x72>
				res = FR_INVALID_NAME;
 80198aa:	2306      	movs	r3, #6
 80198ac:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80198b0:	e011      	b.n	80198d6 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80198b2:	79fb      	ldrb	r3, [r7, #7]
 80198b4:	f023 0301 	bic.w	r3, r3, #1
 80198b8:	2b00      	cmp	r3, #0
 80198ba:	bf14      	ite	ne
 80198bc:	2301      	movne	r3, #1
 80198be:	2300      	moveq	r3, #0
 80198c0:	b2db      	uxtb	r3, r3
 80198c2:	461a      	mov	r2, r3
 80198c4:	f107 0318 	add.w	r3, r7, #24
 80198c8:	4611      	mov	r1, r2
 80198ca:	4618      	mov	r0, r3
 80198cc:	f7fd ff38 	bl	8017740 <chk_lock>
 80198d0:	4603      	mov	r3, r0
 80198d2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80198d6:	79fb      	ldrb	r3, [r7, #7]
 80198d8:	f003 031c 	and.w	r3, r3, #28
 80198dc:	2b00      	cmp	r3, #0
 80198de:	d07f      	beq.n	80199e0 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 80198e0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80198e4:	2b00      	cmp	r3, #0
 80198e6:	d017      	beq.n	8019918 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80198e8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80198ec:	2b04      	cmp	r3, #4
 80198ee:	d10e      	bne.n	801990e <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80198f0:	f7fd ff82 	bl	80177f8 <enq_lock>
 80198f4:	4603      	mov	r3, r0
 80198f6:	2b00      	cmp	r3, #0
 80198f8:	d006      	beq.n	8019908 <f_open+0xc8>
 80198fa:	f107 0318 	add.w	r3, r7, #24
 80198fe:	4618      	mov	r0, r3
 8019900:	f7ff f8dc 	bl	8018abc <dir_register>
 8019904:	4603      	mov	r3, r0
 8019906:	e000      	b.n	801990a <f_open+0xca>
 8019908:	2312      	movs	r3, #18
 801990a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 801990e:	79fb      	ldrb	r3, [r7, #7]
 8019910:	f043 0308 	orr.w	r3, r3, #8
 8019914:	71fb      	strb	r3, [r7, #7]
 8019916:	e010      	b.n	801993a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8019918:	7fbb      	ldrb	r3, [r7, #30]
 801991a:	f003 0311 	and.w	r3, r3, #17
 801991e:	2b00      	cmp	r3, #0
 8019920:	d003      	beq.n	801992a <f_open+0xea>
					res = FR_DENIED;
 8019922:	2307      	movs	r3, #7
 8019924:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8019928:	e007      	b.n	801993a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 801992a:	79fb      	ldrb	r3, [r7, #7]
 801992c:	f003 0304 	and.w	r3, r3, #4
 8019930:	2b00      	cmp	r3, #0
 8019932:	d002      	beq.n	801993a <f_open+0xfa>
 8019934:	2308      	movs	r3, #8
 8019936:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 801993a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801993e:	2b00      	cmp	r3, #0
 8019940:	d168      	bne.n	8019a14 <f_open+0x1d4>
 8019942:	79fb      	ldrb	r3, [r7, #7]
 8019944:	f003 0308 	and.w	r3, r3, #8
 8019948:	2b00      	cmp	r3, #0
 801994a:	d063      	beq.n	8019a14 <f_open+0x1d4>
				dw = GET_FATTIME();
 801994c:	f7fb fb70 	bl	8015030 <get_fattime>
 8019950:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8019952:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019954:	330e      	adds	r3, #14
 8019956:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8019958:	4618      	mov	r0, r3
 801995a:	f7fd fe47 	bl	80175ec <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 801995e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019960:	3316      	adds	r3, #22
 8019962:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8019964:	4618      	mov	r0, r3
 8019966:	f7fd fe41 	bl	80175ec <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 801996a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801996c:	330b      	adds	r3, #11
 801996e:	2220      	movs	r2, #32
 8019970:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8019972:	697b      	ldr	r3, [r7, #20]
 8019974:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8019976:	4611      	mov	r1, r2
 8019978:	4618      	mov	r0, r3
 801997a:	f7fe fe17 	bl	80185ac <ld_clust>
 801997e:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8019980:	697b      	ldr	r3, [r7, #20]
 8019982:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8019984:	2200      	movs	r2, #0
 8019986:	4618      	mov	r0, r3
 8019988:	f7fe fe2f 	bl	80185ea <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 801998c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801998e:	331c      	adds	r3, #28
 8019990:	2100      	movs	r1, #0
 8019992:	4618      	mov	r0, r3
 8019994:	f7fd fe2a 	bl	80175ec <st_dword>
					fs->wflag = 1;
 8019998:	697b      	ldr	r3, [r7, #20]
 801999a:	2201      	movs	r2, #1
 801999c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 801999e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80199a0:	2b00      	cmp	r3, #0
 80199a2:	d037      	beq.n	8019a14 <f_open+0x1d4>
						dw = fs->winsect;
 80199a4:	697b      	ldr	r3, [r7, #20]
 80199a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80199a8:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 80199aa:	f107 0318 	add.w	r3, r7, #24
 80199ae:	2200      	movs	r2, #0
 80199b0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80199b2:	4618      	mov	r0, r3
 80199b4:	f7fe fb1f 	bl	8017ff6 <remove_chain>
 80199b8:	4603      	mov	r3, r0
 80199ba:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 80199be:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80199c2:	2b00      	cmp	r3, #0
 80199c4:	d126      	bne.n	8019a14 <f_open+0x1d4>
							res = move_window(fs, dw);
 80199c6:	697b      	ldr	r3, [r7, #20]
 80199c8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80199ca:	4618      	mov	r0, r3
 80199cc:	f7fe f868 	bl	8017aa0 <move_window>
 80199d0:	4603      	mov	r3, r0
 80199d2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80199d6:	697b      	ldr	r3, [r7, #20]
 80199d8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80199da:	3a01      	subs	r2, #1
 80199dc:	615a      	str	r2, [r3, #20]
 80199de:	e019      	b.n	8019a14 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80199e0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80199e4:	2b00      	cmp	r3, #0
 80199e6:	d115      	bne.n	8019a14 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80199e8:	7fbb      	ldrb	r3, [r7, #30]
 80199ea:	f003 0310 	and.w	r3, r3, #16
 80199ee:	2b00      	cmp	r3, #0
 80199f0:	d003      	beq.n	80199fa <f_open+0x1ba>
					res = FR_NO_FILE;
 80199f2:	2304      	movs	r3, #4
 80199f4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80199f8:	e00c      	b.n	8019a14 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80199fa:	79fb      	ldrb	r3, [r7, #7]
 80199fc:	f003 0302 	and.w	r3, r3, #2
 8019a00:	2b00      	cmp	r3, #0
 8019a02:	d007      	beq.n	8019a14 <f_open+0x1d4>
 8019a04:	7fbb      	ldrb	r3, [r7, #30]
 8019a06:	f003 0301 	and.w	r3, r3, #1
 8019a0a:	2b00      	cmp	r3, #0
 8019a0c:	d002      	beq.n	8019a14 <f_open+0x1d4>
						res = FR_DENIED;
 8019a0e:	2307      	movs	r3, #7
 8019a10:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8019a14:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8019a18:	2b00      	cmp	r3, #0
 8019a1a:	d128      	bne.n	8019a6e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8019a1c:	79fb      	ldrb	r3, [r7, #7]
 8019a1e:	f003 0308 	and.w	r3, r3, #8
 8019a22:	2b00      	cmp	r3, #0
 8019a24:	d003      	beq.n	8019a2e <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8019a26:	79fb      	ldrb	r3, [r7, #7]
 8019a28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019a2c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8019a2e:	697b      	ldr	r3, [r7, #20]
 8019a30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8019a32:	68fb      	ldr	r3, [r7, #12]
 8019a34:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8019a36:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8019a38:	68fb      	ldr	r3, [r7, #12]
 8019a3a:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8019a3c:	79fb      	ldrb	r3, [r7, #7]
 8019a3e:	f023 0301 	bic.w	r3, r3, #1
 8019a42:	2b00      	cmp	r3, #0
 8019a44:	bf14      	ite	ne
 8019a46:	2301      	movne	r3, #1
 8019a48:	2300      	moveq	r3, #0
 8019a4a:	b2db      	uxtb	r3, r3
 8019a4c:	461a      	mov	r2, r3
 8019a4e:	f107 0318 	add.w	r3, r7, #24
 8019a52:	4611      	mov	r1, r2
 8019a54:	4618      	mov	r0, r3
 8019a56:	f7fd fef1 	bl	801783c <inc_lock>
 8019a5a:	4602      	mov	r2, r0
 8019a5c:	68fb      	ldr	r3, [r7, #12]
 8019a5e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8019a60:	68fb      	ldr	r3, [r7, #12]
 8019a62:	691b      	ldr	r3, [r3, #16]
 8019a64:	2b00      	cmp	r3, #0
 8019a66:	d102      	bne.n	8019a6e <f_open+0x22e>
 8019a68:	2302      	movs	r3, #2
 8019a6a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8019a6e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8019a72:	2b00      	cmp	r3, #0
 8019a74:	f040 80a3 	bne.w	8019bbe <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8019a78:	697b      	ldr	r3, [r7, #20]
 8019a7a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8019a7c:	4611      	mov	r1, r2
 8019a7e:	4618      	mov	r0, r3
 8019a80:	f7fe fd94 	bl	80185ac <ld_clust>
 8019a84:	4602      	mov	r2, r0
 8019a86:	68fb      	ldr	r3, [r7, #12]
 8019a88:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8019a8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019a8c:	331c      	adds	r3, #28
 8019a8e:	4618      	mov	r0, r3
 8019a90:	f7fd fd6e 	bl	8017570 <ld_dword>
 8019a94:	4602      	mov	r2, r0
 8019a96:	68fb      	ldr	r3, [r7, #12]
 8019a98:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8019a9a:	68fb      	ldr	r3, [r7, #12]
 8019a9c:	2200      	movs	r2, #0
 8019a9e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8019aa0:	697a      	ldr	r2, [r7, #20]
 8019aa2:	68fb      	ldr	r3, [r7, #12]
 8019aa4:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8019aa6:	697b      	ldr	r3, [r7, #20]
 8019aa8:	88da      	ldrh	r2, [r3, #6]
 8019aaa:	68fb      	ldr	r3, [r7, #12]
 8019aac:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8019aae:	68fb      	ldr	r3, [r7, #12]
 8019ab0:	79fa      	ldrb	r2, [r7, #7]
 8019ab2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8019ab4:	68fb      	ldr	r3, [r7, #12]
 8019ab6:	2200      	movs	r2, #0
 8019ab8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8019aba:	68fb      	ldr	r3, [r7, #12]
 8019abc:	2200      	movs	r2, #0
 8019abe:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8019ac0:	68fb      	ldr	r3, [r7, #12]
 8019ac2:	2200      	movs	r2, #0
 8019ac4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8019ac6:	68fb      	ldr	r3, [r7, #12]
 8019ac8:	3330      	adds	r3, #48	; 0x30
 8019aca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8019ace:	2100      	movs	r1, #0
 8019ad0:	4618      	mov	r0, r3
 8019ad2:	f7fd fdd8 	bl	8017686 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8019ad6:	79fb      	ldrb	r3, [r7, #7]
 8019ad8:	f003 0320 	and.w	r3, r3, #32
 8019adc:	2b00      	cmp	r3, #0
 8019ade:	d06e      	beq.n	8019bbe <f_open+0x37e>
 8019ae0:	68fb      	ldr	r3, [r7, #12]
 8019ae2:	68db      	ldr	r3, [r3, #12]
 8019ae4:	2b00      	cmp	r3, #0
 8019ae6:	d06a      	beq.n	8019bbe <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8019ae8:	68fb      	ldr	r3, [r7, #12]
 8019aea:	68da      	ldr	r2, [r3, #12]
 8019aec:	68fb      	ldr	r3, [r7, #12]
 8019aee:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8019af0:	697b      	ldr	r3, [r7, #20]
 8019af2:	895b      	ldrh	r3, [r3, #10]
 8019af4:	461a      	mov	r2, r3
 8019af6:	697b      	ldr	r3, [r7, #20]
 8019af8:	899b      	ldrh	r3, [r3, #12]
 8019afa:	fb02 f303 	mul.w	r3, r2, r3
 8019afe:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8019b00:	68fb      	ldr	r3, [r7, #12]
 8019b02:	689b      	ldr	r3, [r3, #8]
 8019b04:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8019b06:	68fb      	ldr	r3, [r7, #12]
 8019b08:	68db      	ldr	r3, [r3, #12]
 8019b0a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8019b0c:	e016      	b.n	8019b3c <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 8019b0e:	68fb      	ldr	r3, [r7, #12]
 8019b10:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8019b12:	4618      	mov	r0, r3
 8019b14:	f7fe f881 	bl	8017c1a <get_fat>
 8019b18:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8019b1a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8019b1c:	2b01      	cmp	r3, #1
 8019b1e:	d802      	bhi.n	8019b26 <f_open+0x2e6>
 8019b20:	2302      	movs	r3, #2
 8019b22:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8019b26:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8019b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019b2c:	d102      	bne.n	8019b34 <f_open+0x2f4>
 8019b2e:	2301      	movs	r3, #1
 8019b30:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8019b34:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8019b36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019b38:	1ad3      	subs	r3, r2, r3
 8019b3a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8019b3c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8019b40:	2b00      	cmp	r3, #0
 8019b42:	d103      	bne.n	8019b4c <f_open+0x30c>
 8019b44:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8019b46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019b48:	429a      	cmp	r2, r3
 8019b4a:	d8e0      	bhi.n	8019b0e <f_open+0x2ce>
				}
				fp->clust = clst;
 8019b4c:	68fb      	ldr	r3, [r7, #12]
 8019b4e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8019b50:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8019b52:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8019b56:	2b00      	cmp	r3, #0
 8019b58:	d131      	bne.n	8019bbe <f_open+0x37e>
 8019b5a:	697b      	ldr	r3, [r7, #20]
 8019b5c:	899b      	ldrh	r3, [r3, #12]
 8019b5e:	461a      	mov	r2, r3
 8019b60:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8019b62:	fbb3 f1f2 	udiv	r1, r3, r2
 8019b66:	fb01 f202 	mul.w	r2, r1, r2
 8019b6a:	1a9b      	subs	r3, r3, r2
 8019b6c:	2b00      	cmp	r3, #0
 8019b6e:	d026      	beq.n	8019bbe <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8019b70:	697b      	ldr	r3, [r7, #20]
 8019b72:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8019b74:	4618      	mov	r0, r3
 8019b76:	f7fe f831 	bl	8017bdc <clust2sect>
 8019b7a:	64f8      	str	r0, [r7, #76]	; 0x4c
 8019b7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8019b7e:	2b00      	cmp	r3, #0
 8019b80:	d103      	bne.n	8019b8a <f_open+0x34a>
						res = FR_INT_ERR;
 8019b82:	2302      	movs	r3, #2
 8019b84:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8019b88:	e019      	b.n	8019bbe <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8019b8a:	697b      	ldr	r3, [r7, #20]
 8019b8c:	899b      	ldrh	r3, [r3, #12]
 8019b8e:	461a      	mov	r2, r3
 8019b90:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8019b92:	fbb3 f2f2 	udiv	r2, r3, r2
 8019b96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8019b98:	441a      	add	r2, r3
 8019b9a:	68fb      	ldr	r3, [r7, #12]
 8019b9c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8019b9e:	697b      	ldr	r3, [r7, #20]
 8019ba0:	7858      	ldrb	r0, [r3, #1]
 8019ba2:	68fb      	ldr	r3, [r7, #12]
 8019ba4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8019ba8:	68fb      	ldr	r3, [r7, #12]
 8019baa:	6a1a      	ldr	r2, [r3, #32]
 8019bac:	2301      	movs	r3, #1
 8019bae:	f7fd fc69 	bl	8017484 <disk_read>
 8019bb2:	4603      	mov	r3, r0
 8019bb4:	2b00      	cmp	r3, #0
 8019bb6:	d002      	beq.n	8019bbe <f_open+0x37e>
 8019bb8:	2301      	movs	r3, #1
 8019bba:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8019bbe:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8019bc2:	2b00      	cmp	r3, #0
 8019bc4:	d002      	beq.n	8019bcc <f_open+0x38c>
 8019bc6:	68fb      	ldr	r3, [r7, #12]
 8019bc8:	2200      	movs	r2, #0
 8019bca:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8019bcc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8019bd0:	4618      	mov	r0, r3
 8019bd2:	3768      	adds	r7, #104	; 0x68
 8019bd4:	46bd      	mov	sp, r7
 8019bd6:	bd80      	pop	{r7, pc}

08019bd8 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8019bd8:	b580      	push	{r7, lr}
 8019bda:	b08c      	sub	sp, #48	; 0x30
 8019bdc:	af00      	add	r7, sp, #0
 8019bde:	60f8      	str	r0, [r7, #12]
 8019be0:	60b9      	str	r1, [r7, #8]
 8019be2:	607a      	str	r2, [r7, #4]
 8019be4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8019be6:	68bb      	ldr	r3, [r7, #8]
 8019be8:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8019bea:	683b      	ldr	r3, [r7, #0]
 8019bec:	2200      	movs	r2, #0
 8019bee:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8019bf0:	68fb      	ldr	r3, [r7, #12]
 8019bf2:	f107 0210 	add.w	r2, r7, #16
 8019bf6:	4611      	mov	r1, r2
 8019bf8:	4618      	mov	r0, r3
 8019bfa:	f7ff fda5 	bl	8019748 <validate>
 8019bfe:	4603      	mov	r3, r0
 8019c00:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8019c04:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8019c08:	2b00      	cmp	r3, #0
 8019c0a:	d107      	bne.n	8019c1c <f_write+0x44>
 8019c0c:	68fb      	ldr	r3, [r7, #12]
 8019c0e:	7d5b      	ldrb	r3, [r3, #21]
 8019c10:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8019c14:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8019c18:	2b00      	cmp	r3, #0
 8019c1a:	d002      	beq.n	8019c22 <f_write+0x4a>
 8019c1c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8019c20:	e16a      	b.n	8019ef8 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8019c22:	68fb      	ldr	r3, [r7, #12]
 8019c24:	7d1b      	ldrb	r3, [r3, #20]
 8019c26:	f003 0302 	and.w	r3, r3, #2
 8019c2a:	2b00      	cmp	r3, #0
 8019c2c:	d101      	bne.n	8019c32 <f_write+0x5a>
 8019c2e:	2307      	movs	r3, #7
 8019c30:	e162      	b.n	8019ef8 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8019c32:	68fb      	ldr	r3, [r7, #12]
 8019c34:	699a      	ldr	r2, [r3, #24]
 8019c36:	687b      	ldr	r3, [r7, #4]
 8019c38:	441a      	add	r2, r3
 8019c3a:	68fb      	ldr	r3, [r7, #12]
 8019c3c:	699b      	ldr	r3, [r3, #24]
 8019c3e:	429a      	cmp	r2, r3
 8019c40:	f080 814c 	bcs.w	8019edc <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8019c44:	68fb      	ldr	r3, [r7, #12]
 8019c46:	699b      	ldr	r3, [r3, #24]
 8019c48:	43db      	mvns	r3, r3
 8019c4a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8019c4c:	e146      	b.n	8019edc <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8019c4e:	68fb      	ldr	r3, [r7, #12]
 8019c50:	699b      	ldr	r3, [r3, #24]
 8019c52:	693a      	ldr	r2, [r7, #16]
 8019c54:	8992      	ldrh	r2, [r2, #12]
 8019c56:	fbb3 f1f2 	udiv	r1, r3, r2
 8019c5a:	fb01 f202 	mul.w	r2, r1, r2
 8019c5e:	1a9b      	subs	r3, r3, r2
 8019c60:	2b00      	cmp	r3, #0
 8019c62:	f040 80f1 	bne.w	8019e48 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8019c66:	68fb      	ldr	r3, [r7, #12]
 8019c68:	699b      	ldr	r3, [r3, #24]
 8019c6a:	693a      	ldr	r2, [r7, #16]
 8019c6c:	8992      	ldrh	r2, [r2, #12]
 8019c6e:	fbb3 f3f2 	udiv	r3, r3, r2
 8019c72:	693a      	ldr	r2, [r7, #16]
 8019c74:	8952      	ldrh	r2, [r2, #10]
 8019c76:	3a01      	subs	r2, #1
 8019c78:	4013      	ands	r3, r2
 8019c7a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8019c7c:	69bb      	ldr	r3, [r7, #24]
 8019c7e:	2b00      	cmp	r3, #0
 8019c80:	d143      	bne.n	8019d0a <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8019c82:	68fb      	ldr	r3, [r7, #12]
 8019c84:	699b      	ldr	r3, [r3, #24]
 8019c86:	2b00      	cmp	r3, #0
 8019c88:	d10c      	bne.n	8019ca4 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8019c8a:	68fb      	ldr	r3, [r7, #12]
 8019c8c:	689b      	ldr	r3, [r3, #8]
 8019c8e:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8019c90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019c92:	2b00      	cmp	r3, #0
 8019c94:	d11a      	bne.n	8019ccc <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8019c96:	68fb      	ldr	r3, [r7, #12]
 8019c98:	2100      	movs	r1, #0
 8019c9a:	4618      	mov	r0, r3
 8019c9c:	f7fe fa10 	bl	80180c0 <create_chain>
 8019ca0:	62b8      	str	r0, [r7, #40]	; 0x28
 8019ca2:	e013      	b.n	8019ccc <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8019ca4:	68fb      	ldr	r3, [r7, #12]
 8019ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8019ca8:	2b00      	cmp	r3, #0
 8019caa:	d007      	beq.n	8019cbc <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8019cac:	68fb      	ldr	r3, [r7, #12]
 8019cae:	699b      	ldr	r3, [r3, #24]
 8019cb0:	4619      	mov	r1, r3
 8019cb2:	68f8      	ldr	r0, [r7, #12]
 8019cb4:	f7fe fa9c 	bl	80181f0 <clmt_clust>
 8019cb8:	62b8      	str	r0, [r7, #40]	; 0x28
 8019cba:	e007      	b.n	8019ccc <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8019cbc:	68fa      	ldr	r2, [r7, #12]
 8019cbe:	68fb      	ldr	r3, [r7, #12]
 8019cc0:	69db      	ldr	r3, [r3, #28]
 8019cc2:	4619      	mov	r1, r3
 8019cc4:	4610      	mov	r0, r2
 8019cc6:	f7fe f9fb 	bl	80180c0 <create_chain>
 8019cca:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8019ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019cce:	2b00      	cmp	r3, #0
 8019cd0:	f000 8109 	beq.w	8019ee6 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8019cd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019cd6:	2b01      	cmp	r3, #1
 8019cd8:	d104      	bne.n	8019ce4 <f_write+0x10c>
 8019cda:	68fb      	ldr	r3, [r7, #12]
 8019cdc:	2202      	movs	r2, #2
 8019cde:	755a      	strb	r2, [r3, #21]
 8019ce0:	2302      	movs	r3, #2
 8019ce2:	e109      	b.n	8019ef8 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8019ce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019cea:	d104      	bne.n	8019cf6 <f_write+0x11e>
 8019cec:	68fb      	ldr	r3, [r7, #12]
 8019cee:	2201      	movs	r2, #1
 8019cf0:	755a      	strb	r2, [r3, #21]
 8019cf2:	2301      	movs	r3, #1
 8019cf4:	e100      	b.n	8019ef8 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8019cf6:	68fb      	ldr	r3, [r7, #12]
 8019cf8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8019cfa:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8019cfc:	68fb      	ldr	r3, [r7, #12]
 8019cfe:	689b      	ldr	r3, [r3, #8]
 8019d00:	2b00      	cmp	r3, #0
 8019d02:	d102      	bne.n	8019d0a <f_write+0x132>
 8019d04:	68fb      	ldr	r3, [r7, #12]
 8019d06:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8019d08:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8019d0a:	68fb      	ldr	r3, [r7, #12]
 8019d0c:	7d1b      	ldrb	r3, [r3, #20]
 8019d0e:	b25b      	sxtb	r3, r3
 8019d10:	2b00      	cmp	r3, #0
 8019d12:	da18      	bge.n	8019d46 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8019d14:	693b      	ldr	r3, [r7, #16]
 8019d16:	7858      	ldrb	r0, [r3, #1]
 8019d18:	68fb      	ldr	r3, [r7, #12]
 8019d1a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8019d1e:	68fb      	ldr	r3, [r7, #12]
 8019d20:	6a1a      	ldr	r2, [r3, #32]
 8019d22:	2301      	movs	r3, #1
 8019d24:	f7fd fbce 	bl	80174c4 <disk_write>
 8019d28:	4603      	mov	r3, r0
 8019d2a:	2b00      	cmp	r3, #0
 8019d2c:	d004      	beq.n	8019d38 <f_write+0x160>
 8019d2e:	68fb      	ldr	r3, [r7, #12]
 8019d30:	2201      	movs	r2, #1
 8019d32:	755a      	strb	r2, [r3, #21]
 8019d34:	2301      	movs	r3, #1
 8019d36:	e0df      	b.n	8019ef8 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8019d38:	68fb      	ldr	r3, [r7, #12]
 8019d3a:	7d1b      	ldrb	r3, [r3, #20]
 8019d3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8019d40:	b2da      	uxtb	r2, r3
 8019d42:	68fb      	ldr	r3, [r7, #12]
 8019d44:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8019d46:	693a      	ldr	r2, [r7, #16]
 8019d48:	68fb      	ldr	r3, [r7, #12]
 8019d4a:	69db      	ldr	r3, [r3, #28]
 8019d4c:	4619      	mov	r1, r3
 8019d4e:	4610      	mov	r0, r2
 8019d50:	f7fd ff44 	bl	8017bdc <clust2sect>
 8019d54:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8019d56:	697b      	ldr	r3, [r7, #20]
 8019d58:	2b00      	cmp	r3, #0
 8019d5a:	d104      	bne.n	8019d66 <f_write+0x18e>
 8019d5c:	68fb      	ldr	r3, [r7, #12]
 8019d5e:	2202      	movs	r2, #2
 8019d60:	755a      	strb	r2, [r3, #21]
 8019d62:	2302      	movs	r3, #2
 8019d64:	e0c8      	b.n	8019ef8 <f_write+0x320>
			sect += csect;
 8019d66:	697a      	ldr	r2, [r7, #20]
 8019d68:	69bb      	ldr	r3, [r7, #24]
 8019d6a:	4413      	add	r3, r2
 8019d6c:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8019d6e:	693b      	ldr	r3, [r7, #16]
 8019d70:	899b      	ldrh	r3, [r3, #12]
 8019d72:	461a      	mov	r2, r3
 8019d74:	687b      	ldr	r3, [r7, #4]
 8019d76:	fbb3 f3f2 	udiv	r3, r3, r2
 8019d7a:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8019d7c:	6a3b      	ldr	r3, [r7, #32]
 8019d7e:	2b00      	cmp	r3, #0
 8019d80:	d043      	beq.n	8019e0a <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8019d82:	69ba      	ldr	r2, [r7, #24]
 8019d84:	6a3b      	ldr	r3, [r7, #32]
 8019d86:	4413      	add	r3, r2
 8019d88:	693a      	ldr	r2, [r7, #16]
 8019d8a:	8952      	ldrh	r2, [r2, #10]
 8019d8c:	4293      	cmp	r3, r2
 8019d8e:	d905      	bls.n	8019d9c <f_write+0x1c4>
					cc = fs->csize - csect;
 8019d90:	693b      	ldr	r3, [r7, #16]
 8019d92:	895b      	ldrh	r3, [r3, #10]
 8019d94:	461a      	mov	r2, r3
 8019d96:	69bb      	ldr	r3, [r7, #24]
 8019d98:	1ad3      	subs	r3, r2, r3
 8019d9a:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8019d9c:	693b      	ldr	r3, [r7, #16]
 8019d9e:	7858      	ldrb	r0, [r3, #1]
 8019da0:	6a3b      	ldr	r3, [r7, #32]
 8019da2:	697a      	ldr	r2, [r7, #20]
 8019da4:	69f9      	ldr	r1, [r7, #28]
 8019da6:	f7fd fb8d 	bl	80174c4 <disk_write>
 8019daa:	4603      	mov	r3, r0
 8019dac:	2b00      	cmp	r3, #0
 8019dae:	d004      	beq.n	8019dba <f_write+0x1e2>
 8019db0:	68fb      	ldr	r3, [r7, #12]
 8019db2:	2201      	movs	r2, #1
 8019db4:	755a      	strb	r2, [r3, #21]
 8019db6:	2301      	movs	r3, #1
 8019db8:	e09e      	b.n	8019ef8 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8019dba:	68fb      	ldr	r3, [r7, #12]
 8019dbc:	6a1a      	ldr	r2, [r3, #32]
 8019dbe:	697b      	ldr	r3, [r7, #20]
 8019dc0:	1ad3      	subs	r3, r2, r3
 8019dc2:	6a3a      	ldr	r2, [r7, #32]
 8019dc4:	429a      	cmp	r2, r3
 8019dc6:	d918      	bls.n	8019dfa <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8019dc8:	68fb      	ldr	r3, [r7, #12]
 8019dca:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8019dce:	68fb      	ldr	r3, [r7, #12]
 8019dd0:	6a1a      	ldr	r2, [r3, #32]
 8019dd2:	697b      	ldr	r3, [r7, #20]
 8019dd4:	1ad3      	subs	r3, r2, r3
 8019dd6:	693a      	ldr	r2, [r7, #16]
 8019dd8:	8992      	ldrh	r2, [r2, #12]
 8019dda:	fb02 f303 	mul.w	r3, r2, r3
 8019dde:	69fa      	ldr	r2, [r7, #28]
 8019de0:	18d1      	adds	r1, r2, r3
 8019de2:	693b      	ldr	r3, [r7, #16]
 8019de4:	899b      	ldrh	r3, [r3, #12]
 8019de6:	461a      	mov	r2, r3
 8019de8:	f7fd fc2c 	bl	8017644 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8019dec:	68fb      	ldr	r3, [r7, #12]
 8019dee:	7d1b      	ldrb	r3, [r3, #20]
 8019df0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8019df4:	b2da      	uxtb	r2, r3
 8019df6:	68fb      	ldr	r3, [r7, #12]
 8019df8:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8019dfa:	693b      	ldr	r3, [r7, #16]
 8019dfc:	899b      	ldrh	r3, [r3, #12]
 8019dfe:	461a      	mov	r2, r3
 8019e00:	6a3b      	ldr	r3, [r7, #32]
 8019e02:	fb02 f303 	mul.w	r3, r2, r3
 8019e06:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8019e08:	e04b      	b.n	8019ea2 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8019e0a:	68fb      	ldr	r3, [r7, #12]
 8019e0c:	6a1b      	ldr	r3, [r3, #32]
 8019e0e:	697a      	ldr	r2, [r7, #20]
 8019e10:	429a      	cmp	r2, r3
 8019e12:	d016      	beq.n	8019e42 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8019e14:	68fb      	ldr	r3, [r7, #12]
 8019e16:	699a      	ldr	r2, [r3, #24]
 8019e18:	68fb      	ldr	r3, [r7, #12]
 8019e1a:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8019e1c:	429a      	cmp	r2, r3
 8019e1e:	d210      	bcs.n	8019e42 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8019e20:	693b      	ldr	r3, [r7, #16]
 8019e22:	7858      	ldrb	r0, [r3, #1]
 8019e24:	68fb      	ldr	r3, [r7, #12]
 8019e26:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8019e2a:	2301      	movs	r3, #1
 8019e2c:	697a      	ldr	r2, [r7, #20]
 8019e2e:	f7fd fb29 	bl	8017484 <disk_read>
 8019e32:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8019e34:	2b00      	cmp	r3, #0
 8019e36:	d004      	beq.n	8019e42 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8019e38:	68fb      	ldr	r3, [r7, #12]
 8019e3a:	2201      	movs	r2, #1
 8019e3c:	755a      	strb	r2, [r3, #21]
 8019e3e:	2301      	movs	r3, #1
 8019e40:	e05a      	b.n	8019ef8 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8019e42:	68fb      	ldr	r3, [r7, #12]
 8019e44:	697a      	ldr	r2, [r7, #20]
 8019e46:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8019e48:	693b      	ldr	r3, [r7, #16]
 8019e4a:	899b      	ldrh	r3, [r3, #12]
 8019e4c:	4618      	mov	r0, r3
 8019e4e:	68fb      	ldr	r3, [r7, #12]
 8019e50:	699b      	ldr	r3, [r3, #24]
 8019e52:	693a      	ldr	r2, [r7, #16]
 8019e54:	8992      	ldrh	r2, [r2, #12]
 8019e56:	fbb3 f1f2 	udiv	r1, r3, r2
 8019e5a:	fb01 f202 	mul.w	r2, r1, r2
 8019e5e:	1a9b      	subs	r3, r3, r2
 8019e60:	1ac3      	subs	r3, r0, r3
 8019e62:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8019e64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019e66:	687b      	ldr	r3, [r7, #4]
 8019e68:	429a      	cmp	r2, r3
 8019e6a:	d901      	bls.n	8019e70 <f_write+0x298>
 8019e6c:	687b      	ldr	r3, [r7, #4]
 8019e6e:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8019e70:	68fb      	ldr	r3, [r7, #12]
 8019e72:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8019e76:	68fb      	ldr	r3, [r7, #12]
 8019e78:	699b      	ldr	r3, [r3, #24]
 8019e7a:	693a      	ldr	r2, [r7, #16]
 8019e7c:	8992      	ldrh	r2, [r2, #12]
 8019e7e:	fbb3 f0f2 	udiv	r0, r3, r2
 8019e82:	fb00 f202 	mul.w	r2, r0, r2
 8019e86:	1a9b      	subs	r3, r3, r2
 8019e88:	440b      	add	r3, r1
 8019e8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019e8c:	69f9      	ldr	r1, [r7, #28]
 8019e8e:	4618      	mov	r0, r3
 8019e90:	f7fd fbd8 	bl	8017644 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8019e94:	68fb      	ldr	r3, [r7, #12]
 8019e96:	7d1b      	ldrb	r3, [r3, #20]
 8019e98:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8019e9c:	b2da      	uxtb	r2, r3
 8019e9e:	68fb      	ldr	r3, [r7, #12]
 8019ea0:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8019ea2:	69fa      	ldr	r2, [r7, #28]
 8019ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019ea6:	4413      	add	r3, r2
 8019ea8:	61fb      	str	r3, [r7, #28]
 8019eaa:	68fb      	ldr	r3, [r7, #12]
 8019eac:	699a      	ldr	r2, [r3, #24]
 8019eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019eb0:	441a      	add	r2, r3
 8019eb2:	68fb      	ldr	r3, [r7, #12]
 8019eb4:	619a      	str	r2, [r3, #24]
 8019eb6:	68fb      	ldr	r3, [r7, #12]
 8019eb8:	68da      	ldr	r2, [r3, #12]
 8019eba:	68fb      	ldr	r3, [r7, #12]
 8019ebc:	699b      	ldr	r3, [r3, #24]
 8019ebe:	429a      	cmp	r2, r3
 8019ec0:	bf38      	it	cc
 8019ec2:	461a      	movcc	r2, r3
 8019ec4:	68fb      	ldr	r3, [r7, #12]
 8019ec6:	60da      	str	r2, [r3, #12]
 8019ec8:	683b      	ldr	r3, [r7, #0]
 8019eca:	681a      	ldr	r2, [r3, #0]
 8019ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019ece:	441a      	add	r2, r3
 8019ed0:	683b      	ldr	r3, [r7, #0]
 8019ed2:	601a      	str	r2, [r3, #0]
 8019ed4:	687a      	ldr	r2, [r7, #4]
 8019ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019ed8:	1ad3      	subs	r3, r2, r3
 8019eda:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8019edc:	687b      	ldr	r3, [r7, #4]
 8019ede:	2b00      	cmp	r3, #0
 8019ee0:	f47f aeb5 	bne.w	8019c4e <f_write+0x76>
 8019ee4:	e000      	b.n	8019ee8 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8019ee6:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8019ee8:	68fb      	ldr	r3, [r7, #12]
 8019eea:	7d1b      	ldrb	r3, [r3, #20]
 8019eec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019ef0:	b2da      	uxtb	r2, r3
 8019ef2:	68fb      	ldr	r3, [r7, #12]
 8019ef4:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8019ef6:	2300      	movs	r3, #0
}
 8019ef8:	4618      	mov	r0, r3
 8019efa:	3730      	adds	r7, #48	; 0x30
 8019efc:	46bd      	mov	sp, r7
 8019efe:	bd80      	pop	{r7, pc}

08019f00 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8019f00:	b580      	push	{r7, lr}
 8019f02:	b086      	sub	sp, #24
 8019f04:	af00      	add	r7, sp, #0
 8019f06:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8019f08:	687b      	ldr	r3, [r7, #4]
 8019f0a:	f107 0208 	add.w	r2, r7, #8
 8019f0e:	4611      	mov	r1, r2
 8019f10:	4618      	mov	r0, r3
 8019f12:	f7ff fc19 	bl	8019748 <validate>
 8019f16:	4603      	mov	r3, r0
 8019f18:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8019f1a:	7dfb      	ldrb	r3, [r7, #23]
 8019f1c:	2b00      	cmp	r3, #0
 8019f1e:	d168      	bne.n	8019ff2 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8019f20:	687b      	ldr	r3, [r7, #4]
 8019f22:	7d1b      	ldrb	r3, [r3, #20]
 8019f24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8019f28:	2b00      	cmp	r3, #0
 8019f2a:	d062      	beq.n	8019ff2 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8019f2c:	687b      	ldr	r3, [r7, #4]
 8019f2e:	7d1b      	ldrb	r3, [r3, #20]
 8019f30:	b25b      	sxtb	r3, r3
 8019f32:	2b00      	cmp	r3, #0
 8019f34:	da15      	bge.n	8019f62 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8019f36:	68bb      	ldr	r3, [r7, #8]
 8019f38:	7858      	ldrb	r0, [r3, #1]
 8019f3a:	687b      	ldr	r3, [r7, #4]
 8019f3c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8019f40:	687b      	ldr	r3, [r7, #4]
 8019f42:	6a1a      	ldr	r2, [r3, #32]
 8019f44:	2301      	movs	r3, #1
 8019f46:	f7fd fabd 	bl	80174c4 <disk_write>
 8019f4a:	4603      	mov	r3, r0
 8019f4c:	2b00      	cmp	r3, #0
 8019f4e:	d001      	beq.n	8019f54 <f_sync+0x54>
 8019f50:	2301      	movs	r3, #1
 8019f52:	e04f      	b.n	8019ff4 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8019f54:	687b      	ldr	r3, [r7, #4]
 8019f56:	7d1b      	ldrb	r3, [r3, #20]
 8019f58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8019f5c:	b2da      	uxtb	r2, r3
 8019f5e:	687b      	ldr	r3, [r7, #4]
 8019f60:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8019f62:	f7fb f865 	bl	8015030 <get_fattime>
 8019f66:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8019f68:	68ba      	ldr	r2, [r7, #8]
 8019f6a:	687b      	ldr	r3, [r7, #4]
 8019f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019f6e:	4619      	mov	r1, r3
 8019f70:	4610      	mov	r0, r2
 8019f72:	f7fd fd95 	bl	8017aa0 <move_window>
 8019f76:	4603      	mov	r3, r0
 8019f78:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8019f7a:	7dfb      	ldrb	r3, [r7, #23]
 8019f7c:	2b00      	cmp	r3, #0
 8019f7e:	d138      	bne.n	8019ff2 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8019f80:	687b      	ldr	r3, [r7, #4]
 8019f82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8019f84:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8019f86:	68fb      	ldr	r3, [r7, #12]
 8019f88:	330b      	adds	r3, #11
 8019f8a:	781a      	ldrb	r2, [r3, #0]
 8019f8c:	68fb      	ldr	r3, [r7, #12]
 8019f8e:	330b      	adds	r3, #11
 8019f90:	f042 0220 	orr.w	r2, r2, #32
 8019f94:	b2d2      	uxtb	r2, r2
 8019f96:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8019f98:	687b      	ldr	r3, [r7, #4]
 8019f9a:	6818      	ldr	r0, [r3, #0]
 8019f9c:	687b      	ldr	r3, [r7, #4]
 8019f9e:	689b      	ldr	r3, [r3, #8]
 8019fa0:	461a      	mov	r2, r3
 8019fa2:	68f9      	ldr	r1, [r7, #12]
 8019fa4:	f7fe fb21 	bl	80185ea <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8019fa8:	68fb      	ldr	r3, [r7, #12]
 8019faa:	f103 021c 	add.w	r2, r3, #28
 8019fae:	687b      	ldr	r3, [r7, #4]
 8019fb0:	68db      	ldr	r3, [r3, #12]
 8019fb2:	4619      	mov	r1, r3
 8019fb4:	4610      	mov	r0, r2
 8019fb6:	f7fd fb19 	bl	80175ec <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8019fba:	68fb      	ldr	r3, [r7, #12]
 8019fbc:	3316      	adds	r3, #22
 8019fbe:	6939      	ldr	r1, [r7, #16]
 8019fc0:	4618      	mov	r0, r3
 8019fc2:	f7fd fb13 	bl	80175ec <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8019fc6:	68fb      	ldr	r3, [r7, #12]
 8019fc8:	3312      	adds	r3, #18
 8019fca:	2100      	movs	r1, #0
 8019fcc:	4618      	mov	r0, r3
 8019fce:	f7fd faf2 	bl	80175b6 <st_word>
					fs->wflag = 1;
 8019fd2:	68bb      	ldr	r3, [r7, #8]
 8019fd4:	2201      	movs	r2, #1
 8019fd6:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8019fd8:	68bb      	ldr	r3, [r7, #8]
 8019fda:	4618      	mov	r0, r3
 8019fdc:	f7fd fd8e 	bl	8017afc <sync_fs>
 8019fe0:	4603      	mov	r3, r0
 8019fe2:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8019fe4:	687b      	ldr	r3, [r7, #4]
 8019fe6:	7d1b      	ldrb	r3, [r3, #20]
 8019fe8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8019fec:	b2da      	uxtb	r2, r3
 8019fee:	687b      	ldr	r3, [r7, #4]
 8019ff0:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8019ff2:	7dfb      	ldrb	r3, [r7, #23]
}
 8019ff4:	4618      	mov	r0, r3
 8019ff6:	3718      	adds	r7, #24
 8019ff8:	46bd      	mov	sp, r7
 8019ffa:	bd80      	pop	{r7, pc}

08019ffc <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8019ffc:	b580      	push	{r7, lr}
 8019ffe:	b084      	sub	sp, #16
 801a000:	af00      	add	r7, sp, #0
 801a002:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801a004:	6878      	ldr	r0, [r7, #4]
 801a006:	f7ff ff7b 	bl	8019f00 <f_sync>
 801a00a:	4603      	mov	r3, r0
 801a00c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 801a00e:	7bfb      	ldrb	r3, [r7, #15]
 801a010:	2b00      	cmp	r3, #0
 801a012:	d118      	bne.n	801a046 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 801a014:	687b      	ldr	r3, [r7, #4]
 801a016:	f107 0208 	add.w	r2, r7, #8
 801a01a:	4611      	mov	r1, r2
 801a01c:	4618      	mov	r0, r3
 801a01e:	f7ff fb93 	bl	8019748 <validate>
 801a022:	4603      	mov	r3, r0
 801a024:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801a026:	7bfb      	ldrb	r3, [r7, #15]
 801a028:	2b00      	cmp	r3, #0
 801a02a:	d10c      	bne.n	801a046 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 801a02c:	687b      	ldr	r3, [r7, #4]
 801a02e:	691b      	ldr	r3, [r3, #16]
 801a030:	4618      	mov	r0, r3
 801a032:	f7fd fc91 	bl	8017958 <dec_lock>
 801a036:	4603      	mov	r3, r0
 801a038:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 801a03a:	7bfb      	ldrb	r3, [r7, #15]
 801a03c:	2b00      	cmp	r3, #0
 801a03e:	d102      	bne.n	801a046 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 801a040:	687b      	ldr	r3, [r7, #4]
 801a042:	2200      	movs	r2, #0
 801a044:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 801a046:	7bfb      	ldrb	r3, [r7, #15]
}
 801a048:	4618      	mov	r0, r3
 801a04a:	3710      	adds	r7, #16
 801a04c:	46bd      	mov	sp, r7
 801a04e:	bd80      	pop	{r7, pc}

0801a050 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 801a050:	b580      	push	{r7, lr}
 801a052:	b084      	sub	sp, #16
 801a054:	af00      	add	r7, sp, #0
 801a056:	6078      	str	r0, [r7, #4]
 801a058:	460b      	mov	r3, r1
 801a05a:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 801a05c:	78fb      	ldrb	r3, [r7, #3]
 801a05e:	2b0a      	cmp	r3, #10
 801a060:	d103      	bne.n	801a06a <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 801a062:	210d      	movs	r1, #13
 801a064:	6878      	ldr	r0, [r7, #4]
 801a066:	f7ff fff3 	bl	801a050 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 801a06a:	687b      	ldr	r3, [r7, #4]
 801a06c:	685b      	ldr	r3, [r3, #4]
 801a06e:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 801a070:	68fb      	ldr	r3, [r7, #12]
 801a072:	2b00      	cmp	r3, #0
 801a074:	db25      	blt.n	801a0c2 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 801a076:	68fb      	ldr	r3, [r7, #12]
 801a078:	1c5a      	adds	r2, r3, #1
 801a07a:	60fa      	str	r2, [r7, #12]
 801a07c:	687a      	ldr	r2, [r7, #4]
 801a07e:	4413      	add	r3, r2
 801a080:	78fa      	ldrb	r2, [r7, #3]
 801a082:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 801a084:	68fb      	ldr	r3, [r7, #12]
 801a086:	2b3c      	cmp	r3, #60	; 0x3c
 801a088:	dd12      	ble.n	801a0b0 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 801a08a:	687b      	ldr	r3, [r7, #4]
 801a08c:	6818      	ldr	r0, [r3, #0]
 801a08e:	687b      	ldr	r3, [r7, #4]
 801a090:	f103 010c 	add.w	r1, r3, #12
 801a094:	68fa      	ldr	r2, [r7, #12]
 801a096:	f107 0308 	add.w	r3, r7, #8
 801a09a:	f7ff fd9d 	bl	8019bd8 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 801a09e:	68ba      	ldr	r2, [r7, #8]
 801a0a0:	68fb      	ldr	r3, [r7, #12]
 801a0a2:	429a      	cmp	r2, r3
 801a0a4:	d101      	bne.n	801a0aa <putc_bfd+0x5a>
 801a0a6:	2300      	movs	r3, #0
 801a0a8:	e001      	b.n	801a0ae <putc_bfd+0x5e>
 801a0aa:	f04f 33ff 	mov.w	r3, #4294967295
 801a0ae:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 801a0b0:	687b      	ldr	r3, [r7, #4]
 801a0b2:	68fa      	ldr	r2, [r7, #12]
 801a0b4:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 801a0b6:	687b      	ldr	r3, [r7, #4]
 801a0b8:	689b      	ldr	r3, [r3, #8]
 801a0ba:	1c5a      	adds	r2, r3, #1
 801a0bc:	687b      	ldr	r3, [r7, #4]
 801a0be:	609a      	str	r2, [r3, #8]
 801a0c0:	e000      	b.n	801a0c4 <putc_bfd+0x74>
	if (i < 0) return;
 801a0c2:	bf00      	nop
}
 801a0c4:	3710      	adds	r7, #16
 801a0c6:	46bd      	mov	sp, r7
 801a0c8:	bd80      	pop	{r7, pc}

0801a0ca <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 801a0ca:	b580      	push	{r7, lr}
 801a0cc:	b084      	sub	sp, #16
 801a0ce:	af00      	add	r7, sp, #0
 801a0d0:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 801a0d2:	687b      	ldr	r3, [r7, #4]
 801a0d4:	685b      	ldr	r3, [r3, #4]
 801a0d6:	2b00      	cmp	r3, #0
 801a0d8:	db16      	blt.n	801a108 <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 801a0da:	687b      	ldr	r3, [r7, #4]
 801a0dc:	6818      	ldr	r0, [r3, #0]
 801a0de:	687b      	ldr	r3, [r7, #4]
 801a0e0:	f103 010c 	add.w	r1, r3, #12
 801a0e4:	687b      	ldr	r3, [r7, #4]
 801a0e6:	685b      	ldr	r3, [r3, #4]
 801a0e8:	461a      	mov	r2, r3
 801a0ea:	f107 030c 	add.w	r3, r7, #12
 801a0ee:	f7ff fd73 	bl	8019bd8 <f_write>
 801a0f2:	4603      	mov	r3, r0
 801a0f4:	2b00      	cmp	r3, #0
 801a0f6:	d107      	bne.n	801a108 <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 801a0f8:	687b      	ldr	r3, [r7, #4]
 801a0fa:	685b      	ldr	r3, [r3, #4]
 801a0fc:	68fa      	ldr	r2, [r7, #12]
 801a0fe:	4293      	cmp	r3, r2
 801a100:	d102      	bne.n	801a108 <putc_flush+0x3e>
 801a102:	687b      	ldr	r3, [r7, #4]
 801a104:	689b      	ldr	r3, [r3, #8]
 801a106:	e001      	b.n	801a10c <putc_flush+0x42>
	return EOF;
 801a108:	f04f 33ff 	mov.w	r3, #4294967295
}
 801a10c:	4618      	mov	r0, r3
 801a10e:	3710      	adds	r7, #16
 801a110:	46bd      	mov	sp, r7
 801a112:	bd80      	pop	{r7, pc}

0801a114 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 801a114:	b480      	push	{r7}
 801a116:	b083      	sub	sp, #12
 801a118:	af00      	add	r7, sp, #0
 801a11a:	6078      	str	r0, [r7, #4]
 801a11c:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 801a11e:	687b      	ldr	r3, [r7, #4]
 801a120:	683a      	ldr	r2, [r7, #0]
 801a122:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 801a124:	687b      	ldr	r3, [r7, #4]
 801a126:	2200      	movs	r2, #0
 801a128:	605a      	str	r2, [r3, #4]
 801a12a:	687b      	ldr	r3, [r7, #4]
 801a12c:	685a      	ldr	r2, [r3, #4]
 801a12e:	687b      	ldr	r3, [r7, #4]
 801a130:	609a      	str	r2, [r3, #8]
}
 801a132:	bf00      	nop
 801a134:	370c      	adds	r7, #12
 801a136:	46bd      	mov	sp, r7
 801a138:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a13c:	4770      	bx	lr

0801a13e <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 801a13e:	b580      	push	{r7, lr}
 801a140:	b096      	sub	sp, #88	; 0x58
 801a142:	af00      	add	r7, sp, #0
 801a144:	6078      	str	r0, [r7, #4]
 801a146:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 801a148:	f107 030c 	add.w	r3, r7, #12
 801a14c:	6839      	ldr	r1, [r7, #0]
 801a14e:	4618      	mov	r0, r3
 801a150:	f7ff ffe0 	bl	801a114 <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 801a154:	e009      	b.n	801a16a <f_puts+0x2c>
 801a156:	687b      	ldr	r3, [r7, #4]
 801a158:	1c5a      	adds	r2, r3, #1
 801a15a:	607a      	str	r2, [r7, #4]
 801a15c:	781a      	ldrb	r2, [r3, #0]
 801a15e:	f107 030c 	add.w	r3, r7, #12
 801a162:	4611      	mov	r1, r2
 801a164:	4618      	mov	r0, r3
 801a166:	f7ff ff73 	bl	801a050 <putc_bfd>
 801a16a:	687b      	ldr	r3, [r7, #4]
 801a16c:	781b      	ldrb	r3, [r3, #0]
 801a16e:	2b00      	cmp	r3, #0
 801a170:	d1f1      	bne.n	801a156 <f_puts+0x18>
	return putc_flush(&pb);
 801a172:	f107 030c 	add.w	r3, r7, #12
 801a176:	4618      	mov	r0, r3
 801a178:	f7ff ffa7 	bl	801a0ca <putc_flush>
 801a17c:	4603      	mov	r3, r0
}
 801a17e:	4618      	mov	r0, r3
 801a180:	3758      	adds	r7, #88	; 0x58
 801a182:	46bd      	mov	sp, r7
 801a184:	bd80      	pop	{r7, pc}
	...

0801a188 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 801a188:	b480      	push	{r7}
 801a18a:	b087      	sub	sp, #28
 801a18c:	af00      	add	r7, sp, #0
 801a18e:	60f8      	str	r0, [r7, #12]
 801a190:	60b9      	str	r1, [r7, #8]
 801a192:	4613      	mov	r3, r2
 801a194:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801a196:	2301      	movs	r3, #1
 801a198:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801a19a:	2300      	movs	r3, #0
 801a19c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801a19e:	4b1f      	ldr	r3, [pc, #124]	; (801a21c <FATFS_LinkDriverEx+0x94>)
 801a1a0:	7a5b      	ldrb	r3, [r3, #9]
 801a1a2:	b2db      	uxtb	r3, r3
 801a1a4:	2b00      	cmp	r3, #0
 801a1a6:	d131      	bne.n	801a20c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801a1a8:	4b1c      	ldr	r3, [pc, #112]	; (801a21c <FATFS_LinkDriverEx+0x94>)
 801a1aa:	7a5b      	ldrb	r3, [r3, #9]
 801a1ac:	b2db      	uxtb	r3, r3
 801a1ae:	461a      	mov	r2, r3
 801a1b0:	4b1a      	ldr	r3, [pc, #104]	; (801a21c <FATFS_LinkDriverEx+0x94>)
 801a1b2:	2100      	movs	r1, #0
 801a1b4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801a1b6:	4b19      	ldr	r3, [pc, #100]	; (801a21c <FATFS_LinkDriverEx+0x94>)
 801a1b8:	7a5b      	ldrb	r3, [r3, #9]
 801a1ba:	b2db      	uxtb	r3, r3
 801a1bc:	4a17      	ldr	r2, [pc, #92]	; (801a21c <FATFS_LinkDriverEx+0x94>)
 801a1be:	009b      	lsls	r3, r3, #2
 801a1c0:	4413      	add	r3, r2
 801a1c2:	68fa      	ldr	r2, [r7, #12]
 801a1c4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801a1c6:	4b15      	ldr	r3, [pc, #84]	; (801a21c <FATFS_LinkDriverEx+0x94>)
 801a1c8:	7a5b      	ldrb	r3, [r3, #9]
 801a1ca:	b2db      	uxtb	r3, r3
 801a1cc:	461a      	mov	r2, r3
 801a1ce:	4b13      	ldr	r3, [pc, #76]	; (801a21c <FATFS_LinkDriverEx+0x94>)
 801a1d0:	4413      	add	r3, r2
 801a1d2:	79fa      	ldrb	r2, [r7, #7]
 801a1d4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801a1d6:	4b11      	ldr	r3, [pc, #68]	; (801a21c <FATFS_LinkDriverEx+0x94>)
 801a1d8:	7a5b      	ldrb	r3, [r3, #9]
 801a1da:	b2db      	uxtb	r3, r3
 801a1dc:	1c5a      	adds	r2, r3, #1
 801a1de:	b2d1      	uxtb	r1, r2
 801a1e0:	4a0e      	ldr	r2, [pc, #56]	; (801a21c <FATFS_LinkDriverEx+0x94>)
 801a1e2:	7251      	strb	r1, [r2, #9]
 801a1e4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801a1e6:	7dbb      	ldrb	r3, [r7, #22]
 801a1e8:	3330      	adds	r3, #48	; 0x30
 801a1ea:	b2da      	uxtb	r2, r3
 801a1ec:	68bb      	ldr	r3, [r7, #8]
 801a1ee:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 801a1f0:	68bb      	ldr	r3, [r7, #8]
 801a1f2:	3301      	adds	r3, #1
 801a1f4:	223a      	movs	r2, #58	; 0x3a
 801a1f6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801a1f8:	68bb      	ldr	r3, [r7, #8]
 801a1fa:	3302      	adds	r3, #2
 801a1fc:	222f      	movs	r2, #47	; 0x2f
 801a1fe:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 801a200:	68bb      	ldr	r3, [r7, #8]
 801a202:	3303      	adds	r3, #3
 801a204:	2200      	movs	r2, #0
 801a206:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801a208:	2300      	movs	r3, #0
 801a20a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 801a20c:	7dfb      	ldrb	r3, [r7, #23]
}
 801a20e:	4618      	mov	r0, r3
 801a210:	371c      	adds	r7, #28
 801a212:	46bd      	mov	sp, r7
 801a214:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a218:	4770      	bx	lr
 801a21a:	bf00      	nop
 801a21c:	240018d0 	.word	0x240018d0

0801a220 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801a220:	b580      	push	{r7, lr}
 801a222:	b082      	sub	sp, #8
 801a224:	af00      	add	r7, sp, #0
 801a226:	6078      	str	r0, [r7, #4]
 801a228:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801a22a:	2200      	movs	r2, #0
 801a22c:	6839      	ldr	r1, [r7, #0]
 801a22e:	6878      	ldr	r0, [r7, #4]
 801a230:	f7ff ffaa 	bl	801a188 <FATFS_LinkDriverEx>
 801a234:	4603      	mov	r3, r0
}
 801a236:	4618      	mov	r0, r3
 801a238:	3708      	adds	r7, #8
 801a23a:	46bd      	mov	sp, r7
 801a23c:	bd80      	pop	{r7, pc}
	...

0801a240 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 801a240:	b480      	push	{r7}
 801a242:	b085      	sub	sp, #20
 801a244:	af00      	add	r7, sp, #0
 801a246:	4603      	mov	r3, r0
 801a248:	6039      	str	r1, [r7, #0]
 801a24a:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 801a24c:	88fb      	ldrh	r3, [r7, #6]
 801a24e:	2b7f      	cmp	r3, #127	; 0x7f
 801a250:	d802      	bhi.n	801a258 <ff_convert+0x18>
		c = chr;
 801a252:	88fb      	ldrh	r3, [r7, #6]
 801a254:	81fb      	strh	r3, [r7, #14]
 801a256:	e025      	b.n	801a2a4 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 801a258:	683b      	ldr	r3, [r7, #0]
 801a25a:	2b00      	cmp	r3, #0
 801a25c:	d00b      	beq.n	801a276 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 801a25e:	88fb      	ldrh	r3, [r7, #6]
 801a260:	2bff      	cmp	r3, #255	; 0xff
 801a262:	d805      	bhi.n	801a270 <ff_convert+0x30>
 801a264:	88fb      	ldrh	r3, [r7, #6]
 801a266:	3b80      	subs	r3, #128	; 0x80
 801a268:	4a12      	ldr	r2, [pc, #72]	; (801a2b4 <ff_convert+0x74>)
 801a26a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801a26e:	e000      	b.n	801a272 <ff_convert+0x32>
 801a270:	2300      	movs	r3, #0
 801a272:	81fb      	strh	r3, [r7, #14]
 801a274:	e016      	b.n	801a2a4 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 801a276:	2300      	movs	r3, #0
 801a278:	81fb      	strh	r3, [r7, #14]
 801a27a:	e009      	b.n	801a290 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 801a27c:	89fb      	ldrh	r3, [r7, #14]
 801a27e:	4a0d      	ldr	r2, [pc, #52]	; (801a2b4 <ff_convert+0x74>)
 801a280:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801a284:	88fa      	ldrh	r2, [r7, #6]
 801a286:	429a      	cmp	r2, r3
 801a288:	d006      	beq.n	801a298 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 801a28a:	89fb      	ldrh	r3, [r7, #14]
 801a28c:	3301      	adds	r3, #1
 801a28e:	81fb      	strh	r3, [r7, #14]
 801a290:	89fb      	ldrh	r3, [r7, #14]
 801a292:	2b7f      	cmp	r3, #127	; 0x7f
 801a294:	d9f2      	bls.n	801a27c <ff_convert+0x3c>
 801a296:	e000      	b.n	801a29a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 801a298:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 801a29a:	89fb      	ldrh	r3, [r7, #14]
 801a29c:	3380      	adds	r3, #128	; 0x80
 801a29e:	b29b      	uxth	r3, r3
 801a2a0:	b2db      	uxtb	r3, r3
 801a2a2:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 801a2a4:	89fb      	ldrh	r3, [r7, #14]
}
 801a2a6:	4618      	mov	r0, r3
 801a2a8:	3714      	adds	r7, #20
 801a2aa:	46bd      	mov	sp, r7
 801a2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a2b0:	4770      	bx	lr
 801a2b2:	bf00      	nop
 801a2b4:	0801ffc8 	.word	0x0801ffc8

0801a2b8 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 801a2b8:	b480      	push	{r7}
 801a2ba:	b087      	sub	sp, #28
 801a2bc:	af00      	add	r7, sp, #0
 801a2be:	4603      	mov	r3, r0
 801a2c0:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 801a2c2:	88fb      	ldrh	r3, [r7, #6]
 801a2c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801a2c8:	d201      	bcs.n	801a2ce <ff_wtoupper+0x16>
 801a2ca:	4b3e      	ldr	r3, [pc, #248]	; (801a3c4 <ff_wtoupper+0x10c>)
 801a2cc:	e000      	b.n	801a2d0 <ff_wtoupper+0x18>
 801a2ce:	4b3e      	ldr	r3, [pc, #248]	; (801a3c8 <ff_wtoupper+0x110>)
 801a2d0:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 801a2d2:	697b      	ldr	r3, [r7, #20]
 801a2d4:	1c9a      	adds	r2, r3, #2
 801a2d6:	617a      	str	r2, [r7, #20]
 801a2d8:	881b      	ldrh	r3, [r3, #0]
 801a2da:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 801a2dc:	8a7b      	ldrh	r3, [r7, #18]
 801a2de:	2b00      	cmp	r3, #0
 801a2e0:	d068      	beq.n	801a3b4 <ff_wtoupper+0xfc>
 801a2e2:	88fa      	ldrh	r2, [r7, #6]
 801a2e4:	8a7b      	ldrh	r3, [r7, #18]
 801a2e6:	429a      	cmp	r2, r3
 801a2e8:	d364      	bcc.n	801a3b4 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 801a2ea:	697b      	ldr	r3, [r7, #20]
 801a2ec:	1c9a      	adds	r2, r3, #2
 801a2ee:	617a      	str	r2, [r7, #20]
 801a2f0:	881b      	ldrh	r3, [r3, #0]
 801a2f2:	823b      	strh	r3, [r7, #16]
 801a2f4:	8a3b      	ldrh	r3, [r7, #16]
 801a2f6:	0a1b      	lsrs	r3, r3, #8
 801a2f8:	81fb      	strh	r3, [r7, #14]
 801a2fa:	8a3b      	ldrh	r3, [r7, #16]
 801a2fc:	b2db      	uxtb	r3, r3
 801a2fe:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 801a300:	88fa      	ldrh	r2, [r7, #6]
 801a302:	8a79      	ldrh	r1, [r7, #18]
 801a304:	8a3b      	ldrh	r3, [r7, #16]
 801a306:	440b      	add	r3, r1
 801a308:	429a      	cmp	r2, r3
 801a30a:	da49      	bge.n	801a3a0 <ff_wtoupper+0xe8>
			switch (cmd) {
 801a30c:	89fb      	ldrh	r3, [r7, #14]
 801a30e:	2b08      	cmp	r3, #8
 801a310:	d84f      	bhi.n	801a3b2 <ff_wtoupper+0xfa>
 801a312:	a201      	add	r2, pc, #4	; (adr r2, 801a318 <ff_wtoupper+0x60>)
 801a314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a318:	0801a33d 	.word	0x0801a33d
 801a31c:	0801a34f 	.word	0x0801a34f
 801a320:	0801a365 	.word	0x0801a365
 801a324:	0801a36d 	.word	0x0801a36d
 801a328:	0801a375 	.word	0x0801a375
 801a32c:	0801a37d 	.word	0x0801a37d
 801a330:	0801a385 	.word	0x0801a385
 801a334:	0801a38d 	.word	0x0801a38d
 801a338:	0801a395 	.word	0x0801a395
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 801a33c:	88fa      	ldrh	r2, [r7, #6]
 801a33e:	8a7b      	ldrh	r3, [r7, #18]
 801a340:	1ad3      	subs	r3, r2, r3
 801a342:	005b      	lsls	r3, r3, #1
 801a344:	697a      	ldr	r2, [r7, #20]
 801a346:	4413      	add	r3, r2
 801a348:	881b      	ldrh	r3, [r3, #0]
 801a34a:	80fb      	strh	r3, [r7, #6]
 801a34c:	e027      	b.n	801a39e <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 801a34e:	88fa      	ldrh	r2, [r7, #6]
 801a350:	8a7b      	ldrh	r3, [r7, #18]
 801a352:	1ad3      	subs	r3, r2, r3
 801a354:	b29b      	uxth	r3, r3
 801a356:	f003 0301 	and.w	r3, r3, #1
 801a35a:	b29b      	uxth	r3, r3
 801a35c:	88fa      	ldrh	r2, [r7, #6]
 801a35e:	1ad3      	subs	r3, r2, r3
 801a360:	80fb      	strh	r3, [r7, #6]
 801a362:	e01c      	b.n	801a39e <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 801a364:	88fb      	ldrh	r3, [r7, #6]
 801a366:	3b10      	subs	r3, #16
 801a368:	80fb      	strh	r3, [r7, #6]
 801a36a:	e018      	b.n	801a39e <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 801a36c:	88fb      	ldrh	r3, [r7, #6]
 801a36e:	3b20      	subs	r3, #32
 801a370:	80fb      	strh	r3, [r7, #6]
 801a372:	e014      	b.n	801a39e <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 801a374:	88fb      	ldrh	r3, [r7, #6]
 801a376:	3b30      	subs	r3, #48	; 0x30
 801a378:	80fb      	strh	r3, [r7, #6]
 801a37a:	e010      	b.n	801a39e <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 801a37c:	88fb      	ldrh	r3, [r7, #6]
 801a37e:	3b1a      	subs	r3, #26
 801a380:	80fb      	strh	r3, [r7, #6]
 801a382:	e00c      	b.n	801a39e <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 801a384:	88fb      	ldrh	r3, [r7, #6]
 801a386:	3308      	adds	r3, #8
 801a388:	80fb      	strh	r3, [r7, #6]
 801a38a:	e008      	b.n	801a39e <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 801a38c:	88fb      	ldrh	r3, [r7, #6]
 801a38e:	3b50      	subs	r3, #80	; 0x50
 801a390:	80fb      	strh	r3, [r7, #6]
 801a392:	e004      	b.n	801a39e <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 801a394:	88fb      	ldrh	r3, [r7, #6]
 801a396:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 801a39a:	80fb      	strh	r3, [r7, #6]
 801a39c:	bf00      	nop
			}
			break;
 801a39e:	e008      	b.n	801a3b2 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 801a3a0:	89fb      	ldrh	r3, [r7, #14]
 801a3a2:	2b00      	cmp	r3, #0
 801a3a4:	d195      	bne.n	801a2d2 <ff_wtoupper+0x1a>
 801a3a6:	8a3b      	ldrh	r3, [r7, #16]
 801a3a8:	005b      	lsls	r3, r3, #1
 801a3aa:	697a      	ldr	r2, [r7, #20]
 801a3ac:	4413      	add	r3, r2
 801a3ae:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 801a3b0:	e78f      	b.n	801a2d2 <ff_wtoupper+0x1a>
			break;
 801a3b2:	bf00      	nop
	}

	return chr;
 801a3b4:	88fb      	ldrh	r3, [r7, #6]
}
 801a3b6:	4618      	mov	r0, r3
 801a3b8:	371c      	adds	r7, #28
 801a3ba:	46bd      	mov	sp, r7
 801a3bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a3c0:	4770      	bx	lr
 801a3c2:	bf00      	nop
 801a3c4:	080200c8 	.word	0x080200c8
 801a3c8:	080202bc 	.word	0x080202bc

0801a3cc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801a3cc:	b580      	push	{r7, lr}
 801a3ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 801a3d0:	2201      	movs	r2, #1
 801a3d2:	4913      	ldr	r1, [pc, #76]	; (801a420 <MX_USB_DEVICE_Init+0x54>)
 801a3d4:	4813      	ldr	r0, [pc, #76]	; (801a424 <MX_USB_DEVICE_Init+0x58>)
 801a3d6:	f7fb fd1d 	bl	8015e14 <USBD_Init>
 801a3da:	4603      	mov	r3, r0
 801a3dc:	2b00      	cmp	r3, #0
 801a3de:	d001      	beq.n	801a3e4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 801a3e0:	f7e8 fd1e 	bl	8002e20 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 801a3e4:	4910      	ldr	r1, [pc, #64]	; (801a428 <MX_USB_DEVICE_Init+0x5c>)
 801a3e6:	480f      	ldr	r0, [pc, #60]	; (801a424 <MX_USB_DEVICE_Init+0x58>)
 801a3e8:	f7fb fd44 	bl	8015e74 <USBD_RegisterClass>
 801a3ec:	4603      	mov	r3, r0
 801a3ee:	2b00      	cmp	r3, #0
 801a3f0:	d001      	beq.n	801a3f6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801a3f2:	f7e8 fd15 	bl	8002e20 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 801a3f6:	490d      	ldr	r1, [pc, #52]	; (801a42c <MX_USB_DEVICE_Init+0x60>)
 801a3f8:	480a      	ldr	r0, [pc, #40]	; (801a424 <MX_USB_DEVICE_Init+0x58>)
 801a3fa:	f7fb fc3b 	bl	8015c74 <USBD_CDC_RegisterInterface>
 801a3fe:	4603      	mov	r3, r0
 801a400:	2b00      	cmp	r3, #0
 801a402:	d001      	beq.n	801a408 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 801a404:	f7e8 fd0c 	bl	8002e20 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 801a408:	4806      	ldr	r0, [pc, #24]	; (801a424 <MX_USB_DEVICE_Init+0x58>)
 801a40a:	f7fb fd69 	bl	8015ee0 <USBD_Start>
 801a40e:	4603      	mov	r3, r0
 801a410:	2b00      	cmp	r3, #0
 801a412:	d001      	beq.n	801a418 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 801a414:	f7e8 fd04 	bl	8002e20 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 801a418:	f7f0 f994 	bl	800a744 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 801a41c:	bf00      	nop
 801a41e:	bd80      	pop	{r7, pc}
 801a420:	240000b0 	.word	0x240000b0
 801a424:	240018dc 	.word	0x240018dc
 801a428:	2400001c 	.word	0x2400001c
 801a42c:	2400009c 	.word	0x2400009c

0801a430 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 801a430:	b580      	push	{r7, lr}
 801a432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 801a434:	2200      	movs	r2, #0
 801a436:	4905      	ldr	r1, [pc, #20]	; (801a44c <CDC_Init_HS+0x1c>)
 801a438:	4805      	ldr	r0, [pc, #20]	; (801a450 <CDC_Init_HS+0x20>)
 801a43a:	f7fb fc35 	bl	8015ca8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 801a43e:	4905      	ldr	r1, [pc, #20]	; (801a454 <CDC_Init_HS+0x24>)
 801a440:	4803      	ldr	r0, [pc, #12]	; (801a450 <CDC_Init_HS+0x20>)
 801a442:	f7fb fc53 	bl	8015cec <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801a446:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 801a448:	4618      	mov	r0, r3
 801a44a:	bd80      	pop	{r7, pc}
 801a44c:	240023b8 	.word	0x240023b8
 801a450:	240018dc 	.word	0x240018dc
 801a454:	24001bb8 	.word	0x24001bb8

0801a458 <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 801a458:	b480      	push	{r7}
 801a45a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 801a45c:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 801a45e:	4618      	mov	r0, r3
 801a460:	46bd      	mov	sp, r7
 801a462:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a466:	4770      	bx	lr

0801a468 <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 801a468:	b480      	push	{r7}
 801a46a:	b083      	sub	sp, #12
 801a46c:	af00      	add	r7, sp, #0
 801a46e:	4603      	mov	r3, r0
 801a470:	6039      	str	r1, [r7, #0]
 801a472:	71fb      	strb	r3, [r7, #7]
 801a474:	4613      	mov	r3, r2
 801a476:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 801a478:	79fb      	ldrb	r3, [r7, #7]
 801a47a:	2b23      	cmp	r3, #35	; 0x23
 801a47c:	d84a      	bhi.n	801a514 <CDC_Control_HS+0xac>
 801a47e:	a201      	add	r2, pc, #4	; (adr r2, 801a484 <CDC_Control_HS+0x1c>)
 801a480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a484:	0801a515 	.word	0x0801a515
 801a488:	0801a515 	.word	0x0801a515
 801a48c:	0801a515 	.word	0x0801a515
 801a490:	0801a515 	.word	0x0801a515
 801a494:	0801a515 	.word	0x0801a515
 801a498:	0801a515 	.word	0x0801a515
 801a49c:	0801a515 	.word	0x0801a515
 801a4a0:	0801a515 	.word	0x0801a515
 801a4a4:	0801a515 	.word	0x0801a515
 801a4a8:	0801a515 	.word	0x0801a515
 801a4ac:	0801a515 	.word	0x0801a515
 801a4b0:	0801a515 	.word	0x0801a515
 801a4b4:	0801a515 	.word	0x0801a515
 801a4b8:	0801a515 	.word	0x0801a515
 801a4bc:	0801a515 	.word	0x0801a515
 801a4c0:	0801a515 	.word	0x0801a515
 801a4c4:	0801a515 	.word	0x0801a515
 801a4c8:	0801a515 	.word	0x0801a515
 801a4cc:	0801a515 	.word	0x0801a515
 801a4d0:	0801a515 	.word	0x0801a515
 801a4d4:	0801a515 	.word	0x0801a515
 801a4d8:	0801a515 	.word	0x0801a515
 801a4dc:	0801a515 	.word	0x0801a515
 801a4e0:	0801a515 	.word	0x0801a515
 801a4e4:	0801a515 	.word	0x0801a515
 801a4e8:	0801a515 	.word	0x0801a515
 801a4ec:	0801a515 	.word	0x0801a515
 801a4f0:	0801a515 	.word	0x0801a515
 801a4f4:	0801a515 	.word	0x0801a515
 801a4f8:	0801a515 	.word	0x0801a515
 801a4fc:	0801a515 	.word	0x0801a515
 801a500:	0801a515 	.word	0x0801a515
 801a504:	0801a515 	.word	0x0801a515
 801a508:	0801a515 	.word	0x0801a515
 801a50c:	0801a515 	.word	0x0801a515
 801a510:	0801a515 	.word	0x0801a515
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 801a514:	bf00      	nop
  }

  return (USBD_OK);
 801a516:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 801a518:	4618      	mov	r0, r3
 801a51a:	370c      	adds	r7, #12
 801a51c:	46bd      	mov	sp, r7
 801a51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a522:	4770      	bx	lr

0801a524 <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 801a524:	b580      	push	{r7, lr}
 801a526:	b082      	sub	sp, #8
 801a528:	af00      	add	r7, sp, #0
 801a52a:	6078      	str	r0, [r7, #4]
 801a52c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 801a52e:	6879      	ldr	r1, [r7, #4]
 801a530:	4805      	ldr	r0, [pc, #20]	; (801a548 <CDC_Receive_HS+0x24>)
 801a532:	f7fb fbdb 	bl	8015cec <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 801a536:	4804      	ldr	r0, [pc, #16]	; (801a548 <CDC_Receive_HS+0x24>)
 801a538:	f7fb fc36 	bl	8015da8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 801a53c:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 801a53e:	4618      	mov	r0, r3
 801a540:	3708      	adds	r7, #8
 801a542:	46bd      	mov	sp, r7
 801a544:	bd80      	pop	{r7, pc}
 801a546:	bf00      	nop
 801a548:	240018dc 	.word	0x240018dc

0801a54c <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 801a54c:	b580      	push	{r7, lr}
 801a54e:	b084      	sub	sp, #16
 801a550:	af00      	add	r7, sp, #0
 801a552:	6078      	str	r0, [r7, #4]
 801a554:	460b      	mov	r3, r1
 801a556:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 801a558:	2300      	movs	r3, #0
 801a55a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 801a55c:	4b0d      	ldr	r3, [pc, #52]	; (801a594 <CDC_Transmit_HS+0x48>)
 801a55e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801a562:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 801a564:	68bb      	ldr	r3, [r7, #8]
 801a566:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801a56a:	2b00      	cmp	r3, #0
 801a56c:	d001      	beq.n	801a572 <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 801a56e:	2301      	movs	r3, #1
 801a570:	e00b      	b.n	801a58a <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 801a572:	887b      	ldrh	r3, [r7, #2]
 801a574:	461a      	mov	r2, r3
 801a576:	6879      	ldr	r1, [r7, #4]
 801a578:	4806      	ldr	r0, [pc, #24]	; (801a594 <CDC_Transmit_HS+0x48>)
 801a57a:	f7fb fb95 	bl	8015ca8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 801a57e:	4805      	ldr	r0, [pc, #20]	; (801a594 <CDC_Transmit_HS+0x48>)
 801a580:	f7fb fbd2 	bl	8015d28 <USBD_CDC_TransmitPacket>
 801a584:	4603      	mov	r3, r0
 801a586:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 12 */
  return result;
 801a588:	7bfb      	ldrb	r3, [r7, #15]
}
 801a58a:	4618      	mov	r0, r3
 801a58c:	3710      	adds	r7, #16
 801a58e:	46bd      	mov	sp, r7
 801a590:	bd80      	pop	{r7, pc}
 801a592:	bf00      	nop
 801a594:	240018dc 	.word	0x240018dc

0801a598 <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 801a598:	b480      	push	{r7}
 801a59a:	b087      	sub	sp, #28
 801a59c:	af00      	add	r7, sp, #0
 801a59e:	60f8      	str	r0, [r7, #12]
 801a5a0:	60b9      	str	r1, [r7, #8]
 801a5a2:	4613      	mov	r3, r2
 801a5a4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801a5a6:	2300      	movs	r3, #0
 801a5a8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 801a5aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801a5ae:	4618      	mov	r0, r3
 801a5b0:	371c      	adds	r7, #28
 801a5b2:	46bd      	mov	sp, r7
 801a5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a5b8:	4770      	bx	lr
	...

0801a5bc <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801a5bc:	b480      	push	{r7}
 801a5be:	b083      	sub	sp, #12
 801a5c0:	af00      	add	r7, sp, #0
 801a5c2:	4603      	mov	r3, r0
 801a5c4:	6039      	str	r1, [r7, #0]
 801a5c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 801a5c8:	683b      	ldr	r3, [r7, #0]
 801a5ca:	2212      	movs	r2, #18
 801a5cc:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 801a5ce:	4b03      	ldr	r3, [pc, #12]	; (801a5dc <USBD_HS_DeviceDescriptor+0x20>)
}
 801a5d0:	4618      	mov	r0, r3
 801a5d2:	370c      	adds	r7, #12
 801a5d4:	46bd      	mov	sp, r7
 801a5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a5da:	4770      	bx	lr
 801a5dc:	240000cc 	.word	0x240000cc

0801a5e0 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801a5e0:	b480      	push	{r7}
 801a5e2:	b083      	sub	sp, #12
 801a5e4:	af00      	add	r7, sp, #0
 801a5e6:	4603      	mov	r3, r0
 801a5e8:	6039      	str	r1, [r7, #0]
 801a5ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801a5ec:	683b      	ldr	r3, [r7, #0]
 801a5ee:	2204      	movs	r2, #4
 801a5f0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801a5f2:	4b03      	ldr	r3, [pc, #12]	; (801a600 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 801a5f4:	4618      	mov	r0, r3
 801a5f6:	370c      	adds	r7, #12
 801a5f8:	46bd      	mov	sp, r7
 801a5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a5fe:	4770      	bx	lr
 801a600:	240000e0 	.word	0x240000e0

0801a604 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801a604:	b580      	push	{r7, lr}
 801a606:	b082      	sub	sp, #8
 801a608:	af00      	add	r7, sp, #0
 801a60a:	4603      	mov	r3, r0
 801a60c:	6039      	str	r1, [r7, #0]
 801a60e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801a610:	79fb      	ldrb	r3, [r7, #7]
 801a612:	2b00      	cmp	r3, #0
 801a614:	d105      	bne.n	801a622 <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 801a616:	683a      	ldr	r2, [r7, #0]
 801a618:	4907      	ldr	r1, [pc, #28]	; (801a638 <USBD_HS_ProductStrDescriptor+0x34>)
 801a61a:	4808      	ldr	r0, [pc, #32]	; (801a63c <USBD_HS_ProductStrDescriptor+0x38>)
 801a61c:	f7fc fe12 	bl	8017244 <USBD_GetString>
 801a620:	e004      	b.n	801a62c <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 801a622:	683a      	ldr	r2, [r7, #0]
 801a624:	4904      	ldr	r1, [pc, #16]	; (801a638 <USBD_HS_ProductStrDescriptor+0x34>)
 801a626:	4805      	ldr	r0, [pc, #20]	; (801a63c <USBD_HS_ProductStrDescriptor+0x38>)
 801a628:	f7fc fe0c 	bl	8017244 <USBD_GetString>
  }
  return USBD_StrDesc;
 801a62c:	4b02      	ldr	r3, [pc, #8]	; (801a638 <USBD_HS_ProductStrDescriptor+0x34>)
}
 801a62e:	4618      	mov	r0, r3
 801a630:	3708      	adds	r7, #8
 801a632:	46bd      	mov	sp, r7
 801a634:	bd80      	pop	{r7, pc}
 801a636:	bf00      	nop
 801a638:	24002bb8 	.word	0x24002bb8
 801a63c:	0801fe2c 	.word	0x0801fe2c

0801a640 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801a640:	b580      	push	{r7, lr}
 801a642:	b082      	sub	sp, #8
 801a644:	af00      	add	r7, sp, #0
 801a646:	4603      	mov	r3, r0
 801a648:	6039      	str	r1, [r7, #0]
 801a64a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801a64c:	683a      	ldr	r2, [r7, #0]
 801a64e:	4904      	ldr	r1, [pc, #16]	; (801a660 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 801a650:	4804      	ldr	r0, [pc, #16]	; (801a664 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 801a652:	f7fc fdf7 	bl	8017244 <USBD_GetString>
  return USBD_StrDesc;
 801a656:	4b02      	ldr	r3, [pc, #8]	; (801a660 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 801a658:	4618      	mov	r0, r3
 801a65a:	3708      	adds	r7, #8
 801a65c:	46bd      	mov	sp, r7
 801a65e:	bd80      	pop	{r7, pc}
 801a660:	24002bb8 	.word	0x24002bb8
 801a664:	0801fe48 	.word	0x0801fe48

0801a668 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801a668:	b580      	push	{r7, lr}
 801a66a:	b082      	sub	sp, #8
 801a66c:	af00      	add	r7, sp, #0
 801a66e:	4603      	mov	r3, r0
 801a670:	6039      	str	r1, [r7, #0]
 801a672:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801a674:	683b      	ldr	r3, [r7, #0]
 801a676:	221a      	movs	r2, #26
 801a678:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801a67a:	f000 f843 	bl	801a704 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 801a67e:	4b02      	ldr	r3, [pc, #8]	; (801a688 <USBD_HS_SerialStrDescriptor+0x20>)
}
 801a680:	4618      	mov	r0, r3
 801a682:	3708      	adds	r7, #8
 801a684:	46bd      	mov	sp, r7
 801a686:	bd80      	pop	{r7, pc}
 801a688:	240000e4 	.word	0x240000e4

0801a68c <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801a68c:	b580      	push	{r7, lr}
 801a68e:	b082      	sub	sp, #8
 801a690:	af00      	add	r7, sp, #0
 801a692:	4603      	mov	r3, r0
 801a694:	6039      	str	r1, [r7, #0]
 801a696:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801a698:	79fb      	ldrb	r3, [r7, #7]
 801a69a:	2b00      	cmp	r3, #0
 801a69c:	d105      	bne.n	801a6aa <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 801a69e:	683a      	ldr	r2, [r7, #0]
 801a6a0:	4907      	ldr	r1, [pc, #28]	; (801a6c0 <USBD_HS_ConfigStrDescriptor+0x34>)
 801a6a2:	4808      	ldr	r0, [pc, #32]	; (801a6c4 <USBD_HS_ConfigStrDescriptor+0x38>)
 801a6a4:	f7fc fdce 	bl	8017244 <USBD_GetString>
 801a6a8:	e004      	b.n	801a6b4 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 801a6aa:	683a      	ldr	r2, [r7, #0]
 801a6ac:	4904      	ldr	r1, [pc, #16]	; (801a6c0 <USBD_HS_ConfigStrDescriptor+0x34>)
 801a6ae:	4805      	ldr	r0, [pc, #20]	; (801a6c4 <USBD_HS_ConfigStrDescriptor+0x38>)
 801a6b0:	f7fc fdc8 	bl	8017244 <USBD_GetString>
  }
  return USBD_StrDesc;
 801a6b4:	4b02      	ldr	r3, [pc, #8]	; (801a6c0 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 801a6b6:	4618      	mov	r0, r3
 801a6b8:	3708      	adds	r7, #8
 801a6ba:	46bd      	mov	sp, r7
 801a6bc:	bd80      	pop	{r7, pc}
 801a6be:	bf00      	nop
 801a6c0:	24002bb8 	.word	0x24002bb8
 801a6c4:	0801fe4c 	.word	0x0801fe4c

0801a6c8 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801a6c8:	b580      	push	{r7, lr}
 801a6ca:	b082      	sub	sp, #8
 801a6cc:	af00      	add	r7, sp, #0
 801a6ce:	4603      	mov	r3, r0
 801a6d0:	6039      	str	r1, [r7, #0]
 801a6d2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801a6d4:	79fb      	ldrb	r3, [r7, #7]
 801a6d6:	2b00      	cmp	r3, #0
 801a6d8:	d105      	bne.n	801a6e6 <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 801a6da:	683a      	ldr	r2, [r7, #0]
 801a6dc:	4907      	ldr	r1, [pc, #28]	; (801a6fc <USBD_HS_InterfaceStrDescriptor+0x34>)
 801a6de:	4808      	ldr	r0, [pc, #32]	; (801a700 <USBD_HS_InterfaceStrDescriptor+0x38>)
 801a6e0:	f7fc fdb0 	bl	8017244 <USBD_GetString>
 801a6e4:	e004      	b.n	801a6f0 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 801a6e6:	683a      	ldr	r2, [r7, #0]
 801a6e8:	4904      	ldr	r1, [pc, #16]	; (801a6fc <USBD_HS_InterfaceStrDescriptor+0x34>)
 801a6ea:	4805      	ldr	r0, [pc, #20]	; (801a700 <USBD_HS_InterfaceStrDescriptor+0x38>)
 801a6ec:	f7fc fdaa 	bl	8017244 <USBD_GetString>
  }
  return USBD_StrDesc;
 801a6f0:	4b02      	ldr	r3, [pc, #8]	; (801a6fc <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 801a6f2:	4618      	mov	r0, r3
 801a6f4:	3708      	adds	r7, #8
 801a6f6:	46bd      	mov	sp, r7
 801a6f8:	bd80      	pop	{r7, pc}
 801a6fa:	bf00      	nop
 801a6fc:	24002bb8 	.word	0x24002bb8
 801a700:	0801fe58 	.word	0x0801fe58

0801a704 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801a704:	b580      	push	{r7, lr}
 801a706:	b084      	sub	sp, #16
 801a708:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801a70a:	4b0f      	ldr	r3, [pc, #60]	; (801a748 <Get_SerialNum+0x44>)
 801a70c:	681b      	ldr	r3, [r3, #0]
 801a70e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801a710:	4b0e      	ldr	r3, [pc, #56]	; (801a74c <Get_SerialNum+0x48>)
 801a712:	681b      	ldr	r3, [r3, #0]
 801a714:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801a716:	4b0e      	ldr	r3, [pc, #56]	; (801a750 <Get_SerialNum+0x4c>)
 801a718:	681b      	ldr	r3, [r3, #0]
 801a71a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801a71c:	68fa      	ldr	r2, [r7, #12]
 801a71e:	687b      	ldr	r3, [r7, #4]
 801a720:	4413      	add	r3, r2
 801a722:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801a724:	68fb      	ldr	r3, [r7, #12]
 801a726:	2b00      	cmp	r3, #0
 801a728:	d009      	beq.n	801a73e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801a72a:	2208      	movs	r2, #8
 801a72c:	4909      	ldr	r1, [pc, #36]	; (801a754 <Get_SerialNum+0x50>)
 801a72e:	68f8      	ldr	r0, [r7, #12]
 801a730:	f000 f814 	bl	801a75c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801a734:	2204      	movs	r2, #4
 801a736:	4908      	ldr	r1, [pc, #32]	; (801a758 <Get_SerialNum+0x54>)
 801a738:	68b8      	ldr	r0, [r7, #8]
 801a73a:	f000 f80f 	bl	801a75c <IntToUnicode>
  }
}
 801a73e:	bf00      	nop
 801a740:	3710      	adds	r7, #16
 801a742:	46bd      	mov	sp, r7
 801a744:	bd80      	pop	{r7, pc}
 801a746:	bf00      	nop
 801a748:	1ff1e800 	.word	0x1ff1e800
 801a74c:	1ff1e804 	.word	0x1ff1e804
 801a750:	1ff1e808 	.word	0x1ff1e808
 801a754:	240000e6 	.word	0x240000e6
 801a758:	240000f6 	.word	0x240000f6

0801a75c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801a75c:	b480      	push	{r7}
 801a75e:	b087      	sub	sp, #28
 801a760:	af00      	add	r7, sp, #0
 801a762:	60f8      	str	r0, [r7, #12]
 801a764:	60b9      	str	r1, [r7, #8]
 801a766:	4613      	mov	r3, r2
 801a768:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801a76a:	2300      	movs	r3, #0
 801a76c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801a76e:	2300      	movs	r3, #0
 801a770:	75fb      	strb	r3, [r7, #23]
 801a772:	e027      	b.n	801a7c4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801a774:	68fb      	ldr	r3, [r7, #12]
 801a776:	0f1b      	lsrs	r3, r3, #28
 801a778:	2b09      	cmp	r3, #9
 801a77a:	d80b      	bhi.n	801a794 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801a77c:	68fb      	ldr	r3, [r7, #12]
 801a77e:	0f1b      	lsrs	r3, r3, #28
 801a780:	b2da      	uxtb	r2, r3
 801a782:	7dfb      	ldrb	r3, [r7, #23]
 801a784:	005b      	lsls	r3, r3, #1
 801a786:	4619      	mov	r1, r3
 801a788:	68bb      	ldr	r3, [r7, #8]
 801a78a:	440b      	add	r3, r1
 801a78c:	3230      	adds	r2, #48	; 0x30
 801a78e:	b2d2      	uxtb	r2, r2
 801a790:	701a      	strb	r2, [r3, #0]
 801a792:	e00a      	b.n	801a7aa <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801a794:	68fb      	ldr	r3, [r7, #12]
 801a796:	0f1b      	lsrs	r3, r3, #28
 801a798:	b2da      	uxtb	r2, r3
 801a79a:	7dfb      	ldrb	r3, [r7, #23]
 801a79c:	005b      	lsls	r3, r3, #1
 801a79e:	4619      	mov	r1, r3
 801a7a0:	68bb      	ldr	r3, [r7, #8]
 801a7a2:	440b      	add	r3, r1
 801a7a4:	3237      	adds	r2, #55	; 0x37
 801a7a6:	b2d2      	uxtb	r2, r2
 801a7a8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801a7aa:	68fb      	ldr	r3, [r7, #12]
 801a7ac:	011b      	lsls	r3, r3, #4
 801a7ae:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801a7b0:	7dfb      	ldrb	r3, [r7, #23]
 801a7b2:	005b      	lsls	r3, r3, #1
 801a7b4:	3301      	adds	r3, #1
 801a7b6:	68ba      	ldr	r2, [r7, #8]
 801a7b8:	4413      	add	r3, r2
 801a7ba:	2200      	movs	r2, #0
 801a7bc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801a7be:	7dfb      	ldrb	r3, [r7, #23]
 801a7c0:	3301      	adds	r3, #1
 801a7c2:	75fb      	strb	r3, [r7, #23]
 801a7c4:	7dfa      	ldrb	r2, [r7, #23]
 801a7c6:	79fb      	ldrb	r3, [r7, #7]
 801a7c8:	429a      	cmp	r2, r3
 801a7ca:	d3d3      	bcc.n	801a774 <IntToUnicode+0x18>
  }
}
 801a7cc:	bf00      	nop
 801a7ce:	bf00      	nop
 801a7d0:	371c      	adds	r7, #28
 801a7d2:	46bd      	mov	sp, r7
 801a7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a7d8:	4770      	bx	lr
	...

0801a7dc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 801a7dc:	b580      	push	{r7, lr}
 801a7de:	b0b2      	sub	sp, #200	; 0xc8
 801a7e0:	af00      	add	r7, sp, #0
 801a7e2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801a7e4:	f107 0310 	add.w	r3, r7, #16
 801a7e8:	22b8      	movs	r2, #184	; 0xb8
 801a7ea:	2100      	movs	r1, #0
 801a7ec:	4618      	mov	r0, r3
 801a7ee:	f001 fa94 	bl	801bd1a <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 801a7f2:	687b      	ldr	r3, [r7, #4]
 801a7f4:	681b      	ldr	r3, [r3, #0]
 801a7f6:	4a1a      	ldr	r2, [pc, #104]	; (801a860 <HAL_PCD_MspInit+0x84>)
 801a7f8:	4293      	cmp	r3, r2
 801a7fa:	d12c      	bne.n	801a856 <HAL_PCD_MspInit+0x7a>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 801a7fc:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 801a800:	f04f 0300 	mov.w	r3, #0
 801a804:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 801a808:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 801a80c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801a810:	f107 0310 	add.w	r3, r7, #16
 801a814:	4618      	mov	r0, r3
 801a816:	f7f0 ff75 	bl	800b704 <HAL_RCCEx_PeriphCLKConfig>
 801a81a:	4603      	mov	r3, r0
 801a81c:	2b00      	cmp	r3, #0
 801a81e:	d001      	beq.n	801a824 <HAL_PCD_MspInit+0x48>
    {
      Error_Handler();
 801a820:	f7e8 fafe 	bl	8002e20 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 801a824:	f7ef ff8e 	bl	800a744 <HAL_PWREx_EnableUSBVoltageDetector>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 801a828:	4b0e      	ldr	r3, [pc, #56]	; (801a864 <HAL_PCD_MspInit+0x88>)
 801a82a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 801a82e:	4a0d      	ldr	r2, [pc, #52]	; (801a864 <HAL_PCD_MspInit+0x88>)
 801a830:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 801a834:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 801a838:	4b0a      	ldr	r3, [pc, #40]	; (801a864 <HAL_PCD_MspInit+0x88>)
 801a83a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 801a83e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801a842:	60fb      	str	r3, [r7, #12]
 801a844:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 801a846:	2200      	movs	r2, #0
 801a848:	2100      	movs	r1, #0
 801a84a:	204d      	movs	r0, #77	; 0x4d
 801a84c:	f7eb fcff 	bl	800624e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 801a850:	204d      	movs	r0, #77	; 0x4d
 801a852:	f7eb fd16 	bl	8006282 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 801a856:	bf00      	nop
 801a858:	37c8      	adds	r7, #200	; 0xc8
 801a85a:	46bd      	mov	sp, r7
 801a85c:	bd80      	pop	{r7, pc}
 801a85e:	bf00      	nop
 801a860:	40040000 	.word	0x40040000
 801a864:	58024400 	.word	0x58024400

0801a868 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801a868:	b580      	push	{r7, lr}
 801a86a:	b082      	sub	sp, #8
 801a86c:	af00      	add	r7, sp, #0
 801a86e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801a870:	687b      	ldr	r3, [r7, #4]
 801a872:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 801a876:	687b      	ldr	r3, [r7, #4]
 801a878:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 801a87c:	4619      	mov	r1, r3
 801a87e:	4610      	mov	r0, r2
 801a880:	f7fb fb7b 	bl	8015f7a <USBD_LL_SetupStage>
}
 801a884:	bf00      	nop
 801a886:	3708      	adds	r7, #8
 801a888:	46bd      	mov	sp, r7
 801a88a:	bd80      	pop	{r7, pc}

0801a88c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801a88c:	b580      	push	{r7, lr}
 801a88e:	b082      	sub	sp, #8
 801a890:	af00      	add	r7, sp, #0
 801a892:	6078      	str	r0, [r7, #4]
 801a894:	460b      	mov	r3, r1
 801a896:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801a898:	687b      	ldr	r3, [r7, #4]
 801a89a:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 801a89e:	78fa      	ldrb	r2, [r7, #3]
 801a8a0:	6879      	ldr	r1, [r7, #4]
 801a8a2:	4613      	mov	r3, r2
 801a8a4:	00db      	lsls	r3, r3, #3
 801a8a6:	4413      	add	r3, r2
 801a8a8:	009b      	lsls	r3, r3, #2
 801a8aa:	440b      	add	r3, r1
 801a8ac:	f503 7322 	add.w	r3, r3, #648	; 0x288
 801a8b0:	681a      	ldr	r2, [r3, #0]
 801a8b2:	78fb      	ldrb	r3, [r7, #3]
 801a8b4:	4619      	mov	r1, r3
 801a8b6:	f7fb fbb5 	bl	8016024 <USBD_LL_DataOutStage>
}
 801a8ba:	bf00      	nop
 801a8bc:	3708      	adds	r7, #8
 801a8be:	46bd      	mov	sp, r7
 801a8c0:	bd80      	pop	{r7, pc}

0801a8c2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801a8c2:	b580      	push	{r7, lr}
 801a8c4:	b082      	sub	sp, #8
 801a8c6:	af00      	add	r7, sp, #0
 801a8c8:	6078      	str	r0, [r7, #4]
 801a8ca:	460b      	mov	r3, r1
 801a8cc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801a8ce:	687b      	ldr	r3, [r7, #4]
 801a8d0:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 801a8d4:	78fa      	ldrb	r2, [r7, #3]
 801a8d6:	6879      	ldr	r1, [r7, #4]
 801a8d8:	4613      	mov	r3, r2
 801a8da:	00db      	lsls	r3, r3, #3
 801a8dc:	4413      	add	r3, r2
 801a8de:	009b      	lsls	r3, r3, #2
 801a8e0:	440b      	add	r3, r1
 801a8e2:	3348      	adds	r3, #72	; 0x48
 801a8e4:	681a      	ldr	r2, [r3, #0]
 801a8e6:	78fb      	ldrb	r3, [r7, #3]
 801a8e8:	4619      	mov	r1, r3
 801a8ea:	f7fb fc4e 	bl	801618a <USBD_LL_DataInStage>
}
 801a8ee:	bf00      	nop
 801a8f0:	3708      	adds	r7, #8
 801a8f2:	46bd      	mov	sp, r7
 801a8f4:	bd80      	pop	{r7, pc}

0801a8f6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801a8f6:	b580      	push	{r7, lr}
 801a8f8:	b082      	sub	sp, #8
 801a8fa:	af00      	add	r7, sp, #0
 801a8fc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801a8fe:	687b      	ldr	r3, [r7, #4]
 801a900:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801a904:	4618      	mov	r0, r3
 801a906:	f7fb fd88 	bl	801641a <USBD_LL_SOF>
}
 801a90a:	bf00      	nop
 801a90c:	3708      	adds	r7, #8
 801a90e:	46bd      	mov	sp, r7
 801a910:	bd80      	pop	{r7, pc}

0801a912 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801a912:	b580      	push	{r7, lr}
 801a914:	b084      	sub	sp, #16
 801a916:	af00      	add	r7, sp, #0
 801a918:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801a91a:	2301      	movs	r3, #1
 801a91c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801a91e:	687b      	ldr	r3, [r7, #4]
 801a920:	691b      	ldr	r3, [r3, #16]
 801a922:	2b00      	cmp	r3, #0
 801a924:	d102      	bne.n	801a92c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801a926:	2300      	movs	r3, #0
 801a928:	73fb      	strb	r3, [r7, #15]
 801a92a:	e008      	b.n	801a93e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 801a92c:	687b      	ldr	r3, [r7, #4]
 801a92e:	691b      	ldr	r3, [r3, #16]
 801a930:	2b02      	cmp	r3, #2
 801a932:	d102      	bne.n	801a93a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 801a934:	2301      	movs	r3, #1
 801a936:	73fb      	strb	r3, [r7, #15]
 801a938:	e001      	b.n	801a93e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801a93a:	f7e8 fa71 	bl	8002e20 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801a93e:	687b      	ldr	r3, [r7, #4]
 801a940:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801a944:	7bfa      	ldrb	r2, [r7, #15]
 801a946:	4611      	mov	r1, r2
 801a948:	4618      	mov	r0, r3
 801a94a:	f7fb fd22 	bl	8016392 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801a94e:	687b      	ldr	r3, [r7, #4]
 801a950:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801a954:	4618      	mov	r0, r3
 801a956:	f7fb fcca 	bl	80162ee <USBD_LL_Reset>
}
 801a95a:	bf00      	nop
 801a95c:	3710      	adds	r7, #16
 801a95e:	46bd      	mov	sp, r7
 801a960:	bd80      	pop	{r7, pc}
	...

0801a964 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801a964:	b580      	push	{r7, lr}
 801a966:	b082      	sub	sp, #8
 801a968:	af00      	add	r7, sp, #0
 801a96a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801a96c:	687b      	ldr	r3, [r7, #4]
 801a96e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801a972:	4618      	mov	r0, r3
 801a974:	f7fb fd1d 	bl	80163b2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801a978:	687b      	ldr	r3, [r7, #4]
 801a97a:	681b      	ldr	r3, [r3, #0]
 801a97c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801a980:	681b      	ldr	r3, [r3, #0]
 801a982:	687a      	ldr	r2, [r7, #4]
 801a984:	6812      	ldr	r2, [r2, #0]
 801a986:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801a98a:	f043 0301 	orr.w	r3, r3, #1
 801a98e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801a990:	687b      	ldr	r3, [r7, #4]
 801a992:	6a1b      	ldr	r3, [r3, #32]
 801a994:	2b00      	cmp	r3, #0
 801a996:	d005      	beq.n	801a9a4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801a998:	4b04      	ldr	r3, [pc, #16]	; (801a9ac <HAL_PCD_SuspendCallback+0x48>)
 801a99a:	691b      	ldr	r3, [r3, #16]
 801a99c:	4a03      	ldr	r2, [pc, #12]	; (801a9ac <HAL_PCD_SuspendCallback+0x48>)
 801a99e:	f043 0306 	orr.w	r3, r3, #6
 801a9a2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 801a9a4:	bf00      	nop
 801a9a6:	3708      	adds	r7, #8
 801a9a8:	46bd      	mov	sp, r7
 801a9aa:	bd80      	pop	{r7, pc}
 801a9ac:	e000ed00 	.word	0xe000ed00

0801a9b0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801a9b0:	b580      	push	{r7, lr}
 801a9b2:	b082      	sub	sp, #8
 801a9b4:	af00      	add	r7, sp, #0
 801a9b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801a9b8:	687b      	ldr	r3, [r7, #4]
 801a9ba:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801a9be:	4618      	mov	r0, r3
 801a9c0:	f7fb fd13 	bl	80163ea <USBD_LL_Resume>
}
 801a9c4:	bf00      	nop
 801a9c6:	3708      	adds	r7, #8
 801a9c8:	46bd      	mov	sp, r7
 801a9ca:	bd80      	pop	{r7, pc}

0801a9cc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801a9cc:	b580      	push	{r7, lr}
 801a9ce:	b082      	sub	sp, #8
 801a9d0:	af00      	add	r7, sp, #0
 801a9d2:	6078      	str	r0, [r7, #4]
 801a9d4:	460b      	mov	r3, r1
 801a9d6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801a9d8:	687b      	ldr	r3, [r7, #4]
 801a9da:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801a9de:	78fa      	ldrb	r2, [r7, #3]
 801a9e0:	4611      	mov	r1, r2
 801a9e2:	4618      	mov	r0, r3
 801a9e4:	f7fb fd6b 	bl	80164be <USBD_LL_IsoOUTIncomplete>
}
 801a9e8:	bf00      	nop
 801a9ea:	3708      	adds	r7, #8
 801a9ec:	46bd      	mov	sp, r7
 801a9ee:	bd80      	pop	{r7, pc}

0801a9f0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801a9f0:	b580      	push	{r7, lr}
 801a9f2:	b082      	sub	sp, #8
 801a9f4:	af00      	add	r7, sp, #0
 801a9f6:	6078      	str	r0, [r7, #4]
 801a9f8:	460b      	mov	r3, r1
 801a9fa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801a9fc:	687b      	ldr	r3, [r7, #4]
 801a9fe:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801aa02:	78fa      	ldrb	r2, [r7, #3]
 801aa04:	4611      	mov	r1, r2
 801aa06:	4618      	mov	r0, r3
 801aa08:	f7fb fd27 	bl	801645a <USBD_LL_IsoINIncomplete>
}
 801aa0c:	bf00      	nop
 801aa0e:	3708      	adds	r7, #8
 801aa10:	46bd      	mov	sp, r7
 801aa12:	bd80      	pop	{r7, pc}

0801aa14 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801aa14:	b580      	push	{r7, lr}
 801aa16:	b082      	sub	sp, #8
 801aa18:	af00      	add	r7, sp, #0
 801aa1a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 801aa1c:	687b      	ldr	r3, [r7, #4]
 801aa1e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801aa22:	4618      	mov	r0, r3
 801aa24:	f7fb fd7d 	bl	8016522 <USBD_LL_DevConnected>
}
 801aa28:	bf00      	nop
 801aa2a:	3708      	adds	r7, #8
 801aa2c:	46bd      	mov	sp, r7
 801aa2e:	bd80      	pop	{r7, pc}

0801aa30 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801aa30:	b580      	push	{r7, lr}
 801aa32:	b082      	sub	sp, #8
 801aa34:	af00      	add	r7, sp, #0
 801aa36:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801aa38:	687b      	ldr	r3, [r7, #4]
 801aa3a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801aa3e:	4618      	mov	r0, r3
 801aa40:	f7fb fd7a 	bl	8016538 <USBD_LL_DevDisconnected>
}
 801aa44:	bf00      	nop
 801aa46:	3708      	adds	r7, #8
 801aa48:	46bd      	mov	sp, r7
 801aa4a:	bd80      	pop	{r7, pc}

0801aa4c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 801aa4c:	b580      	push	{r7, lr}
 801aa4e:	b082      	sub	sp, #8
 801aa50:	af00      	add	r7, sp, #0
 801aa52:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 801aa54:	687b      	ldr	r3, [r7, #4]
 801aa56:	781b      	ldrb	r3, [r3, #0]
 801aa58:	2b01      	cmp	r3, #1
 801aa5a:	d140      	bne.n	801aade <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 801aa5c:	4a22      	ldr	r2, [pc, #136]	; (801aae8 <USBD_LL_Init+0x9c>)
 801aa5e:	687b      	ldr	r3, [r7, #4]
 801aa60:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_HS;
 801aa64:	687b      	ldr	r3, [r7, #4]
 801aa66:	4a20      	ldr	r2, [pc, #128]	; (801aae8 <USBD_LL_Init+0x9c>)
 801aa68:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 801aa6c:	4b1e      	ldr	r3, [pc, #120]	; (801aae8 <USBD_LL_Init+0x9c>)
 801aa6e:	4a1f      	ldr	r2, [pc, #124]	; (801aaec <USBD_LL_Init+0xa0>)
 801aa70:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 801aa72:	4b1d      	ldr	r3, [pc, #116]	; (801aae8 <USBD_LL_Init+0x9c>)
 801aa74:	2209      	movs	r2, #9
 801aa76:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 801aa78:	4b1b      	ldr	r3, [pc, #108]	; (801aae8 <USBD_LL_Init+0x9c>)
 801aa7a:	2202      	movs	r2, #2
 801aa7c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 801aa7e:	4b1a      	ldr	r3, [pc, #104]	; (801aae8 <USBD_LL_Init+0x9c>)
 801aa80:	2200      	movs	r2, #0
 801aa82:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 801aa84:	4b18      	ldr	r3, [pc, #96]	; (801aae8 <USBD_LL_Init+0x9c>)
 801aa86:	2202      	movs	r2, #2
 801aa88:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 801aa8a:	4b17      	ldr	r3, [pc, #92]	; (801aae8 <USBD_LL_Init+0x9c>)
 801aa8c:	2200      	movs	r2, #0
 801aa8e:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 801aa90:	4b15      	ldr	r3, [pc, #84]	; (801aae8 <USBD_LL_Init+0x9c>)
 801aa92:	2200      	movs	r2, #0
 801aa94:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 801aa96:	4b14      	ldr	r3, [pc, #80]	; (801aae8 <USBD_LL_Init+0x9c>)
 801aa98:	2200      	movs	r2, #0
 801aa9a:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 801aa9c:	4b12      	ldr	r3, [pc, #72]	; (801aae8 <USBD_LL_Init+0x9c>)
 801aa9e:	2200      	movs	r2, #0
 801aaa0:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 801aaa2:	4b11      	ldr	r3, [pc, #68]	; (801aae8 <USBD_LL_Init+0x9c>)
 801aaa4:	2200      	movs	r2, #0
 801aaa6:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 801aaa8:	4b0f      	ldr	r3, [pc, #60]	; (801aae8 <USBD_LL_Init+0x9c>)
 801aaaa:	2200      	movs	r2, #0
 801aaac:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 801aaae:	480e      	ldr	r0, [pc, #56]	; (801aae8 <USBD_LL_Init+0x9c>)
 801aab0:	f7ee fb55 	bl	800915e <HAL_PCD_Init>
 801aab4:	4603      	mov	r3, r0
 801aab6:	2b00      	cmp	r3, #0
 801aab8:	d001      	beq.n	801aabe <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 801aaba:	f7e8 f9b1 	bl	8002e20 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 801aabe:	f44f 7100 	mov.w	r1, #512	; 0x200
 801aac2:	4809      	ldr	r0, [pc, #36]	; (801aae8 <USBD_LL_Init+0x9c>)
 801aac4:	f7ef fdc3 	bl	800a64e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 801aac8:	2280      	movs	r2, #128	; 0x80
 801aaca:	2100      	movs	r1, #0
 801aacc:	4806      	ldr	r0, [pc, #24]	; (801aae8 <USBD_LL_Init+0x9c>)
 801aace:	f7ef fd77 	bl	800a5c0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 801aad2:	f44f 72ba 	mov.w	r2, #372	; 0x174
 801aad6:	2101      	movs	r1, #1
 801aad8:	4803      	ldr	r0, [pc, #12]	; (801aae8 <USBD_LL_Init+0x9c>)
 801aada:	f7ef fd71 	bl	800a5c0 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 801aade:	2300      	movs	r3, #0
}
 801aae0:	4618      	mov	r0, r3
 801aae2:	3708      	adds	r7, #8
 801aae4:	46bd      	mov	sp, r7
 801aae6:	bd80      	pop	{r7, pc}
 801aae8:	24002db8 	.word	0x24002db8
 801aaec:	40040000 	.word	0x40040000

0801aaf0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801aaf0:	b580      	push	{r7, lr}
 801aaf2:	b084      	sub	sp, #16
 801aaf4:	af00      	add	r7, sp, #0
 801aaf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801aaf8:	2300      	movs	r3, #0
 801aafa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801aafc:	2300      	movs	r3, #0
 801aafe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 801ab00:	687b      	ldr	r3, [r7, #4]
 801ab02:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801ab06:	4618      	mov	r0, r3
 801ab08:	f7ee fc4d 	bl	80093a6 <HAL_PCD_Start>
 801ab0c:	4603      	mov	r3, r0
 801ab0e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801ab10:	7bfb      	ldrb	r3, [r7, #15]
 801ab12:	4618      	mov	r0, r3
 801ab14:	f000 f942 	bl	801ad9c <USBD_Get_USB_Status>
 801ab18:	4603      	mov	r3, r0
 801ab1a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801ab1c:	7bbb      	ldrb	r3, [r7, #14]
}
 801ab1e:	4618      	mov	r0, r3
 801ab20:	3710      	adds	r7, #16
 801ab22:	46bd      	mov	sp, r7
 801ab24:	bd80      	pop	{r7, pc}

0801ab26 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801ab26:	b580      	push	{r7, lr}
 801ab28:	b084      	sub	sp, #16
 801ab2a:	af00      	add	r7, sp, #0
 801ab2c:	6078      	str	r0, [r7, #4]
 801ab2e:	4608      	mov	r0, r1
 801ab30:	4611      	mov	r1, r2
 801ab32:	461a      	mov	r2, r3
 801ab34:	4603      	mov	r3, r0
 801ab36:	70fb      	strb	r3, [r7, #3]
 801ab38:	460b      	mov	r3, r1
 801ab3a:	70bb      	strb	r3, [r7, #2]
 801ab3c:	4613      	mov	r3, r2
 801ab3e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801ab40:	2300      	movs	r3, #0
 801ab42:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801ab44:	2300      	movs	r3, #0
 801ab46:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801ab48:	687b      	ldr	r3, [r7, #4]
 801ab4a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801ab4e:	78bb      	ldrb	r3, [r7, #2]
 801ab50:	883a      	ldrh	r2, [r7, #0]
 801ab52:	78f9      	ldrb	r1, [r7, #3]
 801ab54:	f7ef f94d 	bl	8009df2 <HAL_PCD_EP_Open>
 801ab58:	4603      	mov	r3, r0
 801ab5a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801ab5c:	7bfb      	ldrb	r3, [r7, #15]
 801ab5e:	4618      	mov	r0, r3
 801ab60:	f000 f91c 	bl	801ad9c <USBD_Get_USB_Status>
 801ab64:	4603      	mov	r3, r0
 801ab66:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801ab68:	7bbb      	ldrb	r3, [r7, #14]
}
 801ab6a:	4618      	mov	r0, r3
 801ab6c:	3710      	adds	r7, #16
 801ab6e:	46bd      	mov	sp, r7
 801ab70:	bd80      	pop	{r7, pc}

0801ab72 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801ab72:	b580      	push	{r7, lr}
 801ab74:	b084      	sub	sp, #16
 801ab76:	af00      	add	r7, sp, #0
 801ab78:	6078      	str	r0, [r7, #4]
 801ab7a:	460b      	mov	r3, r1
 801ab7c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801ab7e:	2300      	movs	r3, #0
 801ab80:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801ab82:	2300      	movs	r3, #0
 801ab84:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801ab86:	687b      	ldr	r3, [r7, #4]
 801ab88:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801ab8c:	78fa      	ldrb	r2, [r7, #3]
 801ab8e:	4611      	mov	r1, r2
 801ab90:	4618      	mov	r0, r3
 801ab92:	f7ef f996 	bl	8009ec2 <HAL_PCD_EP_Close>
 801ab96:	4603      	mov	r3, r0
 801ab98:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801ab9a:	7bfb      	ldrb	r3, [r7, #15]
 801ab9c:	4618      	mov	r0, r3
 801ab9e:	f000 f8fd 	bl	801ad9c <USBD_Get_USB_Status>
 801aba2:	4603      	mov	r3, r0
 801aba4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801aba6:	7bbb      	ldrb	r3, [r7, #14]
}
 801aba8:	4618      	mov	r0, r3
 801abaa:	3710      	adds	r7, #16
 801abac:	46bd      	mov	sp, r7
 801abae:	bd80      	pop	{r7, pc}

0801abb0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801abb0:	b580      	push	{r7, lr}
 801abb2:	b084      	sub	sp, #16
 801abb4:	af00      	add	r7, sp, #0
 801abb6:	6078      	str	r0, [r7, #4]
 801abb8:	460b      	mov	r3, r1
 801abba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801abbc:	2300      	movs	r3, #0
 801abbe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801abc0:	2300      	movs	r3, #0
 801abc2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801abc4:	687b      	ldr	r3, [r7, #4]
 801abc6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801abca:	78fa      	ldrb	r2, [r7, #3]
 801abcc:	4611      	mov	r1, r2
 801abce:	4618      	mov	r0, r3
 801abd0:	f7ef fa50 	bl	800a074 <HAL_PCD_EP_SetStall>
 801abd4:	4603      	mov	r3, r0
 801abd6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801abd8:	7bfb      	ldrb	r3, [r7, #15]
 801abda:	4618      	mov	r0, r3
 801abdc:	f000 f8de 	bl	801ad9c <USBD_Get_USB_Status>
 801abe0:	4603      	mov	r3, r0
 801abe2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801abe4:	7bbb      	ldrb	r3, [r7, #14]
}
 801abe6:	4618      	mov	r0, r3
 801abe8:	3710      	adds	r7, #16
 801abea:	46bd      	mov	sp, r7
 801abec:	bd80      	pop	{r7, pc}

0801abee <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801abee:	b580      	push	{r7, lr}
 801abf0:	b084      	sub	sp, #16
 801abf2:	af00      	add	r7, sp, #0
 801abf4:	6078      	str	r0, [r7, #4]
 801abf6:	460b      	mov	r3, r1
 801abf8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801abfa:	2300      	movs	r3, #0
 801abfc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801abfe:	2300      	movs	r3, #0
 801ac00:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801ac02:	687b      	ldr	r3, [r7, #4]
 801ac04:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801ac08:	78fa      	ldrb	r2, [r7, #3]
 801ac0a:	4611      	mov	r1, r2
 801ac0c:	4618      	mov	r0, r3
 801ac0e:	f7ef fa95 	bl	800a13c <HAL_PCD_EP_ClrStall>
 801ac12:	4603      	mov	r3, r0
 801ac14:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801ac16:	7bfb      	ldrb	r3, [r7, #15]
 801ac18:	4618      	mov	r0, r3
 801ac1a:	f000 f8bf 	bl	801ad9c <USBD_Get_USB_Status>
 801ac1e:	4603      	mov	r3, r0
 801ac20:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801ac22:	7bbb      	ldrb	r3, [r7, #14]
}
 801ac24:	4618      	mov	r0, r3
 801ac26:	3710      	adds	r7, #16
 801ac28:	46bd      	mov	sp, r7
 801ac2a:	bd80      	pop	{r7, pc}

0801ac2c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801ac2c:	b480      	push	{r7}
 801ac2e:	b085      	sub	sp, #20
 801ac30:	af00      	add	r7, sp, #0
 801ac32:	6078      	str	r0, [r7, #4]
 801ac34:	460b      	mov	r3, r1
 801ac36:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801ac38:	687b      	ldr	r3, [r7, #4]
 801ac3a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801ac3e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801ac40:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801ac44:	2b00      	cmp	r3, #0
 801ac46:	da0b      	bge.n	801ac60 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801ac48:	78fb      	ldrb	r3, [r7, #3]
 801ac4a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801ac4e:	68f9      	ldr	r1, [r7, #12]
 801ac50:	4613      	mov	r3, r2
 801ac52:	00db      	lsls	r3, r3, #3
 801ac54:	4413      	add	r3, r2
 801ac56:	009b      	lsls	r3, r3, #2
 801ac58:	440b      	add	r3, r1
 801ac5a:	333e      	adds	r3, #62	; 0x3e
 801ac5c:	781b      	ldrb	r3, [r3, #0]
 801ac5e:	e00b      	b.n	801ac78 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801ac60:	78fb      	ldrb	r3, [r7, #3]
 801ac62:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801ac66:	68f9      	ldr	r1, [r7, #12]
 801ac68:	4613      	mov	r3, r2
 801ac6a:	00db      	lsls	r3, r3, #3
 801ac6c:	4413      	add	r3, r2
 801ac6e:	009b      	lsls	r3, r3, #2
 801ac70:	440b      	add	r3, r1
 801ac72:	f203 237e 	addw	r3, r3, #638	; 0x27e
 801ac76:	781b      	ldrb	r3, [r3, #0]
  }
}
 801ac78:	4618      	mov	r0, r3
 801ac7a:	3714      	adds	r7, #20
 801ac7c:	46bd      	mov	sp, r7
 801ac7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ac82:	4770      	bx	lr

0801ac84 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801ac84:	b580      	push	{r7, lr}
 801ac86:	b084      	sub	sp, #16
 801ac88:	af00      	add	r7, sp, #0
 801ac8a:	6078      	str	r0, [r7, #4]
 801ac8c:	460b      	mov	r3, r1
 801ac8e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801ac90:	2300      	movs	r3, #0
 801ac92:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801ac94:	2300      	movs	r3, #0
 801ac96:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801ac98:	687b      	ldr	r3, [r7, #4]
 801ac9a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801ac9e:	78fa      	ldrb	r2, [r7, #3]
 801aca0:	4611      	mov	r1, r2
 801aca2:	4618      	mov	r0, r3
 801aca4:	f7ef f880 	bl	8009da8 <HAL_PCD_SetAddress>
 801aca8:	4603      	mov	r3, r0
 801acaa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801acac:	7bfb      	ldrb	r3, [r7, #15]
 801acae:	4618      	mov	r0, r3
 801acb0:	f000 f874 	bl	801ad9c <USBD_Get_USB_Status>
 801acb4:	4603      	mov	r3, r0
 801acb6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801acb8:	7bbb      	ldrb	r3, [r7, #14]
}
 801acba:	4618      	mov	r0, r3
 801acbc:	3710      	adds	r7, #16
 801acbe:	46bd      	mov	sp, r7
 801acc0:	bd80      	pop	{r7, pc}

0801acc2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801acc2:	b580      	push	{r7, lr}
 801acc4:	b086      	sub	sp, #24
 801acc6:	af00      	add	r7, sp, #0
 801acc8:	60f8      	str	r0, [r7, #12]
 801acca:	607a      	str	r2, [r7, #4]
 801accc:	603b      	str	r3, [r7, #0]
 801acce:	460b      	mov	r3, r1
 801acd0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801acd2:	2300      	movs	r3, #0
 801acd4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801acd6:	2300      	movs	r3, #0
 801acd8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801acda:	68fb      	ldr	r3, [r7, #12]
 801acdc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801ace0:	7af9      	ldrb	r1, [r7, #11]
 801ace2:	683b      	ldr	r3, [r7, #0]
 801ace4:	687a      	ldr	r2, [r7, #4]
 801ace6:	f7ef f98a 	bl	8009ffe <HAL_PCD_EP_Transmit>
 801acea:	4603      	mov	r3, r0
 801acec:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801acee:	7dfb      	ldrb	r3, [r7, #23]
 801acf0:	4618      	mov	r0, r3
 801acf2:	f000 f853 	bl	801ad9c <USBD_Get_USB_Status>
 801acf6:	4603      	mov	r3, r0
 801acf8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801acfa:	7dbb      	ldrb	r3, [r7, #22]
}
 801acfc:	4618      	mov	r0, r3
 801acfe:	3718      	adds	r7, #24
 801ad00:	46bd      	mov	sp, r7
 801ad02:	bd80      	pop	{r7, pc}

0801ad04 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801ad04:	b580      	push	{r7, lr}
 801ad06:	b086      	sub	sp, #24
 801ad08:	af00      	add	r7, sp, #0
 801ad0a:	60f8      	str	r0, [r7, #12]
 801ad0c:	607a      	str	r2, [r7, #4]
 801ad0e:	603b      	str	r3, [r7, #0]
 801ad10:	460b      	mov	r3, r1
 801ad12:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801ad14:	2300      	movs	r3, #0
 801ad16:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801ad18:	2300      	movs	r3, #0
 801ad1a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801ad1c:	68fb      	ldr	r3, [r7, #12]
 801ad1e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801ad22:	7af9      	ldrb	r1, [r7, #11]
 801ad24:	683b      	ldr	r3, [r7, #0]
 801ad26:	687a      	ldr	r2, [r7, #4]
 801ad28:	f7ef f915 	bl	8009f56 <HAL_PCD_EP_Receive>
 801ad2c:	4603      	mov	r3, r0
 801ad2e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801ad30:	7dfb      	ldrb	r3, [r7, #23]
 801ad32:	4618      	mov	r0, r3
 801ad34:	f000 f832 	bl	801ad9c <USBD_Get_USB_Status>
 801ad38:	4603      	mov	r3, r0
 801ad3a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801ad3c:	7dbb      	ldrb	r3, [r7, #22]
}
 801ad3e:	4618      	mov	r0, r3
 801ad40:	3718      	adds	r7, #24
 801ad42:	46bd      	mov	sp, r7
 801ad44:	bd80      	pop	{r7, pc}

0801ad46 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801ad46:	b580      	push	{r7, lr}
 801ad48:	b082      	sub	sp, #8
 801ad4a:	af00      	add	r7, sp, #0
 801ad4c:	6078      	str	r0, [r7, #4]
 801ad4e:	460b      	mov	r3, r1
 801ad50:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801ad52:	687b      	ldr	r3, [r7, #4]
 801ad54:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801ad58:	78fa      	ldrb	r2, [r7, #3]
 801ad5a:	4611      	mov	r1, r2
 801ad5c:	4618      	mov	r0, r3
 801ad5e:	f7ef f936 	bl	8009fce <HAL_PCD_EP_GetRxCount>
 801ad62:	4603      	mov	r3, r0
}
 801ad64:	4618      	mov	r0, r3
 801ad66:	3708      	adds	r7, #8
 801ad68:	46bd      	mov	sp, r7
 801ad6a:	bd80      	pop	{r7, pc}

0801ad6c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 801ad6c:	b480      	push	{r7}
 801ad6e:	b083      	sub	sp, #12
 801ad70:	af00      	add	r7, sp, #0
 801ad72:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 801ad74:	4b03      	ldr	r3, [pc, #12]	; (801ad84 <USBD_static_malloc+0x18>)
}
 801ad76:	4618      	mov	r0, r3
 801ad78:	370c      	adds	r7, #12
 801ad7a:	46bd      	mov	sp, r7
 801ad7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad80:	4770      	bx	lr
 801ad82:	bf00      	nop
 801ad84:	240032c4 	.word	0x240032c4

0801ad88 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 801ad88:	b480      	push	{r7}
 801ad8a:	b083      	sub	sp, #12
 801ad8c:	af00      	add	r7, sp, #0
 801ad8e:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 801ad90:	bf00      	nop
 801ad92:	370c      	adds	r7, #12
 801ad94:	46bd      	mov	sp, r7
 801ad96:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad9a:	4770      	bx	lr

0801ad9c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801ad9c:	b480      	push	{r7}
 801ad9e:	b085      	sub	sp, #20
 801ada0:	af00      	add	r7, sp, #0
 801ada2:	4603      	mov	r3, r0
 801ada4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801ada6:	2300      	movs	r3, #0
 801ada8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801adaa:	79fb      	ldrb	r3, [r7, #7]
 801adac:	2b03      	cmp	r3, #3
 801adae:	d817      	bhi.n	801ade0 <USBD_Get_USB_Status+0x44>
 801adb0:	a201      	add	r2, pc, #4	; (adr r2, 801adb8 <USBD_Get_USB_Status+0x1c>)
 801adb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801adb6:	bf00      	nop
 801adb8:	0801adc9 	.word	0x0801adc9
 801adbc:	0801adcf 	.word	0x0801adcf
 801adc0:	0801add5 	.word	0x0801add5
 801adc4:	0801addb 	.word	0x0801addb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801adc8:	2300      	movs	r3, #0
 801adca:	73fb      	strb	r3, [r7, #15]
    break;
 801adcc:	e00b      	b.n	801ade6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801adce:	2303      	movs	r3, #3
 801add0:	73fb      	strb	r3, [r7, #15]
    break;
 801add2:	e008      	b.n	801ade6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801add4:	2301      	movs	r3, #1
 801add6:	73fb      	strb	r3, [r7, #15]
    break;
 801add8:	e005      	b.n	801ade6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801adda:	2303      	movs	r3, #3
 801addc:	73fb      	strb	r3, [r7, #15]
    break;
 801adde:	e002      	b.n	801ade6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801ade0:	2303      	movs	r3, #3
 801ade2:	73fb      	strb	r3, [r7, #15]
    break;
 801ade4:	bf00      	nop
  }
  return usb_status;
 801ade6:	7bfb      	ldrb	r3, [r7, #15]
}
 801ade8:	4618      	mov	r0, r3
 801adea:	3714      	adds	r7, #20
 801adec:	46bd      	mov	sp, r7
 801adee:	f85d 7b04 	ldr.w	r7, [sp], #4
 801adf2:	4770      	bx	lr

0801adf4 <__cvt>:
 801adf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 801adf6:	ed2d 8b02 	vpush	{d8}
 801adfa:	eeb0 8b40 	vmov.f64	d8, d0
 801adfe:	b085      	sub	sp, #20
 801ae00:	4617      	mov	r7, r2
 801ae02:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801ae04:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801ae06:	ee18 2a90 	vmov	r2, s17
 801ae0a:	f025 0520 	bic.w	r5, r5, #32
 801ae0e:	2a00      	cmp	r2, #0
 801ae10:	bfb6      	itet	lt
 801ae12:	222d      	movlt	r2, #45	; 0x2d
 801ae14:	2200      	movge	r2, #0
 801ae16:	eeb1 8b40 	vneglt.f64	d8, d0
 801ae1a:	2d46      	cmp	r5, #70	; 0x46
 801ae1c:	460c      	mov	r4, r1
 801ae1e:	701a      	strb	r2, [r3, #0]
 801ae20:	d004      	beq.n	801ae2c <__cvt+0x38>
 801ae22:	2d45      	cmp	r5, #69	; 0x45
 801ae24:	d100      	bne.n	801ae28 <__cvt+0x34>
 801ae26:	3401      	adds	r4, #1
 801ae28:	2102      	movs	r1, #2
 801ae2a:	e000      	b.n	801ae2e <__cvt+0x3a>
 801ae2c:	2103      	movs	r1, #3
 801ae2e:	ab03      	add	r3, sp, #12
 801ae30:	9301      	str	r3, [sp, #4]
 801ae32:	ab02      	add	r3, sp, #8
 801ae34:	9300      	str	r3, [sp, #0]
 801ae36:	4622      	mov	r2, r4
 801ae38:	4633      	mov	r3, r6
 801ae3a:	eeb0 0b48 	vmov.f64	d0, d8
 801ae3e:	f001 f893 	bl	801bf68 <_dtoa_r>
 801ae42:	2d47      	cmp	r5, #71	; 0x47
 801ae44:	d101      	bne.n	801ae4a <__cvt+0x56>
 801ae46:	07fb      	lsls	r3, r7, #31
 801ae48:	d51a      	bpl.n	801ae80 <__cvt+0x8c>
 801ae4a:	2d46      	cmp	r5, #70	; 0x46
 801ae4c:	eb00 0204 	add.w	r2, r0, r4
 801ae50:	d10c      	bne.n	801ae6c <__cvt+0x78>
 801ae52:	7803      	ldrb	r3, [r0, #0]
 801ae54:	2b30      	cmp	r3, #48	; 0x30
 801ae56:	d107      	bne.n	801ae68 <__cvt+0x74>
 801ae58:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801ae5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ae60:	bf1c      	itt	ne
 801ae62:	f1c4 0401 	rsbne	r4, r4, #1
 801ae66:	6034      	strne	r4, [r6, #0]
 801ae68:	6833      	ldr	r3, [r6, #0]
 801ae6a:	441a      	add	r2, r3
 801ae6c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801ae70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ae74:	bf08      	it	eq
 801ae76:	9203      	streq	r2, [sp, #12]
 801ae78:	2130      	movs	r1, #48	; 0x30
 801ae7a:	9b03      	ldr	r3, [sp, #12]
 801ae7c:	4293      	cmp	r3, r2
 801ae7e:	d307      	bcc.n	801ae90 <__cvt+0x9c>
 801ae80:	9b03      	ldr	r3, [sp, #12]
 801ae82:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801ae84:	1a1b      	subs	r3, r3, r0
 801ae86:	6013      	str	r3, [r2, #0]
 801ae88:	b005      	add	sp, #20
 801ae8a:	ecbd 8b02 	vpop	{d8}
 801ae8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ae90:	1c5c      	adds	r4, r3, #1
 801ae92:	9403      	str	r4, [sp, #12]
 801ae94:	7019      	strb	r1, [r3, #0]
 801ae96:	e7f0      	b.n	801ae7a <__cvt+0x86>

0801ae98 <__exponent>:
 801ae98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801ae9a:	4603      	mov	r3, r0
 801ae9c:	2900      	cmp	r1, #0
 801ae9e:	bfb8      	it	lt
 801aea0:	4249      	neglt	r1, r1
 801aea2:	f803 2b02 	strb.w	r2, [r3], #2
 801aea6:	bfb4      	ite	lt
 801aea8:	222d      	movlt	r2, #45	; 0x2d
 801aeaa:	222b      	movge	r2, #43	; 0x2b
 801aeac:	2909      	cmp	r1, #9
 801aeae:	7042      	strb	r2, [r0, #1]
 801aeb0:	dd2a      	ble.n	801af08 <__exponent+0x70>
 801aeb2:	f10d 0207 	add.w	r2, sp, #7
 801aeb6:	4617      	mov	r7, r2
 801aeb8:	260a      	movs	r6, #10
 801aeba:	4694      	mov	ip, r2
 801aebc:	fb91 f5f6 	sdiv	r5, r1, r6
 801aec0:	fb06 1415 	mls	r4, r6, r5, r1
 801aec4:	3430      	adds	r4, #48	; 0x30
 801aec6:	f80c 4c01 	strb.w	r4, [ip, #-1]
 801aeca:	460c      	mov	r4, r1
 801aecc:	2c63      	cmp	r4, #99	; 0x63
 801aece:	f102 32ff 	add.w	r2, r2, #4294967295
 801aed2:	4629      	mov	r1, r5
 801aed4:	dcf1      	bgt.n	801aeba <__exponent+0x22>
 801aed6:	3130      	adds	r1, #48	; 0x30
 801aed8:	f1ac 0402 	sub.w	r4, ip, #2
 801aedc:	f802 1c01 	strb.w	r1, [r2, #-1]
 801aee0:	1c41      	adds	r1, r0, #1
 801aee2:	4622      	mov	r2, r4
 801aee4:	42ba      	cmp	r2, r7
 801aee6:	d30a      	bcc.n	801aefe <__exponent+0x66>
 801aee8:	f10d 0209 	add.w	r2, sp, #9
 801aeec:	eba2 020c 	sub.w	r2, r2, ip
 801aef0:	42bc      	cmp	r4, r7
 801aef2:	bf88      	it	hi
 801aef4:	2200      	movhi	r2, #0
 801aef6:	4413      	add	r3, r2
 801aef8:	1a18      	subs	r0, r3, r0
 801aefa:	b003      	add	sp, #12
 801aefc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801aefe:	f812 5b01 	ldrb.w	r5, [r2], #1
 801af02:	f801 5f01 	strb.w	r5, [r1, #1]!
 801af06:	e7ed      	b.n	801aee4 <__exponent+0x4c>
 801af08:	2330      	movs	r3, #48	; 0x30
 801af0a:	3130      	adds	r1, #48	; 0x30
 801af0c:	7083      	strb	r3, [r0, #2]
 801af0e:	70c1      	strb	r1, [r0, #3]
 801af10:	1d03      	adds	r3, r0, #4
 801af12:	e7f1      	b.n	801aef8 <__exponent+0x60>
 801af14:	0000      	movs	r0, r0
	...

0801af18 <_printf_float>:
 801af18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801af1c:	b08b      	sub	sp, #44	; 0x2c
 801af1e:	460c      	mov	r4, r1
 801af20:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 801af24:	4616      	mov	r6, r2
 801af26:	461f      	mov	r7, r3
 801af28:	4605      	mov	r5, r0
 801af2a:	f000 feff 	bl	801bd2c <_localeconv_r>
 801af2e:	f8d0 b000 	ldr.w	fp, [r0]
 801af32:	4658      	mov	r0, fp
 801af34:	f7e5 fa4c 	bl	80003d0 <strlen>
 801af38:	2300      	movs	r3, #0
 801af3a:	9308      	str	r3, [sp, #32]
 801af3c:	f8d8 3000 	ldr.w	r3, [r8]
 801af40:	f894 9018 	ldrb.w	r9, [r4, #24]
 801af44:	6822      	ldr	r2, [r4, #0]
 801af46:	3307      	adds	r3, #7
 801af48:	f023 0307 	bic.w	r3, r3, #7
 801af4c:	f103 0108 	add.w	r1, r3, #8
 801af50:	f8c8 1000 	str.w	r1, [r8]
 801af54:	ed93 0b00 	vldr	d0, [r3]
 801af58:	ed9f 6b97 	vldr	d6, [pc, #604]	; 801b1b8 <_printf_float+0x2a0>
 801af5c:	eeb0 7bc0 	vabs.f64	d7, d0
 801af60:	eeb4 7b46 	vcmp.f64	d7, d6
 801af64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801af68:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 801af6c:	4682      	mov	sl, r0
 801af6e:	dd24      	ble.n	801afba <_printf_float+0xa2>
 801af70:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801af74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801af78:	d502      	bpl.n	801af80 <_printf_float+0x68>
 801af7a:	232d      	movs	r3, #45	; 0x2d
 801af7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801af80:	498f      	ldr	r1, [pc, #572]	; (801b1c0 <_printf_float+0x2a8>)
 801af82:	4b90      	ldr	r3, [pc, #576]	; (801b1c4 <_printf_float+0x2ac>)
 801af84:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801af88:	bf94      	ite	ls
 801af8a:	4688      	movls	r8, r1
 801af8c:	4698      	movhi	r8, r3
 801af8e:	2303      	movs	r3, #3
 801af90:	6123      	str	r3, [r4, #16]
 801af92:	f022 0204 	bic.w	r2, r2, #4
 801af96:	2300      	movs	r3, #0
 801af98:	6022      	str	r2, [r4, #0]
 801af9a:	9304      	str	r3, [sp, #16]
 801af9c:	9700      	str	r7, [sp, #0]
 801af9e:	4633      	mov	r3, r6
 801afa0:	aa09      	add	r2, sp, #36	; 0x24
 801afa2:	4621      	mov	r1, r4
 801afa4:	4628      	mov	r0, r5
 801afa6:	f000 f9d1 	bl	801b34c <_printf_common>
 801afaa:	3001      	adds	r0, #1
 801afac:	f040 808a 	bne.w	801b0c4 <_printf_float+0x1ac>
 801afb0:	f04f 30ff 	mov.w	r0, #4294967295
 801afb4:	b00b      	add	sp, #44	; 0x2c
 801afb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801afba:	eeb4 0b40 	vcmp.f64	d0, d0
 801afbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801afc2:	d709      	bvc.n	801afd8 <_printf_float+0xc0>
 801afc4:	ee10 3a90 	vmov	r3, s1
 801afc8:	2b00      	cmp	r3, #0
 801afca:	bfbc      	itt	lt
 801afcc:	232d      	movlt	r3, #45	; 0x2d
 801afce:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801afd2:	497d      	ldr	r1, [pc, #500]	; (801b1c8 <_printf_float+0x2b0>)
 801afd4:	4b7d      	ldr	r3, [pc, #500]	; (801b1cc <_printf_float+0x2b4>)
 801afd6:	e7d5      	b.n	801af84 <_printf_float+0x6c>
 801afd8:	6863      	ldr	r3, [r4, #4]
 801afda:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 801afde:	9104      	str	r1, [sp, #16]
 801afe0:	1c59      	adds	r1, r3, #1
 801afe2:	d13c      	bne.n	801b05e <_printf_float+0x146>
 801afe4:	2306      	movs	r3, #6
 801afe6:	6063      	str	r3, [r4, #4]
 801afe8:	2300      	movs	r3, #0
 801afea:	9303      	str	r3, [sp, #12]
 801afec:	ab08      	add	r3, sp, #32
 801afee:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801aff2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801aff6:	ab07      	add	r3, sp, #28
 801aff8:	6861      	ldr	r1, [r4, #4]
 801affa:	9300      	str	r3, [sp, #0]
 801affc:	6022      	str	r2, [r4, #0]
 801affe:	f10d 031b 	add.w	r3, sp, #27
 801b002:	4628      	mov	r0, r5
 801b004:	f7ff fef6 	bl	801adf4 <__cvt>
 801b008:	9b04      	ldr	r3, [sp, #16]
 801b00a:	9907      	ldr	r1, [sp, #28]
 801b00c:	2b47      	cmp	r3, #71	; 0x47
 801b00e:	4680      	mov	r8, r0
 801b010:	d108      	bne.n	801b024 <_printf_float+0x10c>
 801b012:	1cc8      	adds	r0, r1, #3
 801b014:	db02      	blt.n	801b01c <_printf_float+0x104>
 801b016:	6863      	ldr	r3, [r4, #4]
 801b018:	4299      	cmp	r1, r3
 801b01a:	dd41      	ble.n	801b0a0 <_printf_float+0x188>
 801b01c:	f1a9 0902 	sub.w	r9, r9, #2
 801b020:	fa5f f989 	uxtb.w	r9, r9
 801b024:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801b028:	d820      	bhi.n	801b06c <_printf_float+0x154>
 801b02a:	3901      	subs	r1, #1
 801b02c:	464a      	mov	r2, r9
 801b02e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801b032:	9107      	str	r1, [sp, #28]
 801b034:	f7ff ff30 	bl	801ae98 <__exponent>
 801b038:	9a08      	ldr	r2, [sp, #32]
 801b03a:	9004      	str	r0, [sp, #16]
 801b03c:	1813      	adds	r3, r2, r0
 801b03e:	2a01      	cmp	r2, #1
 801b040:	6123      	str	r3, [r4, #16]
 801b042:	dc02      	bgt.n	801b04a <_printf_float+0x132>
 801b044:	6822      	ldr	r2, [r4, #0]
 801b046:	07d2      	lsls	r2, r2, #31
 801b048:	d501      	bpl.n	801b04e <_printf_float+0x136>
 801b04a:	3301      	adds	r3, #1
 801b04c:	6123      	str	r3, [r4, #16]
 801b04e:	f89d 301b 	ldrb.w	r3, [sp, #27]
 801b052:	2b00      	cmp	r3, #0
 801b054:	d0a2      	beq.n	801af9c <_printf_float+0x84>
 801b056:	232d      	movs	r3, #45	; 0x2d
 801b058:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b05c:	e79e      	b.n	801af9c <_printf_float+0x84>
 801b05e:	9904      	ldr	r1, [sp, #16]
 801b060:	2947      	cmp	r1, #71	; 0x47
 801b062:	d1c1      	bne.n	801afe8 <_printf_float+0xd0>
 801b064:	2b00      	cmp	r3, #0
 801b066:	d1bf      	bne.n	801afe8 <_printf_float+0xd0>
 801b068:	2301      	movs	r3, #1
 801b06a:	e7bc      	b.n	801afe6 <_printf_float+0xce>
 801b06c:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 801b070:	d118      	bne.n	801b0a4 <_printf_float+0x18c>
 801b072:	2900      	cmp	r1, #0
 801b074:	6863      	ldr	r3, [r4, #4]
 801b076:	dd0b      	ble.n	801b090 <_printf_float+0x178>
 801b078:	6121      	str	r1, [r4, #16]
 801b07a:	b913      	cbnz	r3, 801b082 <_printf_float+0x16a>
 801b07c:	6822      	ldr	r2, [r4, #0]
 801b07e:	07d0      	lsls	r0, r2, #31
 801b080:	d502      	bpl.n	801b088 <_printf_float+0x170>
 801b082:	3301      	adds	r3, #1
 801b084:	440b      	add	r3, r1
 801b086:	6123      	str	r3, [r4, #16]
 801b088:	2300      	movs	r3, #0
 801b08a:	65a1      	str	r1, [r4, #88]	; 0x58
 801b08c:	9304      	str	r3, [sp, #16]
 801b08e:	e7de      	b.n	801b04e <_printf_float+0x136>
 801b090:	b913      	cbnz	r3, 801b098 <_printf_float+0x180>
 801b092:	6822      	ldr	r2, [r4, #0]
 801b094:	07d2      	lsls	r2, r2, #31
 801b096:	d501      	bpl.n	801b09c <_printf_float+0x184>
 801b098:	3302      	adds	r3, #2
 801b09a:	e7f4      	b.n	801b086 <_printf_float+0x16e>
 801b09c:	2301      	movs	r3, #1
 801b09e:	e7f2      	b.n	801b086 <_printf_float+0x16e>
 801b0a0:	f04f 0967 	mov.w	r9, #103	; 0x67
 801b0a4:	9b08      	ldr	r3, [sp, #32]
 801b0a6:	4299      	cmp	r1, r3
 801b0a8:	db05      	blt.n	801b0b6 <_printf_float+0x19e>
 801b0aa:	6823      	ldr	r3, [r4, #0]
 801b0ac:	6121      	str	r1, [r4, #16]
 801b0ae:	07d8      	lsls	r0, r3, #31
 801b0b0:	d5ea      	bpl.n	801b088 <_printf_float+0x170>
 801b0b2:	1c4b      	adds	r3, r1, #1
 801b0b4:	e7e7      	b.n	801b086 <_printf_float+0x16e>
 801b0b6:	2900      	cmp	r1, #0
 801b0b8:	bfd4      	ite	le
 801b0ba:	f1c1 0202 	rsble	r2, r1, #2
 801b0be:	2201      	movgt	r2, #1
 801b0c0:	4413      	add	r3, r2
 801b0c2:	e7e0      	b.n	801b086 <_printf_float+0x16e>
 801b0c4:	6823      	ldr	r3, [r4, #0]
 801b0c6:	055a      	lsls	r2, r3, #21
 801b0c8:	d407      	bmi.n	801b0da <_printf_float+0x1c2>
 801b0ca:	6923      	ldr	r3, [r4, #16]
 801b0cc:	4642      	mov	r2, r8
 801b0ce:	4631      	mov	r1, r6
 801b0d0:	4628      	mov	r0, r5
 801b0d2:	47b8      	blx	r7
 801b0d4:	3001      	adds	r0, #1
 801b0d6:	d12a      	bne.n	801b12e <_printf_float+0x216>
 801b0d8:	e76a      	b.n	801afb0 <_printf_float+0x98>
 801b0da:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801b0de:	f240 80e0 	bls.w	801b2a2 <_printf_float+0x38a>
 801b0e2:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801b0e6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801b0ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b0ee:	d133      	bne.n	801b158 <_printf_float+0x240>
 801b0f0:	4a37      	ldr	r2, [pc, #220]	; (801b1d0 <_printf_float+0x2b8>)
 801b0f2:	2301      	movs	r3, #1
 801b0f4:	4631      	mov	r1, r6
 801b0f6:	4628      	mov	r0, r5
 801b0f8:	47b8      	blx	r7
 801b0fa:	3001      	adds	r0, #1
 801b0fc:	f43f af58 	beq.w	801afb0 <_printf_float+0x98>
 801b100:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801b104:	429a      	cmp	r2, r3
 801b106:	db02      	blt.n	801b10e <_printf_float+0x1f6>
 801b108:	6823      	ldr	r3, [r4, #0]
 801b10a:	07d8      	lsls	r0, r3, #31
 801b10c:	d50f      	bpl.n	801b12e <_printf_float+0x216>
 801b10e:	4653      	mov	r3, sl
 801b110:	465a      	mov	r2, fp
 801b112:	4631      	mov	r1, r6
 801b114:	4628      	mov	r0, r5
 801b116:	47b8      	blx	r7
 801b118:	3001      	adds	r0, #1
 801b11a:	f43f af49 	beq.w	801afb0 <_printf_float+0x98>
 801b11e:	f04f 0800 	mov.w	r8, #0
 801b122:	f104 091a 	add.w	r9, r4, #26
 801b126:	9b08      	ldr	r3, [sp, #32]
 801b128:	3b01      	subs	r3, #1
 801b12a:	4543      	cmp	r3, r8
 801b12c:	dc09      	bgt.n	801b142 <_printf_float+0x22a>
 801b12e:	6823      	ldr	r3, [r4, #0]
 801b130:	079b      	lsls	r3, r3, #30
 801b132:	f100 8106 	bmi.w	801b342 <_printf_float+0x42a>
 801b136:	68e0      	ldr	r0, [r4, #12]
 801b138:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b13a:	4298      	cmp	r0, r3
 801b13c:	bfb8      	it	lt
 801b13e:	4618      	movlt	r0, r3
 801b140:	e738      	b.n	801afb4 <_printf_float+0x9c>
 801b142:	2301      	movs	r3, #1
 801b144:	464a      	mov	r2, r9
 801b146:	4631      	mov	r1, r6
 801b148:	4628      	mov	r0, r5
 801b14a:	47b8      	blx	r7
 801b14c:	3001      	adds	r0, #1
 801b14e:	f43f af2f 	beq.w	801afb0 <_printf_float+0x98>
 801b152:	f108 0801 	add.w	r8, r8, #1
 801b156:	e7e6      	b.n	801b126 <_printf_float+0x20e>
 801b158:	9b07      	ldr	r3, [sp, #28]
 801b15a:	2b00      	cmp	r3, #0
 801b15c:	dc3a      	bgt.n	801b1d4 <_printf_float+0x2bc>
 801b15e:	4a1c      	ldr	r2, [pc, #112]	; (801b1d0 <_printf_float+0x2b8>)
 801b160:	2301      	movs	r3, #1
 801b162:	4631      	mov	r1, r6
 801b164:	4628      	mov	r0, r5
 801b166:	47b8      	blx	r7
 801b168:	3001      	adds	r0, #1
 801b16a:	f43f af21 	beq.w	801afb0 <_printf_float+0x98>
 801b16e:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 801b172:	4313      	orrs	r3, r2
 801b174:	d102      	bne.n	801b17c <_printf_float+0x264>
 801b176:	6823      	ldr	r3, [r4, #0]
 801b178:	07d9      	lsls	r1, r3, #31
 801b17a:	d5d8      	bpl.n	801b12e <_printf_float+0x216>
 801b17c:	4653      	mov	r3, sl
 801b17e:	465a      	mov	r2, fp
 801b180:	4631      	mov	r1, r6
 801b182:	4628      	mov	r0, r5
 801b184:	47b8      	blx	r7
 801b186:	3001      	adds	r0, #1
 801b188:	f43f af12 	beq.w	801afb0 <_printf_float+0x98>
 801b18c:	f04f 0900 	mov.w	r9, #0
 801b190:	f104 0a1a 	add.w	sl, r4, #26
 801b194:	9b07      	ldr	r3, [sp, #28]
 801b196:	425b      	negs	r3, r3
 801b198:	454b      	cmp	r3, r9
 801b19a:	dc01      	bgt.n	801b1a0 <_printf_float+0x288>
 801b19c:	9b08      	ldr	r3, [sp, #32]
 801b19e:	e795      	b.n	801b0cc <_printf_float+0x1b4>
 801b1a0:	2301      	movs	r3, #1
 801b1a2:	4652      	mov	r2, sl
 801b1a4:	4631      	mov	r1, r6
 801b1a6:	4628      	mov	r0, r5
 801b1a8:	47b8      	blx	r7
 801b1aa:	3001      	adds	r0, #1
 801b1ac:	f43f af00 	beq.w	801afb0 <_printf_float+0x98>
 801b1b0:	f109 0901 	add.w	r9, r9, #1
 801b1b4:	e7ee      	b.n	801b194 <_printf_float+0x27c>
 801b1b6:	bf00      	nop
 801b1b8:	ffffffff 	.word	0xffffffff
 801b1bc:	7fefffff 	.word	0x7fefffff
 801b1c0:	08020378 	.word	0x08020378
 801b1c4:	0802037c 	.word	0x0802037c
 801b1c8:	08020380 	.word	0x08020380
 801b1cc:	08020384 	.word	0x08020384
 801b1d0:	08020710 	.word	0x08020710
 801b1d4:	9a08      	ldr	r2, [sp, #32]
 801b1d6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801b1d8:	429a      	cmp	r2, r3
 801b1da:	bfa8      	it	ge
 801b1dc:	461a      	movge	r2, r3
 801b1de:	2a00      	cmp	r2, #0
 801b1e0:	4691      	mov	r9, r2
 801b1e2:	dc38      	bgt.n	801b256 <_printf_float+0x33e>
 801b1e4:	2300      	movs	r3, #0
 801b1e6:	9305      	str	r3, [sp, #20]
 801b1e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801b1ec:	f104 021a 	add.w	r2, r4, #26
 801b1f0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801b1f2:	9905      	ldr	r1, [sp, #20]
 801b1f4:	9304      	str	r3, [sp, #16]
 801b1f6:	eba3 0309 	sub.w	r3, r3, r9
 801b1fa:	428b      	cmp	r3, r1
 801b1fc:	dc33      	bgt.n	801b266 <_printf_float+0x34e>
 801b1fe:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801b202:	429a      	cmp	r2, r3
 801b204:	db3c      	blt.n	801b280 <_printf_float+0x368>
 801b206:	6823      	ldr	r3, [r4, #0]
 801b208:	07da      	lsls	r2, r3, #31
 801b20a:	d439      	bmi.n	801b280 <_printf_float+0x368>
 801b20c:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 801b210:	eba2 0903 	sub.w	r9, r2, r3
 801b214:	9b04      	ldr	r3, [sp, #16]
 801b216:	1ad2      	subs	r2, r2, r3
 801b218:	4591      	cmp	r9, r2
 801b21a:	bfa8      	it	ge
 801b21c:	4691      	movge	r9, r2
 801b21e:	f1b9 0f00 	cmp.w	r9, #0
 801b222:	dc35      	bgt.n	801b290 <_printf_float+0x378>
 801b224:	f04f 0800 	mov.w	r8, #0
 801b228:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801b22c:	f104 0a1a 	add.w	sl, r4, #26
 801b230:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801b234:	1a9b      	subs	r3, r3, r2
 801b236:	eba3 0309 	sub.w	r3, r3, r9
 801b23a:	4543      	cmp	r3, r8
 801b23c:	f77f af77 	ble.w	801b12e <_printf_float+0x216>
 801b240:	2301      	movs	r3, #1
 801b242:	4652      	mov	r2, sl
 801b244:	4631      	mov	r1, r6
 801b246:	4628      	mov	r0, r5
 801b248:	47b8      	blx	r7
 801b24a:	3001      	adds	r0, #1
 801b24c:	f43f aeb0 	beq.w	801afb0 <_printf_float+0x98>
 801b250:	f108 0801 	add.w	r8, r8, #1
 801b254:	e7ec      	b.n	801b230 <_printf_float+0x318>
 801b256:	4613      	mov	r3, r2
 801b258:	4631      	mov	r1, r6
 801b25a:	4642      	mov	r2, r8
 801b25c:	4628      	mov	r0, r5
 801b25e:	47b8      	blx	r7
 801b260:	3001      	adds	r0, #1
 801b262:	d1bf      	bne.n	801b1e4 <_printf_float+0x2cc>
 801b264:	e6a4      	b.n	801afb0 <_printf_float+0x98>
 801b266:	2301      	movs	r3, #1
 801b268:	4631      	mov	r1, r6
 801b26a:	4628      	mov	r0, r5
 801b26c:	9204      	str	r2, [sp, #16]
 801b26e:	47b8      	blx	r7
 801b270:	3001      	adds	r0, #1
 801b272:	f43f ae9d 	beq.w	801afb0 <_printf_float+0x98>
 801b276:	9b05      	ldr	r3, [sp, #20]
 801b278:	9a04      	ldr	r2, [sp, #16]
 801b27a:	3301      	adds	r3, #1
 801b27c:	9305      	str	r3, [sp, #20]
 801b27e:	e7b7      	b.n	801b1f0 <_printf_float+0x2d8>
 801b280:	4653      	mov	r3, sl
 801b282:	465a      	mov	r2, fp
 801b284:	4631      	mov	r1, r6
 801b286:	4628      	mov	r0, r5
 801b288:	47b8      	blx	r7
 801b28a:	3001      	adds	r0, #1
 801b28c:	d1be      	bne.n	801b20c <_printf_float+0x2f4>
 801b28e:	e68f      	b.n	801afb0 <_printf_float+0x98>
 801b290:	9a04      	ldr	r2, [sp, #16]
 801b292:	464b      	mov	r3, r9
 801b294:	4442      	add	r2, r8
 801b296:	4631      	mov	r1, r6
 801b298:	4628      	mov	r0, r5
 801b29a:	47b8      	blx	r7
 801b29c:	3001      	adds	r0, #1
 801b29e:	d1c1      	bne.n	801b224 <_printf_float+0x30c>
 801b2a0:	e686      	b.n	801afb0 <_printf_float+0x98>
 801b2a2:	9a08      	ldr	r2, [sp, #32]
 801b2a4:	2a01      	cmp	r2, #1
 801b2a6:	dc01      	bgt.n	801b2ac <_printf_float+0x394>
 801b2a8:	07db      	lsls	r3, r3, #31
 801b2aa:	d537      	bpl.n	801b31c <_printf_float+0x404>
 801b2ac:	2301      	movs	r3, #1
 801b2ae:	4642      	mov	r2, r8
 801b2b0:	4631      	mov	r1, r6
 801b2b2:	4628      	mov	r0, r5
 801b2b4:	47b8      	blx	r7
 801b2b6:	3001      	adds	r0, #1
 801b2b8:	f43f ae7a 	beq.w	801afb0 <_printf_float+0x98>
 801b2bc:	4653      	mov	r3, sl
 801b2be:	465a      	mov	r2, fp
 801b2c0:	4631      	mov	r1, r6
 801b2c2:	4628      	mov	r0, r5
 801b2c4:	47b8      	blx	r7
 801b2c6:	3001      	adds	r0, #1
 801b2c8:	f43f ae72 	beq.w	801afb0 <_printf_float+0x98>
 801b2cc:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801b2d0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801b2d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b2d8:	9b08      	ldr	r3, [sp, #32]
 801b2da:	d01a      	beq.n	801b312 <_printf_float+0x3fa>
 801b2dc:	3b01      	subs	r3, #1
 801b2de:	f108 0201 	add.w	r2, r8, #1
 801b2e2:	4631      	mov	r1, r6
 801b2e4:	4628      	mov	r0, r5
 801b2e6:	47b8      	blx	r7
 801b2e8:	3001      	adds	r0, #1
 801b2ea:	d10e      	bne.n	801b30a <_printf_float+0x3f2>
 801b2ec:	e660      	b.n	801afb0 <_printf_float+0x98>
 801b2ee:	2301      	movs	r3, #1
 801b2f0:	464a      	mov	r2, r9
 801b2f2:	4631      	mov	r1, r6
 801b2f4:	4628      	mov	r0, r5
 801b2f6:	47b8      	blx	r7
 801b2f8:	3001      	adds	r0, #1
 801b2fa:	f43f ae59 	beq.w	801afb0 <_printf_float+0x98>
 801b2fe:	f108 0801 	add.w	r8, r8, #1
 801b302:	9b08      	ldr	r3, [sp, #32]
 801b304:	3b01      	subs	r3, #1
 801b306:	4543      	cmp	r3, r8
 801b308:	dcf1      	bgt.n	801b2ee <_printf_float+0x3d6>
 801b30a:	9b04      	ldr	r3, [sp, #16]
 801b30c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801b310:	e6dd      	b.n	801b0ce <_printf_float+0x1b6>
 801b312:	f04f 0800 	mov.w	r8, #0
 801b316:	f104 091a 	add.w	r9, r4, #26
 801b31a:	e7f2      	b.n	801b302 <_printf_float+0x3ea>
 801b31c:	2301      	movs	r3, #1
 801b31e:	4642      	mov	r2, r8
 801b320:	e7df      	b.n	801b2e2 <_printf_float+0x3ca>
 801b322:	2301      	movs	r3, #1
 801b324:	464a      	mov	r2, r9
 801b326:	4631      	mov	r1, r6
 801b328:	4628      	mov	r0, r5
 801b32a:	47b8      	blx	r7
 801b32c:	3001      	adds	r0, #1
 801b32e:	f43f ae3f 	beq.w	801afb0 <_printf_float+0x98>
 801b332:	f108 0801 	add.w	r8, r8, #1
 801b336:	68e3      	ldr	r3, [r4, #12]
 801b338:	9909      	ldr	r1, [sp, #36]	; 0x24
 801b33a:	1a5b      	subs	r3, r3, r1
 801b33c:	4543      	cmp	r3, r8
 801b33e:	dcf0      	bgt.n	801b322 <_printf_float+0x40a>
 801b340:	e6f9      	b.n	801b136 <_printf_float+0x21e>
 801b342:	f04f 0800 	mov.w	r8, #0
 801b346:	f104 0919 	add.w	r9, r4, #25
 801b34a:	e7f4      	b.n	801b336 <_printf_float+0x41e>

0801b34c <_printf_common>:
 801b34c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b350:	4616      	mov	r6, r2
 801b352:	4699      	mov	r9, r3
 801b354:	688a      	ldr	r2, [r1, #8]
 801b356:	690b      	ldr	r3, [r1, #16]
 801b358:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801b35c:	4293      	cmp	r3, r2
 801b35e:	bfb8      	it	lt
 801b360:	4613      	movlt	r3, r2
 801b362:	6033      	str	r3, [r6, #0]
 801b364:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801b368:	4607      	mov	r7, r0
 801b36a:	460c      	mov	r4, r1
 801b36c:	b10a      	cbz	r2, 801b372 <_printf_common+0x26>
 801b36e:	3301      	adds	r3, #1
 801b370:	6033      	str	r3, [r6, #0]
 801b372:	6823      	ldr	r3, [r4, #0]
 801b374:	0699      	lsls	r1, r3, #26
 801b376:	bf42      	ittt	mi
 801b378:	6833      	ldrmi	r3, [r6, #0]
 801b37a:	3302      	addmi	r3, #2
 801b37c:	6033      	strmi	r3, [r6, #0]
 801b37e:	6825      	ldr	r5, [r4, #0]
 801b380:	f015 0506 	ands.w	r5, r5, #6
 801b384:	d106      	bne.n	801b394 <_printf_common+0x48>
 801b386:	f104 0a19 	add.w	sl, r4, #25
 801b38a:	68e3      	ldr	r3, [r4, #12]
 801b38c:	6832      	ldr	r2, [r6, #0]
 801b38e:	1a9b      	subs	r3, r3, r2
 801b390:	42ab      	cmp	r3, r5
 801b392:	dc26      	bgt.n	801b3e2 <_printf_common+0x96>
 801b394:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801b398:	1e13      	subs	r3, r2, #0
 801b39a:	6822      	ldr	r2, [r4, #0]
 801b39c:	bf18      	it	ne
 801b39e:	2301      	movne	r3, #1
 801b3a0:	0692      	lsls	r2, r2, #26
 801b3a2:	d42b      	bmi.n	801b3fc <_printf_common+0xb0>
 801b3a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801b3a8:	4649      	mov	r1, r9
 801b3aa:	4638      	mov	r0, r7
 801b3ac:	47c0      	blx	r8
 801b3ae:	3001      	adds	r0, #1
 801b3b0:	d01e      	beq.n	801b3f0 <_printf_common+0xa4>
 801b3b2:	6823      	ldr	r3, [r4, #0]
 801b3b4:	6922      	ldr	r2, [r4, #16]
 801b3b6:	f003 0306 	and.w	r3, r3, #6
 801b3ba:	2b04      	cmp	r3, #4
 801b3bc:	bf02      	ittt	eq
 801b3be:	68e5      	ldreq	r5, [r4, #12]
 801b3c0:	6833      	ldreq	r3, [r6, #0]
 801b3c2:	1aed      	subeq	r5, r5, r3
 801b3c4:	68a3      	ldr	r3, [r4, #8]
 801b3c6:	bf0c      	ite	eq
 801b3c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801b3cc:	2500      	movne	r5, #0
 801b3ce:	4293      	cmp	r3, r2
 801b3d0:	bfc4      	itt	gt
 801b3d2:	1a9b      	subgt	r3, r3, r2
 801b3d4:	18ed      	addgt	r5, r5, r3
 801b3d6:	2600      	movs	r6, #0
 801b3d8:	341a      	adds	r4, #26
 801b3da:	42b5      	cmp	r5, r6
 801b3dc:	d11a      	bne.n	801b414 <_printf_common+0xc8>
 801b3de:	2000      	movs	r0, #0
 801b3e0:	e008      	b.n	801b3f4 <_printf_common+0xa8>
 801b3e2:	2301      	movs	r3, #1
 801b3e4:	4652      	mov	r2, sl
 801b3e6:	4649      	mov	r1, r9
 801b3e8:	4638      	mov	r0, r7
 801b3ea:	47c0      	blx	r8
 801b3ec:	3001      	adds	r0, #1
 801b3ee:	d103      	bne.n	801b3f8 <_printf_common+0xac>
 801b3f0:	f04f 30ff 	mov.w	r0, #4294967295
 801b3f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b3f8:	3501      	adds	r5, #1
 801b3fa:	e7c6      	b.n	801b38a <_printf_common+0x3e>
 801b3fc:	18e1      	adds	r1, r4, r3
 801b3fe:	1c5a      	adds	r2, r3, #1
 801b400:	2030      	movs	r0, #48	; 0x30
 801b402:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801b406:	4422      	add	r2, r4
 801b408:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801b40c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801b410:	3302      	adds	r3, #2
 801b412:	e7c7      	b.n	801b3a4 <_printf_common+0x58>
 801b414:	2301      	movs	r3, #1
 801b416:	4622      	mov	r2, r4
 801b418:	4649      	mov	r1, r9
 801b41a:	4638      	mov	r0, r7
 801b41c:	47c0      	blx	r8
 801b41e:	3001      	adds	r0, #1
 801b420:	d0e6      	beq.n	801b3f0 <_printf_common+0xa4>
 801b422:	3601      	adds	r6, #1
 801b424:	e7d9      	b.n	801b3da <_printf_common+0x8e>
	...

0801b428 <_printf_i>:
 801b428:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801b42c:	7e0f      	ldrb	r7, [r1, #24]
 801b42e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801b430:	2f78      	cmp	r7, #120	; 0x78
 801b432:	4691      	mov	r9, r2
 801b434:	4680      	mov	r8, r0
 801b436:	460c      	mov	r4, r1
 801b438:	469a      	mov	sl, r3
 801b43a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801b43e:	d807      	bhi.n	801b450 <_printf_i+0x28>
 801b440:	2f62      	cmp	r7, #98	; 0x62
 801b442:	d80a      	bhi.n	801b45a <_printf_i+0x32>
 801b444:	2f00      	cmp	r7, #0
 801b446:	f000 80d4 	beq.w	801b5f2 <_printf_i+0x1ca>
 801b44a:	2f58      	cmp	r7, #88	; 0x58
 801b44c:	f000 80c0 	beq.w	801b5d0 <_printf_i+0x1a8>
 801b450:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801b454:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801b458:	e03a      	b.n	801b4d0 <_printf_i+0xa8>
 801b45a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801b45e:	2b15      	cmp	r3, #21
 801b460:	d8f6      	bhi.n	801b450 <_printf_i+0x28>
 801b462:	a101      	add	r1, pc, #4	; (adr r1, 801b468 <_printf_i+0x40>)
 801b464:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801b468:	0801b4c1 	.word	0x0801b4c1
 801b46c:	0801b4d5 	.word	0x0801b4d5
 801b470:	0801b451 	.word	0x0801b451
 801b474:	0801b451 	.word	0x0801b451
 801b478:	0801b451 	.word	0x0801b451
 801b47c:	0801b451 	.word	0x0801b451
 801b480:	0801b4d5 	.word	0x0801b4d5
 801b484:	0801b451 	.word	0x0801b451
 801b488:	0801b451 	.word	0x0801b451
 801b48c:	0801b451 	.word	0x0801b451
 801b490:	0801b451 	.word	0x0801b451
 801b494:	0801b5d9 	.word	0x0801b5d9
 801b498:	0801b501 	.word	0x0801b501
 801b49c:	0801b593 	.word	0x0801b593
 801b4a0:	0801b451 	.word	0x0801b451
 801b4a4:	0801b451 	.word	0x0801b451
 801b4a8:	0801b5fb 	.word	0x0801b5fb
 801b4ac:	0801b451 	.word	0x0801b451
 801b4b0:	0801b501 	.word	0x0801b501
 801b4b4:	0801b451 	.word	0x0801b451
 801b4b8:	0801b451 	.word	0x0801b451
 801b4bc:	0801b59b 	.word	0x0801b59b
 801b4c0:	682b      	ldr	r3, [r5, #0]
 801b4c2:	1d1a      	adds	r2, r3, #4
 801b4c4:	681b      	ldr	r3, [r3, #0]
 801b4c6:	602a      	str	r2, [r5, #0]
 801b4c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801b4cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801b4d0:	2301      	movs	r3, #1
 801b4d2:	e09f      	b.n	801b614 <_printf_i+0x1ec>
 801b4d4:	6820      	ldr	r0, [r4, #0]
 801b4d6:	682b      	ldr	r3, [r5, #0]
 801b4d8:	0607      	lsls	r7, r0, #24
 801b4da:	f103 0104 	add.w	r1, r3, #4
 801b4de:	6029      	str	r1, [r5, #0]
 801b4e0:	d501      	bpl.n	801b4e6 <_printf_i+0xbe>
 801b4e2:	681e      	ldr	r6, [r3, #0]
 801b4e4:	e003      	b.n	801b4ee <_printf_i+0xc6>
 801b4e6:	0646      	lsls	r6, r0, #25
 801b4e8:	d5fb      	bpl.n	801b4e2 <_printf_i+0xba>
 801b4ea:	f9b3 6000 	ldrsh.w	r6, [r3]
 801b4ee:	2e00      	cmp	r6, #0
 801b4f0:	da03      	bge.n	801b4fa <_printf_i+0xd2>
 801b4f2:	232d      	movs	r3, #45	; 0x2d
 801b4f4:	4276      	negs	r6, r6
 801b4f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b4fa:	485a      	ldr	r0, [pc, #360]	; (801b664 <_printf_i+0x23c>)
 801b4fc:	230a      	movs	r3, #10
 801b4fe:	e012      	b.n	801b526 <_printf_i+0xfe>
 801b500:	682b      	ldr	r3, [r5, #0]
 801b502:	6820      	ldr	r0, [r4, #0]
 801b504:	1d19      	adds	r1, r3, #4
 801b506:	6029      	str	r1, [r5, #0]
 801b508:	0605      	lsls	r5, r0, #24
 801b50a:	d501      	bpl.n	801b510 <_printf_i+0xe8>
 801b50c:	681e      	ldr	r6, [r3, #0]
 801b50e:	e002      	b.n	801b516 <_printf_i+0xee>
 801b510:	0641      	lsls	r1, r0, #25
 801b512:	d5fb      	bpl.n	801b50c <_printf_i+0xe4>
 801b514:	881e      	ldrh	r6, [r3, #0]
 801b516:	4853      	ldr	r0, [pc, #332]	; (801b664 <_printf_i+0x23c>)
 801b518:	2f6f      	cmp	r7, #111	; 0x6f
 801b51a:	bf0c      	ite	eq
 801b51c:	2308      	moveq	r3, #8
 801b51e:	230a      	movne	r3, #10
 801b520:	2100      	movs	r1, #0
 801b522:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801b526:	6865      	ldr	r5, [r4, #4]
 801b528:	60a5      	str	r5, [r4, #8]
 801b52a:	2d00      	cmp	r5, #0
 801b52c:	bfa2      	ittt	ge
 801b52e:	6821      	ldrge	r1, [r4, #0]
 801b530:	f021 0104 	bicge.w	r1, r1, #4
 801b534:	6021      	strge	r1, [r4, #0]
 801b536:	b90e      	cbnz	r6, 801b53c <_printf_i+0x114>
 801b538:	2d00      	cmp	r5, #0
 801b53a:	d04b      	beq.n	801b5d4 <_printf_i+0x1ac>
 801b53c:	4615      	mov	r5, r2
 801b53e:	fbb6 f1f3 	udiv	r1, r6, r3
 801b542:	fb03 6711 	mls	r7, r3, r1, r6
 801b546:	5dc7      	ldrb	r7, [r0, r7]
 801b548:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801b54c:	4637      	mov	r7, r6
 801b54e:	42bb      	cmp	r3, r7
 801b550:	460e      	mov	r6, r1
 801b552:	d9f4      	bls.n	801b53e <_printf_i+0x116>
 801b554:	2b08      	cmp	r3, #8
 801b556:	d10b      	bne.n	801b570 <_printf_i+0x148>
 801b558:	6823      	ldr	r3, [r4, #0]
 801b55a:	07de      	lsls	r6, r3, #31
 801b55c:	d508      	bpl.n	801b570 <_printf_i+0x148>
 801b55e:	6923      	ldr	r3, [r4, #16]
 801b560:	6861      	ldr	r1, [r4, #4]
 801b562:	4299      	cmp	r1, r3
 801b564:	bfde      	ittt	le
 801b566:	2330      	movle	r3, #48	; 0x30
 801b568:	f805 3c01 	strble.w	r3, [r5, #-1]
 801b56c:	f105 35ff 	addle.w	r5, r5, #4294967295
 801b570:	1b52      	subs	r2, r2, r5
 801b572:	6122      	str	r2, [r4, #16]
 801b574:	f8cd a000 	str.w	sl, [sp]
 801b578:	464b      	mov	r3, r9
 801b57a:	aa03      	add	r2, sp, #12
 801b57c:	4621      	mov	r1, r4
 801b57e:	4640      	mov	r0, r8
 801b580:	f7ff fee4 	bl	801b34c <_printf_common>
 801b584:	3001      	adds	r0, #1
 801b586:	d14a      	bne.n	801b61e <_printf_i+0x1f6>
 801b588:	f04f 30ff 	mov.w	r0, #4294967295
 801b58c:	b004      	add	sp, #16
 801b58e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b592:	6823      	ldr	r3, [r4, #0]
 801b594:	f043 0320 	orr.w	r3, r3, #32
 801b598:	6023      	str	r3, [r4, #0]
 801b59a:	4833      	ldr	r0, [pc, #204]	; (801b668 <_printf_i+0x240>)
 801b59c:	2778      	movs	r7, #120	; 0x78
 801b59e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801b5a2:	6823      	ldr	r3, [r4, #0]
 801b5a4:	6829      	ldr	r1, [r5, #0]
 801b5a6:	061f      	lsls	r7, r3, #24
 801b5a8:	f851 6b04 	ldr.w	r6, [r1], #4
 801b5ac:	d402      	bmi.n	801b5b4 <_printf_i+0x18c>
 801b5ae:	065f      	lsls	r7, r3, #25
 801b5b0:	bf48      	it	mi
 801b5b2:	b2b6      	uxthmi	r6, r6
 801b5b4:	07df      	lsls	r7, r3, #31
 801b5b6:	bf48      	it	mi
 801b5b8:	f043 0320 	orrmi.w	r3, r3, #32
 801b5bc:	6029      	str	r1, [r5, #0]
 801b5be:	bf48      	it	mi
 801b5c0:	6023      	strmi	r3, [r4, #0]
 801b5c2:	b91e      	cbnz	r6, 801b5cc <_printf_i+0x1a4>
 801b5c4:	6823      	ldr	r3, [r4, #0]
 801b5c6:	f023 0320 	bic.w	r3, r3, #32
 801b5ca:	6023      	str	r3, [r4, #0]
 801b5cc:	2310      	movs	r3, #16
 801b5ce:	e7a7      	b.n	801b520 <_printf_i+0xf8>
 801b5d0:	4824      	ldr	r0, [pc, #144]	; (801b664 <_printf_i+0x23c>)
 801b5d2:	e7e4      	b.n	801b59e <_printf_i+0x176>
 801b5d4:	4615      	mov	r5, r2
 801b5d6:	e7bd      	b.n	801b554 <_printf_i+0x12c>
 801b5d8:	682b      	ldr	r3, [r5, #0]
 801b5da:	6826      	ldr	r6, [r4, #0]
 801b5dc:	6961      	ldr	r1, [r4, #20]
 801b5de:	1d18      	adds	r0, r3, #4
 801b5e0:	6028      	str	r0, [r5, #0]
 801b5e2:	0635      	lsls	r5, r6, #24
 801b5e4:	681b      	ldr	r3, [r3, #0]
 801b5e6:	d501      	bpl.n	801b5ec <_printf_i+0x1c4>
 801b5e8:	6019      	str	r1, [r3, #0]
 801b5ea:	e002      	b.n	801b5f2 <_printf_i+0x1ca>
 801b5ec:	0670      	lsls	r0, r6, #25
 801b5ee:	d5fb      	bpl.n	801b5e8 <_printf_i+0x1c0>
 801b5f0:	8019      	strh	r1, [r3, #0]
 801b5f2:	2300      	movs	r3, #0
 801b5f4:	6123      	str	r3, [r4, #16]
 801b5f6:	4615      	mov	r5, r2
 801b5f8:	e7bc      	b.n	801b574 <_printf_i+0x14c>
 801b5fa:	682b      	ldr	r3, [r5, #0]
 801b5fc:	1d1a      	adds	r2, r3, #4
 801b5fe:	602a      	str	r2, [r5, #0]
 801b600:	681d      	ldr	r5, [r3, #0]
 801b602:	6862      	ldr	r2, [r4, #4]
 801b604:	2100      	movs	r1, #0
 801b606:	4628      	mov	r0, r5
 801b608:	f7e4 fe92 	bl	8000330 <memchr>
 801b60c:	b108      	cbz	r0, 801b612 <_printf_i+0x1ea>
 801b60e:	1b40      	subs	r0, r0, r5
 801b610:	6060      	str	r0, [r4, #4]
 801b612:	6863      	ldr	r3, [r4, #4]
 801b614:	6123      	str	r3, [r4, #16]
 801b616:	2300      	movs	r3, #0
 801b618:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b61c:	e7aa      	b.n	801b574 <_printf_i+0x14c>
 801b61e:	6923      	ldr	r3, [r4, #16]
 801b620:	462a      	mov	r2, r5
 801b622:	4649      	mov	r1, r9
 801b624:	4640      	mov	r0, r8
 801b626:	47d0      	blx	sl
 801b628:	3001      	adds	r0, #1
 801b62a:	d0ad      	beq.n	801b588 <_printf_i+0x160>
 801b62c:	6823      	ldr	r3, [r4, #0]
 801b62e:	079b      	lsls	r3, r3, #30
 801b630:	d413      	bmi.n	801b65a <_printf_i+0x232>
 801b632:	68e0      	ldr	r0, [r4, #12]
 801b634:	9b03      	ldr	r3, [sp, #12]
 801b636:	4298      	cmp	r0, r3
 801b638:	bfb8      	it	lt
 801b63a:	4618      	movlt	r0, r3
 801b63c:	e7a6      	b.n	801b58c <_printf_i+0x164>
 801b63e:	2301      	movs	r3, #1
 801b640:	4632      	mov	r2, r6
 801b642:	4649      	mov	r1, r9
 801b644:	4640      	mov	r0, r8
 801b646:	47d0      	blx	sl
 801b648:	3001      	adds	r0, #1
 801b64a:	d09d      	beq.n	801b588 <_printf_i+0x160>
 801b64c:	3501      	adds	r5, #1
 801b64e:	68e3      	ldr	r3, [r4, #12]
 801b650:	9903      	ldr	r1, [sp, #12]
 801b652:	1a5b      	subs	r3, r3, r1
 801b654:	42ab      	cmp	r3, r5
 801b656:	dcf2      	bgt.n	801b63e <_printf_i+0x216>
 801b658:	e7eb      	b.n	801b632 <_printf_i+0x20a>
 801b65a:	2500      	movs	r5, #0
 801b65c:	f104 0619 	add.w	r6, r4, #25
 801b660:	e7f5      	b.n	801b64e <_printf_i+0x226>
 801b662:	bf00      	nop
 801b664:	08020388 	.word	0x08020388
 801b668:	08020399 	.word	0x08020399

0801b66c <_scanf_float>:
 801b66c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b670:	b087      	sub	sp, #28
 801b672:	4617      	mov	r7, r2
 801b674:	9303      	str	r3, [sp, #12]
 801b676:	688b      	ldr	r3, [r1, #8]
 801b678:	1e5a      	subs	r2, r3, #1
 801b67a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801b67e:	bf83      	ittte	hi
 801b680:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801b684:	195b      	addhi	r3, r3, r5
 801b686:	9302      	strhi	r3, [sp, #8]
 801b688:	2300      	movls	r3, #0
 801b68a:	bf86      	itte	hi
 801b68c:	f240 135d 	movwhi	r3, #349	; 0x15d
 801b690:	608b      	strhi	r3, [r1, #8]
 801b692:	9302      	strls	r3, [sp, #8]
 801b694:	680b      	ldr	r3, [r1, #0]
 801b696:	468b      	mov	fp, r1
 801b698:	2500      	movs	r5, #0
 801b69a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801b69e:	f84b 3b1c 	str.w	r3, [fp], #28
 801b6a2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801b6a6:	4680      	mov	r8, r0
 801b6a8:	460c      	mov	r4, r1
 801b6aa:	465e      	mov	r6, fp
 801b6ac:	46aa      	mov	sl, r5
 801b6ae:	46a9      	mov	r9, r5
 801b6b0:	9501      	str	r5, [sp, #4]
 801b6b2:	68a2      	ldr	r2, [r4, #8]
 801b6b4:	b152      	cbz	r2, 801b6cc <_scanf_float+0x60>
 801b6b6:	683b      	ldr	r3, [r7, #0]
 801b6b8:	781b      	ldrb	r3, [r3, #0]
 801b6ba:	2b4e      	cmp	r3, #78	; 0x4e
 801b6bc:	d864      	bhi.n	801b788 <_scanf_float+0x11c>
 801b6be:	2b40      	cmp	r3, #64	; 0x40
 801b6c0:	d83c      	bhi.n	801b73c <_scanf_float+0xd0>
 801b6c2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 801b6c6:	b2c8      	uxtb	r0, r1
 801b6c8:	280e      	cmp	r0, #14
 801b6ca:	d93a      	bls.n	801b742 <_scanf_float+0xd6>
 801b6cc:	f1b9 0f00 	cmp.w	r9, #0
 801b6d0:	d003      	beq.n	801b6da <_scanf_float+0x6e>
 801b6d2:	6823      	ldr	r3, [r4, #0]
 801b6d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801b6d8:	6023      	str	r3, [r4, #0]
 801b6da:	f10a 3aff 	add.w	sl, sl, #4294967295
 801b6de:	f1ba 0f01 	cmp.w	sl, #1
 801b6e2:	f200 8113 	bhi.w	801b90c <_scanf_float+0x2a0>
 801b6e6:	455e      	cmp	r6, fp
 801b6e8:	f200 8105 	bhi.w	801b8f6 <_scanf_float+0x28a>
 801b6ec:	2501      	movs	r5, #1
 801b6ee:	4628      	mov	r0, r5
 801b6f0:	b007      	add	sp, #28
 801b6f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b6f6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 801b6fa:	2a0d      	cmp	r2, #13
 801b6fc:	d8e6      	bhi.n	801b6cc <_scanf_float+0x60>
 801b6fe:	a101      	add	r1, pc, #4	; (adr r1, 801b704 <_scanf_float+0x98>)
 801b700:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801b704:	0801b843 	.word	0x0801b843
 801b708:	0801b6cd 	.word	0x0801b6cd
 801b70c:	0801b6cd 	.word	0x0801b6cd
 801b710:	0801b6cd 	.word	0x0801b6cd
 801b714:	0801b8a3 	.word	0x0801b8a3
 801b718:	0801b87b 	.word	0x0801b87b
 801b71c:	0801b6cd 	.word	0x0801b6cd
 801b720:	0801b6cd 	.word	0x0801b6cd
 801b724:	0801b851 	.word	0x0801b851
 801b728:	0801b6cd 	.word	0x0801b6cd
 801b72c:	0801b6cd 	.word	0x0801b6cd
 801b730:	0801b6cd 	.word	0x0801b6cd
 801b734:	0801b6cd 	.word	0x0801b6cd
 801b738:	0801b809 	.word	0x0801b809
 801b73c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 801b740:	e7db      	b.n	801b6fa <_scanf_float+0x8e>
 801b742:	290e      	cmp	r1, #14
 801b744:	d8c2      	bhi.n	801b6cc <_scanf_float+0x60>
 801b746:	a001      	add	r0, pc, #4	; (adr r0, 801b74c <_scanf_float+0xe0>)
 801b748:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801b74c:	0801b7fb 	.word	0x0801b7fb
 801b750:	0801b6cd 	.word	0x0801b6cd
 801b754:	0801b7fb 	.word	0x0801b7fb
 801b758:	0801b88f 	.word	0x0801b88f
 801b75c:	0801b6cd 	.word	0x0801b6cd
 801b760:	0801b7a9 	.word	0x0801b7a9
 801b764:	0801b7e5 	.word	0x0801b7e5
 801b768:	0801b7e5 	.word	0x0801b7e5
 801b76c:	0801b7e5 	.word	0x0801b7e5
 801b770:	0801b7e5 	.word	0x0801b7e5
 801b774:	0801b7e5 	.word	0x0801b7e5
 801b778:	0801b7e5 	.word	0x0801b7e5
 801b77c:	0801b7e5 	.word	0x0801b7e5
 801b780:	0801b7e5 	.word	0x0801b7e5
 801b784:	0801b7e5 	.word	0x0801b7e5
 801b788:	2b6e      	cmp	r3, #110	; 0x6e
 801b78a:	d809      	bhi.n	801b7a0 <_scanf_float+0x134>
 801b78c:	2b60      	cmp	r3, #96	; 0x60
 801b78e:	d8b2      	bhi.n	801b6f6 <_scanf_float+0x8a>
 801b790:	2b54      	cmp	r3, #84	; 0x54
 801b792:	d077      	beq.n	801b884 <_scanf_float+0x218>
 801b794:	2b59      	cmp	r3, #89	; 0x59
 801b796:	d199      	bne.n	801b6cc <_scanf_float+0x60>
 801b798:	2d07      	cmp	r5, #7
 801b79a:	d197      	bne.n	801b6cc <_scanf_float+0x60>
 801b79c:	2508      	movs	r5, #8
 801b79e:	e029      	b.n	801b7f4 <_scanf_float+0x188>
 801b7a0:	2b74      	cmp	r3, #116	; 0x74
 801b7a2:	d06f      	beq.n	801b884 <_scanf_float+0x218>
 801b7a4:	2b79      	cmp	r3, #121	; 0x79
 801b7a6:	e7f6      	b.n	801b796 <_scanf_float+0x12a>
 801b7a8:	6821      	ldr	r1, [r4, #0]
 801b7aa:	05c8      	lsls	r0, r1, #23
 801b7ac:	d51a      	bpl.n	801b7e4 <_scanf_float+0x178>
 801b7ae:	9b02      	ldr	r3, [sp, #8]
 801b7b0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 801b7b4:	6021      	str	r1, [r4, #0]
 801b7b6:	f109 0901 	add.w	r9, r9, #1
 801b7ba:	b11b      	cbz	r3, 801b7c4 <_scanf_float+0x158>
 801b7bc:	3b01      	subs	r3, #1
 801b7be:	3201      	adds	r2, #1
 801b7c0:	9302      	str	r3, [sp, #8]
 801b7c2:	60a2      	str	r2, [r4, #8]
 801b7c4:	68a3      	ldr	r3, [r4, #8]
 801b7c6:	3b01      	subs	r3, #1
 801b7c8:	60a3      	str	r3, [r4, #8]
 801b7ca:	6923      	ldr	r3, [r4, #16]
 801b7cc:	3301      	adds	r3, #1
 801b7ce:	6123      	str	r3, [r4, #16]
 801b7d0:	687b      	ldr	r3, [r7, #4]
 801b7d2:	3b01      	subs	r3, #1
 801b7d4:	2b00      	cmp	r3, #0
 801b7d6:	607b      	str	r3, [r7, #4]
 801b7d8:	f340 8084 	ble.w	801b8e4 <_scanf_float+0x278>
 801b7dc:	683b      	ldr	r3, [r7, #0]
 801b7de:	3301      	adds	r3, #1
 801b7e0:	603b      	str	r3, [r7, #0]
 801b7e2:	e766      	b.n	801b6b2 <_scanf_float+0x46>
 801b7e4:	eb1a 0f05 	cmn.w	sl, r5
 801b7e8:	f47f af70 	bne.w	801b6cc <_scanf_float+0x60>
 801b7ec:	6822      	ldr	r2, [r4, #0]
 801b7ee:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 801b7f2:	6022      	str	r2, [r4, #0]
 801b7f4:	f806 3b01 	strb.w	r3, [r6], #1
 801b7f8:	e7e4      	b.n	801b7c4 <_scanf_float+0x158>
 801b7fa:	6822      	ldr	r2, [r4, #0]
 801b7fc:	0610      	lsls	r0, r2, #24
 801b7fe:	f57f af65 	bpl.w	801b6cc <_scanf_float+0x60>
 801b802:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801b806:	e7f4      	b.n	801b7f2 <_scanf_float+0x186>
 801b808:	f1ba 0f00 	cmp.w	sl, #0
 801b80c:	d10e      	bne.n	801b82c <_scanf_float+0x1c0>
 801b80e:	f1b9 0f00 	cmp.w	r9, #0
 801b812:	d10e      	bne.n	801b832 <_scanf_float+0x1c6>
 801b814:	6822      	ldr	r2, [r4, #0]
 801b816:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801b81a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801b81e:	d108      	bne.n	801b832 <_scanf_float+0x1c6>
 801b820:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801b824:	6022      	str	r2, [r4, #0]
 801b826:	f04f 0a01 	mov.w	sl, #1
 801b82a:	e7e3      	b.n	801b7f4 <_scanf_float+0x188>
 801b82c:	f1ba 0f02 	cmp.w	sl, #2
 801b830:	d055      	beq.n	801b8de <_scanf_float+0x272>
 801b832:	2d01      	cmp	r5, #1
 801b834:	d002      	beq.n	801b83c <_scanf_float+0x1d0>
 801b836:	2d04      	cmp	r5, #4
 801b838:	f47f af48 	bne.w	801b6cc <_scanf_float+0x60>
 801b83c:	3501      	adds	r5, #1
 801b83e:	b2ed      	uxtb	r5, r5
 801b840:	e7d8      	b.n	801b7f4 <_scanf_float+0x188>
 801b842:	f1ba 0f01 	cmp.w	sl, #1
 801b846:	f47f af41 	bne.w	801b6cc <_scanf_float+0x60>
 801b84a:	f04f 0a02 	mov.w	sl, #2
 801b84e:	e7d1      	b.n	801b7f4 <_scanf_float+0x188>
 801b850:	b97d      	cbnz	r5, 801b872 <_scanf_float+0x206>
 801b852:	f1b9 0f00 	cmp.w	r9, #0
 801b856:	f47f af3c 	bne.w	801b6d2 <_scanf_float+0x66>
 801b85a:	6822      	ldr	r2, [r4, #0]
 801b85c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801b860:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801b864:	f47f af39 	bne.w	801b6da <_scanf_float+0x6e>
 801b868:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801b86c:	6022      	str	r2, [r4, #0]
 801b86e:	2501      	movs	r5, #1
 801b870:	e7c0      	b.n	801b7f4 <_scanf_float+0x188>
 801b872:	2d03      	cmp	r5, #3
 801b874:	d0e2      	beq.n	801b83c <_scanf_float+0x1d0>
 801b876:	2d05      	cmp	r5, #5
 801b878:	e7de      	b.n	801b838 <_scanf_float+0x1cc>
 801b87a:	2d02      	cmp	r5, #2
 801b87c:	f47f af26 	bne.w	801b6cc <_scanf_float+0x60>
 801b880:	2503      	movs	r5, #3
 801b882:	e7b7      	b.n	801b7f4 <_scanf_float+0x188>
 801b884:	2d06      	cmp	r5, #6
 801b886:	f47f af21 	bne.w	801b6cc <_scanf_float+0x60>
 801b88a:	2507      	movs	r5, #7
 801b88c:	e7b2      	b.n	801b7f4 <_scanf_float+0x188>
 801b88e:	6822      	ldr	r2, [r4, #0]
 801b890:	0591      	lsls	r1, r2, #22
 801b892:	f57f af1b 	bpl.w	801b6cc <_scanf_float+0x60>
 801b896:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 801b89a:	6022      	str	r2, [r4, #0]
 801b89c:	f8cd 9004 	str.w	r9, [sp, #4]
 801b8a0:	e7a8      	b.n	801b7f4 <_scanf_float+0x188>
 801b8a2:	6822      	ldr	r2, [r4, #0]
 801b8a4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 801b8a8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 801b8ac:	d006      	beq.n	801b8bc <_scanf_float+0x250>
 801b8ae:	0550      	lsls	r0, r2, #21
 801b8b0:	f57f af0c 	bpl.w	801b6cc <_scanf_float+0x60>
 801b8b4:	f1b9 0f00 	cmp.w	r9, #0
 801b8b8:	f43f af0f 	beq.w	801b6da <_scanf_float+0x6e>
 801b8bc:	0591      	lsls	r1, r2, #22
 801b8be:	bf58      	it	pl
 801b8c0:	9901      	ldrpl	r1, [sp, #4]
 801b8c2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801b8c6:	bf58      	it	pl
 801b8c8:	eba9 0101 	subpl.w	r1, r9, r1
 801b8cc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 801b8d0:	bf58      	it	pl
 801b8d2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801b8d6:	6022      	str	r2, [r4, #0]
 801b8d8:	f04f 0900 	mov.w	r9, #0
 801b8dc:	e78a      	b.n	801b7f4 <_scanf_float+0x188>
 801b8de:	f04f 0a03 	mov.w	sl, #3
 801b8e2:	e787      	b.n	801b7f4 <_scanf_float+0x188>
 801b8e4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801b8e8:	4639      	mov	r1, r7
 801b8ea:	4640      	mov	r0, r8
 801b8ec:	4798      	blx	r3
 801b8ee:	2800      	cmp	r0, #0
 801b8f0:	f43f aedf 	beq.w	801b6b2 <_scanf_float+0x46>
 801b8f4:	e6ea      	b.n	801b6cc <_scanf_float+0x60>
 801b8f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801b8fa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801b8fe:	463a      	mov	r2, r7
 801b900:	4640      	mov	r0, r8
 801b902:	4798      	blx	r3
 801b904:	6923      	ldr	r3, [r4, #16]
 801b906:	3b01      	subs	r3, #1
 801b908:	6123      	str	r3, [r4, #16]
 801b90a:	e6ec      	b.n	801b6e6 <_scanf_float+0x7a>
 801b90c:	1e6b      	subs	r3, r5, #1
 801b90e:	2b06      	cmp	r3, #6
 801b910:	d825      	bhi.n	801b95e <_scanf_float+0x2f2>
 801b912:	2d02      	cmp	r5, #2
 801b914:	d836      	bhi.n	801b984 <_scanf_float+0x318>
 801b916:	455e      	cmp	r6, fp
 801b918:	f67f aee8 	bls.w	801b6ec <_scanf_float+0x80>
 801b91c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801b920:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801b924:	463a      	mov	r2, r7
 801b926:	4640      	mov	r0, r8
 801b928:	4798      	blx	r3
 801b92a:	6923      	ldr	r3, [r4, #16]
 801b92c:	3b01      	subs	r3, #1
 801b92e:	6123      	str	r3, [r4, #16]
 801b930:	e7f1      	b.n	801b916 <_scanf_float+0x2aa>
 801b932:	9802      	ldr	r0, [sp, #8]
 801b934:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801b938:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 801b93c:	9002      	str	r0, [sp, #8]
 801b93e:	463a      	mov	r2, r7
 801b940:	4640      	mov	r0, r8
 801b942:	4798      	blx	r3
 801b944:	6923      	ldr	r3, [r4, #16]
 801b946:	3b01      	subs	r3, #1
 801b948:	6123      	str	r3, [r4, #16]
 801b94a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801b94e:	fa5f fa8a 	uxtb.w	sl, sl
 801b952:	f1ba 0f02 	cmp.w	sl, #2
 801b956:	d1ec      	bne.n	801b932 <_scanf_float+0x2c6>
 801b958:	3d03      	subs	r5, #3
 801b95a:	b2ed      	uxtb	r5, r5
 801b95c:	1b76      	subs	r6, r6, r5
 801b95e:	6823      	ldr	r3, [r4, #0]
 801b960:	05da      	lsls	r2, r3, #23
 801b962:	d52f      	bpl.n	801b9c4 <_scanf_float+0x358>
 801b964:	055b      	lsls	r3, r3, #21
 801b966:	d510      	bpl.n	801b98a <_scanf_float+0x31e>
 801b968:	455e      	cmp	r6, fp
 801b96a:	f67f aebf 	bls.w	801b6ec <_scanf_float+0x80>
 801b96e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801b972:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801b976:	463a      	mov	r2, r7
 801b978:	4640      	mov	r0, r8
 801b97a:	4798      	blx	r3
 801b97c:	6923      	ldr	r3, [r4, #16]
 801b97e:	3b01      	subs	r3, #1
 801b980:	6123      	str	r3, [r4, #16]
 801b982:	e7f1      	b.n	801b968 <_scanf_float+0x2fc>
 801b984:	46aa      	mov	sl, r5
 801b986:	9602      	str	r6, [sp, #8]
 801b988:	e7df      	b.n	801b94a <_scanf_float+0x2de>
 801b98a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801b98e:	6923      	ldr	r3, [r4, #16]
 801b990:	2965      	cmp	r1, #101	; 0x65
 801b992:	f103 33ff 	add.w	r3, r3, #4294967295
 801b996:	f106 35ff 	add.w	r5, r6, #4294967295
 801b99a:	6123      	str	r3, [r4, #16]
 801b99c:	d00c      	beq.n	801b9b8 <_scanf_float+0x34c>
 801b99e:	2945      	cmp	r1, #69	; 0x45
 801b9a0:	d00a      	beq.n	801b9b8 <_scanf_float+0x34c>
 801b9a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801b9a6:	463a      	mov	r2, r7
 801b9a8:	4640      	mov	r0, r8
 801b9aa:	4798      	blx	r3
 801b9ac:	6923      	ldr	r3, [r4, #16]
 801b9ae:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801b9b2:	3b01      	subs	r3, #1
 801b9b4:	1eb5      	subs	r5, r6, #2
 801b9b6:	6123      	str	r3, [r4, #16]
 801b9b8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801b9bc:	463a      	mov	r2, r7
 801b9be:	4640      	mov	r0, r8
 801b9c0:	4798      	blx	r3
 801b9c2:	462e      	mov	r6, r5
 801b9c4:	6825      	ldr	r5, [r4, #0]
 801b9c6:	f015 0510 	ands.w	r5, r5, #16
 801b9ca:	d14d      	bne.n	801ba68 <_scanf_float+0x3fc>
 801b9cc:	7035      	strb	r5, [r6, #0]
 801b9ce:	6823      	ldr	r3, [r4, #0]
 801b9d0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801b9d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801b9d8:	d11a      	bne.n	801ba10 <_scanf_float+0x3a4>
 801b9da:	9b01      	ldr	r3, [sp, #4]
 801b9dc:	454b      	cmp	r3, r9
 801b9de:	eba3 0209 	sub.w	r2, r3, r9
 801b9e2:	d122      	bne.n	801ba2a <_scanf_float+0x3be>
 801b9e4:	2200      	movs	r2, #0
 801b9e6:	4659      	mov	r1, fp
 801b9e8:	4640      	mov	r0, r8
 801b9ea:	f002 fb9f 	bl	801e12c <_strtod_r>
 801b9ee:	9b03      	ldr	r3, [sp, #12]
 801b9f0:	6821      	ldr	r1, [r4, #0]
 801b9f2:	681b      	ldr	r3, [r3, #0]
 801b9f4:	f011 0f02 	tst.w	r1, #2
 801b9f8:	f103 0204 	add.w	r2, r3, #4
 801b9fc:	d020      	beq.n	801ba40 <_scanf_float+0x3d4>
 801b9fe:	9903      	ldr	r1, [sp, #12]
 801ba00:	600a      	str	r2, [r1, #0]
 801ba02:	681b      	ldr	r3, [r3, #0]
 801ba04:	ed83 0b00 	vstr	d0, [r3]
 801ba08:	68e3      	ldr	r3, [r4, #12]
 801ba0a:	3301      	adds	r3, #1
 801ba0c:	60e3      	str	r3, [r4, #12]
 801ba0e:	e66e      	b.n	801b6ee <_scanf_float+0x82>
 801ba10:	9b04      	ldr	r3, [sp, #16]
 801ba12:	2b00      	cmp	r3, #0
 801ba14:	d0e6      	beq.n	801b9e4 <_scanf_float+0x378>
 801ba16:	9905      	ldr	r1, [sp, #20]
 801ba18:	230a      	movs	r3, #10
 801ba1a:	462a      	mov	r2, r5
 801ba1c:	3101      	adds	r1, #1
 801ba1e:	4640      	mov	r0, r8
 801ba20:	f002 fc0c 	bl	801e23c <_strtol_r>
 801ba24:	9b04      	ldr	r3, [sp, #16]
 801ba26:	9e05      	ldr	r6, [sp, #20]
 801ba28:	1ac2      	subs	r2, r0, r3
 801ba2a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801ba2e:	429e      	cmp	r6, r3
 801ba30:	bf28      	it	cs
 801ba32:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 801ba36:	490d      	ldr	r1, [pc, #52]	; (801ba6c <_scanf_float+0x400>)
 801ba38:	4630      	mov	r0, r6
 801ba3a:	f000 f8dd 	bl	801bbf8 <siprintf>
 801ba3e:	e7d1      	b.n	801b9e4 <_scanf_float+0x378>
 801ba40:	f011 0f04 	tst.w	r1, #4
 801ba44:	9903      	ldr	r1, [sp, #12]
 801ba46:	600a      	str	r2, [r1, #0]
 801ba48:	d1db      	bne.n	801ba02 <_scanf_float+0x396>
 801ba4a:	eeb4 0b40 	vcmp.f64	d0, d0
 801ba4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ba52:	681e      	ldr	r6, [r3, #0]
 801ba54:	d705      	bvc.n	801ba62 <_scanf_float+0x3f6>
 801ba56:	4806      	ldr	r0, [pc, #24]	; (801ba70 <_scanf_float+0x404>)
 801ba58:	f000 f9f6 	bl	801be48 <nanf>
 801ba5c:	ed86 0a00 	vstr	s0, [r6]
 801ba60:	e7d2      	b.n	801ba08 <_scanf_float+0x39c>
 801ba62:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801ba66:	e7f9      	b.n	801ba5c <_scanf_float+0x3f0>
 801ba68:	2500      	movs	r5, #0
 801ba6a:	e640      	b.n	801b6ee <_scanf_float+0x82>
 801ba6c:	080203aa 	.word	0x080203aa
 801ba70:	08020758 	.word	0x08020758

0801ba74 <std>:
 801ba74:	2300      	movs	r3, #0
 801ba76:	b510      	push	{r4, lr}
 801ba78:	4604      	mov	r4, r0
 801ba7a:	e9c0 3300 	strd	r3, r3, [r0]
 801ba7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801ba82:	6083      	str	r3, [r0, #8]
 801ba84:	8181      	strh	r1, [r0, #12]
 801ba86:	6643      	str	r3, [r0, #100]	; 0x64
 801ba88:	81c2      	strh	r2, [r0, #14]
 801ba8a:	6183      	str	r3, [r0, #24]
 801ba8c:	4619      	mov	r1, r3
 801ba8e:	2208      	movs	r2, #8
 801ba90:	305c      	adds	r0, #92	; 0x5c
 801ba92:	f000 f942 	bl	801bd1a <memset>
 801ba96:	4b0d      	ldr	r3, [pc, #52]	; (801bacc <std+0x58>)
 801ba98:	6263      	str	r3, [r4, #36]	; 0x24
 801ba9a:	4b0d      	ldr	r3, [pc, #52]	; (801bad0 <std+0x5c>)
 801ba9c:	62a3      	str	r3, [r4, #40]	; 0x28
 801ba9e:	4b0d      	ldr	r3, [pc, #52]	; (801bad4 <std+0x60>)
 801baa0:	62e3      	str	r3, [r4, #44]	; 0x2c
 801baa2:	4b0d      	ldr	r3, [pc, #52]	; (801bad8 <std+0x64>)
 801baa4:	6323      	str	r3, [r4, #48]	; 0x30
 801baa6:	4b0d      	ldr	r3, [pc, #52]	; (801badc <std+0x68>)
 801baa8:	6224      	str	r4, [r4, #32]
 801baaa:	429c      	cmp	r4, r3
 801baac:	d006      	beq.n	801babc <std+0x48>
 801baae:	f103 0268 	add.w	r2, r3, #104	; 0x68
 801bab2:	4294      	cmp	r4, r2
 801bab4:	d002      	beq.n	801babc <std+0x48>
 801bab6:	33d0      	adds	r3, #208	; 0xd0
 801bab8:	429c      	cmp	r4, r3
 801baba:	d105      	bne.n	801bac8 <std+0x54>
 801babc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801bac0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bac4:	f000 b9a6 	b.w	801be14 <__retarget_lock_init_recursive>
 801bac8:	bd10      	pop	{r4, pc}
 801baca:	bf00      	nop
 801bacc:	0801bc91 	.word	0x0801bc91
 801bad0:	0801bcb7 	.word	0x0801bcb7
 801bad4:	0801bcef 	.word	0x0801bcef
 801bad8:	0801bd13 	.word	0x0801bd13
 801badc:	240034e4 	.word	0x240034e4

0801bae0 <stdio_exit_handler>:
 801bae0:	4a02      	ldr	r2, [pc, #8]	; (801baec <stdio_exit_handler+0xc>)
 801bae2:	4903      	ldr	r1, [pc, #12]	; (801baf0 <stdio_exit_handler+0x10>)
 801bae4:	4803      	ldr	r0, [pc, #12]	; (801baf4 <stdio_exit_handler+0x14>)
 801bae6:	f000 b869 	b.w	801bbbc <_fwalk_sglue>
 801baea:	bf00      	nop
 801baec:	24000100 	.word	0x24000100
 801baf0:	0801ec3d 	.word	0x0801ec3d
 801baf4:	2400010c 	.word	0x2400010c

0801baf8 <cleanup_stdio>:
 801baf8:	6841      	ldr	r1, [r0, #4]
 801bafa:	4b0c      	ldr	r3, [pc, #48]	; (801bb2c <cleanup_stdio+0x34>)
 801bafc:	4299      	cmp	r1, r3
 801bafe:	b510      	push	{r4, lr}
 801bb00:	4604      	mov	r4, r0
 801bb02:	d001      	beq.n	801bb08 <cleanup_stdio+0x10>
 801bb04:	f003 f89a 	bl	801ec3c <_fflush_r>
 801bb08:	68a1      	ldr	r1, [r4, #8]
 801bb0a:	4b09      	ldr	r3, [pc, #36]	; (801bb30 <cleanup_stdio+0x38>)
 801bb0c:	4299      	cmp	r1, r3
 801bb0e:	d002      	beq.n	801bb16 <cleanup_stdio+0x1e>
 801bb10:	4620      	mov	r0, r4
 801bb12:	f003 f893 	bl	801ec3c <_fflush_r>
 801bb16:	68e1      	ldr	r1, [r4, #12]
 801bb18:	4b06      	ldr	r3, [pc, #24]	; (801bb34 <cleanup_stdio+0x3c>)
 801bb1a:	4299      	cmp	r1, r3
 801bb1c:	d004      	beq.n	801bb28 <cleanup_stdio+0x30>
 801bb1e:	4620      	mov	r0, r4
 801bb20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bb24:	f003 b88a 	b.w	801ec3c <_fflush_r>
 801bb28:	bd10      	pop	{r4, pc}
 801bb2a:	bf00      	nop
 801bb2c:	240034e4 	.word	0x240034e4
 801bb30:	2400354c 	.word	0x2400354c
 801bb34:	240035b4 	.word	0x240035b4

0801bb38 <global_stdio_init.part.0>:
 801bb38:	b510      	push	{r4, lr}
 801bb3a:	4b0b      	ldr	r3, [pc, #44]	; (801bb68 <global_stdio_init.part.0+0x30>)
 801bb3c:	4c0b      	ldr	r4, [pc, #44]	; (801bb6c <global_stdio_init.part.0+0x34>)
 801bb3e:	4a0c      	ldr	r2, [pc, #48]	; (801bb70 <global_stdio_init.part.0+0x38>)
 801bb40:	601a      	str	r2, [r3, #0]
 801bb42:	4620      	mov	r0, r4
 801bb44:	2200      	movs	r2, #0
 801bb46:	2104      	movs	r1, #4
 801bb48:	f7ff ff94 	bl	801ba74 <std>
 801bb4c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 801bb50:	2201      	movs	r2, #1
 801bb52:	2109      	movs	r1, #9
 801bb54:	f7ff ff8e 	bl	801ba74 <std>
 801bb58:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 801bb5c:	2202      	movs	r2, #2
 801bb5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bb62:	2112      	movs	r1, #18
 801bb64:	f7ff bf86 	b.w	801ba74 <std>
 801bb68:	2400361c 	.word	0x2400361c
 801bb6c:	240034e4 	.word	0x240034e4
 801bb70:	0801bae1 	.word	0x0801bae1

0801bb74 <__sfp_lock_acquire>:
 801bb74:	4801      	ldr	r0, [pc, #4]	; (801bb7c <__sfp_lock_acquire+0x8>)
 801bb76:	f000 b94e 	b.w	801be16 <__retarget_lock_acquire_recursive>
 801bb7a:	bf00      	nop
 801bb7c:	24003625 	.word	0x24003625

0801bb80 <__sfp_lock_release>:
 801bb80:	4801      	ldr	r0, [pc, #4]	; (801bb88 <__sfp_lock_release+0x8>)
 801bb82:	f000 b949 	b.w	801be18 <__retarget_lock_release_recursive>
 801bb86:	bf00      	nop
 801bb88:	24003625 	.word	0x24003625

0801bb8c <__sinit>:
 801bb8c:	b510      	push	{r4, lr}
 801bb8e:	4604      	mov	r4, r0
 801bb90:	f7ff fff0 	bl	801bb74 <__sfp_lock_acquire>
 801bb94:	6a23      	ldr	r3, [r4, #32]
 801bb96:	b11b      	cbz	r3, 801bba0 <__sinit+0x14>
 801bb98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bb9c:	f7ff bff0 	b.w	801bb80 <__sfp_lock_release>
 801bba0:	4b04      	ldr	r3, [pc, #16]	; (801bbb4 <__sinit+0x28>)
 801bba2:	6223      	str	r3, [r4, #32]
 801bba4:	4b04      	ldr	r3, [pc, #16]	; (801bbb8 <__sinit+0x2c>)
 801bba6:	681b      	ldr	r3, [r3, #0]
 801bba8:	2b00      	cmp	r3, #0
 801bbaa:	d1f5      	bne.n	801bb98 <__sinit+0xc>
 801bbac:	f7ff ffc4 	bl	801bb38 <global_stdio_init.part.0>
 801bbb0:	e7f2      	b.n	801bb98 <__sinit+0xc>
 801bbb2:	bf00      	nop
 801bbb4:	0801baf9 	.word	0x0801baf9
 801bbb8:	2400361c 	.word	0x2400361c

0801bbbc <_fwalk_sglue>:
 801bbbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bbc0:	4607      	mov	r7, r0
 801bbc2:	4688      	mov	r8, r1
 801bbc4:	4614      	mov	r4, r2
 801bbc6:	2600      	movs	r6, #0
 801bbc8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801bbcc:	f1b9 0901 	subs.w	r9, r9, #1
 801bbd0:	d505      	bpl.n	801bbde <_fwalk_sglue+0x22>
 801bbd2:	6824      	ldr	r4, [r4, #0]
 801bbd4:	2c00      	cmp	r4, #0
 801bbd6:	d1f7      	bne.n	801bbc8 <_fwalk_sglue+0xc>
 801bbd8:	4630      	mov	r0, r6
 801bbda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bbde:	89ab      	ldrh	r3, [r5, #12]
 801bbe0:	2b01      	cmp	r3, #1
 801bbe2:	d907      	bls.n	801bbf4 <_fwalk_sglue+0x38>
 801bbe4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801bbe8:	3301      	adds	r3, #1
 801bbea:	d003      	beq.n	801bbf4 <_fwalk_sglue+0x38>
 801bbec:	4629      	mov	r1, r5
 801bbee:	4638      	mov	r0, r7
 801bbf0:	47c0      	blx	r8
 801bbf2:	4306      	orrs	r6, r0
 801bbf4:	3568      	adds	r5, #104	; 0x68
 801bbf6:	e7e9      	b.n	801bbcc <_fwalk_sglue+0x10>

0801bbf8 <siprintf>:
 801bbf8:	b40e      	push	{r1, r2, r3}
 801bbfa:	b500      	push	{lr}
 801bbfc:	b09c      	sub	sp, #112	; 0x70
 801bbfe:	ab1d      	add	r3, sp, #116	; 0x74
 801bc00:	9002      	str	r0, [sp, #8]
 801bc02:	9006      	str	r0, [sp, #24]
 801bc04:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801bc08:	4809      	ldr	r0, [pc, #36]	; (801bc30 <siprintf+0x38>)
 801bc0a:	9107      	str	r1, [sp, #28]
 801bc0c:	9104      	str	r1, [sp, #16]
 801bc0e:	4909      	ldr	r1, [pc, #36]	; (801bc34 <siprintf+0x3c>)
 801bc10:	f853 2b04 	ldr.w	r2, [r3], #4
 801bc14:	9105      	str	r1, [sp, #20]
 801bc16:	6800      	ldr	r0, [r0, #0]
 801bc18:	9301      	str	r3, [sp, #4]
 801bc1a:	a902      	add	r1, sp, #8
 801bc1c:	f002 fb6a 	bl	801e2f4 <_svfiprintf_r>
 801bc20:	9b02      	ldr	r3, [sp, #8]
 801bc22:	2200      	movs	r2, #0
 801bc24:	701a      	strb	r2, [r3, #0]
 801bc26:	b01c      	add	sp, #112	; 0x70
 801bc28:	f85d eb04 	ldr.w	lr, [sp], #4
 801bc2c:	b003      	add	sp, #12
 801bc2e:	4770      	bx	lr
 801bc30:	24000158 	.word	0x24000158
 801bc34:	ffff0208 	.word	0xffff0208

0801bc38 <siscanf>:
 801bc38:	b40e      	push	{r1, r2, r3}
 801bc3a:	b510      	push	{r4, lr}
 801bc3c:	b09f      	sub	sp, #124	; 0x7c
 801bc3e:	ac21      	add	r4, sp, #132	; 0x84
 801bc40:	f44f 7101 	mov.w	r1, #516	; 0x204
 801bc44:	f854 2b04 	ldr.w	r2, [r4], #4
 801bc48:	9201      	str	r2, [sp, #4]
 801bc4a:	f8ad 101c 	strh.w	r1, [sp, #28]
 801bc4e:	9004      	str	r0, [sp, #16]
 801bc50:	9008      	str	r0, [sp, #32]
 801bc52:	f7e4 fbbd 	bl	80003d0 <strlen>
 801bc56:	4b0c      	ldr	r3, [pc, #48]	; (801bc88 <siscanf+0x50>)
 801bc58:	9005      	str	r0, [sp, #20]
 801bc5a:	9009      	str	r0, [sp, #36]	; 0x24
 801bc5c:	930d      	str	r3, [sp, #52]	; 0x34
 801bc5e:	480b      	ldr	r0, [pc, #44]	; (801bc8c <siscanf+0x54>)
 801bc60:	9a01      	ldr	r2, [sp, #4]
 801bc62:	6800      	ldr	r0, [r0, #0]
 801bc64:	9403      	str	r4, [sp, #12]
 801bc66:	2300      	movs	r3, #0
 801bc68:	9311      	str	r3, [sp, #68]	; 0x44
 801bc6a:	9316      	str	r3, [sp, #88]	; 0x58
 801bc6c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801bc70:	f8ad 301e 	strh.w	r3, [sp, #30]
 801bc74:	a904      	add	r1, sp, #16
 801bc76:	4623      	mov	r3, r4
 801bc78:	f002 fc94 	bl	801e5a4 <__ssvfiscanf_r>
 801bc7c:	b01f      	add	sp, #124	; 0x7c
 801bc7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bc82:	b003      	add	sp, #12
 801bc84:	4770      	bx	lr
 801bc86:	bf00      	nop
 801bc88:	0801bcb3 	.word	0x0801bcb3
 801bc8c:	24000158 	.word	0x24000158

0801bc90 <__sread>:
 801bc90:	b510      	push	{r4, lr}
 801bc92:	460c      	mov	r4, r1
 801bc94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bc98:	f000 f86e 	bl	801bd78 <_read_r>
 801bc9c:	2800      	cmp	r0, #0
 801bc9e:	bfab      	itete	ge
 801bca0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801bca2:	89a3      	ldrhlt	r3, [r4, #12]
 801bca4:	181b      	addge	r3, r3, r0
 801bca6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801bcaa:	bfac      	ite	ge
 801bcac:	6563      	strge	r3, [r4, #84]	; 0x54
 801bcae:	81a3      	strhlt	r3, [r4, #12]
 801bcb0:	bd10      	pop	{r4, pc}

0801bcb2 <__seofread>:
 801bcb2:	2000      	movs	r0, #0
 801bcb4:	4770      	bx	lr

0801bcb6 <__swrite>:
 801bcb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bcba:	461f      	mov	r7, r3
 801bcbc:	898b      	ldrh	r3, [r1, #12]
 801bcbe:	05db      	lsls	r3, r3, #23
 801bcc0:	4605      	mov	r5, r0
 801bcc2:	460c      	mov	r4, r1
 801bcc4:	4616      	mov	r6, r2
 801bcc6:	d505      	bpl.n	801bcd4 <__swrite+0x1e>
 801bcc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bccc:	2302      	movs	r3, #2
 801bcce:	2200      	movs	r2, #0
 801bcd0:	f000 f840 	bl	801bd54 <_lseek_r>
 801bcd4:	89a3      	ldrh	r3, [r4, #12]
 801bcd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801bcda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801bcde:	81a3      	strh	r3, [r4, #12]
 801bce0:	4632      	mov	r2, r6
 801bce2:	463b      	mov	r3, r7
 801bce4:	4628      	mov	r0, r5
 801bce6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bcea:	f000 b857 	b.w	801bd9c <_write_r>

0801bcee <__sseek>:
 801bcee:	b510      	push	{r4, lr}
 801bcf0:	460c      	mov	r4, r1
 801bcf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bcf6:	f000 f82d 	bl	801bd54 <_lseek_r>
 801bcfa:	1c43      	adds	r3, r0, #1
 801bcfc:	89a3      	ldrh	r3, [r4, #12]
 801bcfe:	bf15      	itete	ne
 801bd00:	6560      	strne	r0, [r4, #84]	; 0x54
 801bd02:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801bd06:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801bd0a:	81a3      	strheq	r3, [r4, #12]
 801bd0c:	bf18      	it	ne
 801bd0e:	81a3      	strhne	r3, [r4, #12]
 801bd10:	bd10      	pop	{r4, pc}

0801bd12 <__sclose>:
 801bd12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bd16:	f000 b80d 	b.w	801bd34 <_close_r>

0801bd1a <memset>:
 801bd1a:	4402      	add	r2, r0
 801bd1c:	4603      	mov	r3, r0
 801bd1e:	4293      	cmp	r3, r2
 801bd20:	d100      	bne.n	801bd24 <memset+0xa>
 801bd22:	4770      	bx	lr
 801bd24:	f803 1b01 	strb.w	r1, [r3], #1
 801bd28:	e7f9      	b.n	801bd1e <memset+0x4>
	...

0801bd2c <_localeconv_r>:
 801bd2c:	4800      	ldr	r0, [pc, #0]	; (801bd30 <_localeconv_r+0x4>)
 801bd2e:	4770      	bx	lr
 801bd30:	2400024c 	.word	0x2400024c

0801bd34 <_close_r>:
 801bd34:	b538      	push	{r3, r4, r5, lr}
 801bd36:	4d06      	ldr	r5, [pc, #24]	; (801bd50 <_close_r+0x1c>)
 801bd38:	2300      	movs	r3, #0
 801bd3a:	4604      	mov	r4, r0
 801bd3c:	4608      	mov	r0, r1
 801bd3e:	602b      	str	r3, [r5, #0]
 801bd40:	f7e8 f815 	bl	8003d6e <_close>
 801bd44:	1c43      	adds	r3, r0, #1
 801bd46:	d102      	bne.n	801bd4e <_close_r+0x1a>
 801bd48:	682b      	ldr	r3, [r5, #0]
 801bd4a:	b103      	cbz	r3, 801bd4e <_close_r+0x1a>
 801bd4c:	6023      	str	r3, [r4, #0]
 801bd4e:	bd38      	pop	{r3, r4, r5, pc}
 801bd50:	24003620 	.word	0x24003620

0801bd54 <_lseek_r>:
 801bd54:	b538      	push	{r3, r4, r5, lr}
 801bd56:	4d07      	ldr	r5, [pc, #28]	; (801bd74 <_lseek_r+0x20>)
 801bd58:	4604      	mov	r4, r0
 801bd5a:	4608      	mov	r0, r1
 801bd5c:	4611      	mov	r1, r2
 801bd5e:	2200      	movs	r2, #0
 801bd60:	602a      	str	r2, [r5, #0]
 801bd62:	461a      	mov	r2, r3
 801bd64:	f7e8 f82a 	bl	8003dbc <_lseek>
 801bd68:	1c43      	adds	r3, r0, #1
 801bd6a:	d102      	bne.n	801bd72 <_lseek_r+0x1e>
 801bd6c:	682b      	ldr	r3, [r5, #0]
 801bd6e:	b103      	cbz	r3, 801bd72 <_lseek_r+0x1e>
 801bd70:	6023      	str	r3, [r4, #0]
 801bd72:	bd38      	pop	{r3, r4, r5, pc}
 801bd74:	24003620 	.word	0x24003620

0801bd78 <_read_r>:
 801bd78:	b538      	push	{r3, r4, r5, lr}
 801bd7a:	4d07      	ldr	r5, [pc, #28]	; (801bd98 <_read_r+0x20>)
 801bd7c:	4604      	mov	r4, r0
 801bd7e:	4608      	mov	r0, r1
 801bd80:	4611      	mov	r1, r2
 801bd82:	2200      	movs	r2, #0
 801bd84:	602a      	str	r2, [r5, #0]
 801bd86:	461a      	mov	r2, r3
 801bd88:	f7e7 ffb8 	bl	8003cfc <_read>
 801bd8c:	1c43      	adds	r3, r0, #1
 801bd8e:	d102      	bne.n	801bd96 <_read_r+0x1e>
 801bd90:	682b      	ldr	r3, [r5, #0]
 801bd92:	b103      	cbz	r3, 801bd96 <_read_r+0x1e>
 801bd94:	6023      	str	r3, [r4, #0]
 801bd96:	bd38      	pop	{r3, r4, r5, pc}
 801bd98:	24003620 	.word	0x24003620

0801bd9c <_write_r>:
 801bd9c:	b538      	push	{r3, r4, r5, lr}
 801bd9e:	4d07      	ldr	r5, [pc, #28]	; (801bdbc <_write_r+0x20>)
 801bda0:	4604      	mov	r4, r0
 801bda2:	4608      	mov	r0, r1
 801bda4:	4611      	mov	r1, r2
 801bda6:	2200      	movs	r2, #0
 801bda8:	602a      	str	r2, [r5, #0]
 801bdaa:	461a      	mov	r2, r3
 801bdac:	f7e7 ffc3 	bl	8003d36 <_write>
 801bdb0:	1c43      	adds	r3, r0, #1
 801bdb2:	d102      	bne.n	801bdba <_write_r+0x1e>
 801bdb4:	682b      	ldr	r3, [r5, #0]
 801bdb6:	b103      	cbz	r3, 801bdba <_write_r+0x1e>
 801bdb8:	6023      	str	r3, [r4, #0]
 801bdba:	bd38      	pop	{r3, r4, r5, pc}
 801bdbc:	24003620 	.word	0x24003620

0801bdc0 <__errno>:
 801bdc0:	4b01      	ldr	r3, [pc, #4]	; (801bdc8 <__errno+0x8>)
 801bdc2:	6818      	ldr	r0, [r3, #0]
 801bdc4:	4770      	bx	lr
 801bdc6:	bf00      	nop
 801bdc8:	24000158 	.word	0x24000158

0801bdcc <__libc_init_array>:
 801bdcc:	b570      	push	{r4, r5, r6, lr}
 801bdce:	4d0d      	ldr	r5, [pc, #52]	; (801be04 <__libc_init_array+0x38>)
 801bdd0:	4c0d      	ldr	r4, [pc, #52]	; (801be08 <__libc_init_array+0x3c>)
 801bdd2:	1b64      	subs	r4, r4, r5
 801bdd4:	10a4      	asrs	r4, r4, #2
 801bdd6:	2600      	movs	r6, #0
 801bdd8:	42a6      	cmp	r6, r4
 801bdda:	d109      	bne.n	801bdf0 <__libc_init_array+0x24>
 801bddc:	4d0b      	ldr	r5, [pc, #44]	; (801be0c <__libc_init_array+0x40>)
 801bdde:	4c0c      	ldr	r4, [pc, #48]	; (801be10 <__libc_init_array+0x44>)
 801bde0:	f003 ff1e 	bl	801fc20 <_init>
 801bde4:	1b64      	subs	r4, r4, r5
 801bde6:	10a4      	asrs	r4, r4, #2
 801bde8:	2600      	movs	r6, #0
 801bdea:	42a6      	cmp	r6, r4
 801bdec:	d105      	bne.n	801bdfa <__libc_init_array+0x2e>
 801bdee:	bd70      	pop	{r4, r5, r6, pc}
 801bdf0:	f855 3b04 	ldr.w	r3, [r5], #4
 801bdf4:	4798      	blx	r3
 801bdf6:	3601      	adds	r6, #1
 801bdf8:	e7ee      	b.n	801bdd8 <__libc_init_array+0xc>
 801bdfa:	f855 3b04 	ldr.w	r3, [r5], #4
 801bdfe:	4798      	blx	r3
 801be00:	3601      	adds	r6, #1
 801be02:	e7f2      	b.n	801bdea <__libc_init_array+0x1e>
 801be04:	080207c4 	.word	0x080207c4
 801be08:	080207c4 	.word	0x080207c4
 801be0c:	080207c4 	.word	0x080207c4
 801be10:	080207c8 	.word	0x080207c8

0801be14 <__retarget_lock_init_recursive>:
 801be14:	4770      	bx	lr

0801be16 <__retarget_lock_acquire_recursive>:
 801be16:	4770      	bx	lr

0801be18 <__retarget_lock_release_recursive>:
 801be18:	4770      	bx	lr

0801be1a <strcpy>:
 801be1a:	4603      	mov	r3, r0
 801be1c:	f811 2b01 	ldrb.w	r2, [r1], #1
 801be20:	f803 2b01 	strb.w	r2, [r3], #1
 801be24:	2a00      	cmp	r2, #0
 801be26:	d1f9      	bne.n	801be1c <strcpy+0x2>
 801be28:	4770      	bx	lr

0801be2a <memcpy>:
 801be2a:	440a      	add	r2, r1
 801be2c:	4291      	cmp	r1, r2
 801be2e:	f100 33ff 	add.w	r3, r0, #4294967295
 801be32:	d100      	bne.n	801be36 <memcpy+0xc>
 801be34:	4770      	bx	lr
 801be36:	b510      	push	{r4, lr}
 801be38:	f811 4b01 	ldrb.w	r4, [r1], #1
 801be3c:	f803 4f01 	strb.w	r4, [r3, #1]!
 801be40:	4291      	cmp	r1, r2
 801be42:	d1f9      	bne.n	801be38 <memcpy+0xe>
 801be44:	bd10      	pop	{r4, pc}
	...

0801be48 <nanf>:
 801be48:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801be50 <nanf+0x8>
 801be4c:	4770      	bx	lr
 801be4e:	bf00      	nop
 801be50:	7fc00000 	.word	0x7fc00000

0801be54 <quorem>:
 801be54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801be58:	6903      	ldr	r3, [r0, #16]
 801be5a:	690c      	ldr	r4, [r1, #16]
 801be5c:	42a3      	cmp	r3, r4
 801be5e:	4607      	mov	r7, r0
 801be60:	db7e      	blt.n	801bf60 <quorem+0x10c>
 801be62:	3c01      	subs	r4, #1
 801be64:	f101 0814 	add.w	r8, r1, #20
 801be68:	f100 0514 	add.w	r5, r0, #20
 801be6c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801be70:	9301      	str	r3, [sp, #4]
 801be72:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801be76:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801be7a:	3301      	adds	r3, #1
 801be7c:	429a      	cmp	r2, r3
 801be7e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801be82:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801be86:	fbb2 f6f3 	udiv	r6, r2, r3
 801be8a:	d331      	bcc.n	801bef0 <quorem+0x9c>
 801be8c:	f04f 0e00 	mov.w	lr, #0
 801be90:	4640      	mov	r0, r8
 801be92:	46ac      	mov	ip, r5
 801be94:	46f2      	mov	sl, lr
 801be96:	f850 2b04 	ldr.w	r2, [r0], #4
 801be9a:	b293      	uxth	r3, r2
 801be9c:	fb06 e303 	mla	r3, r6, r3, lr
 801bea0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801bea4:	0c1a      	lsrs	r2, r3, #16
 801bea6:	b29b      	uxth	r3, r3
 801bea8:	ebaa 0303 	sub.w	r3, sl, r3
 801beac:	f8dc a000 	ldr.w	sl, [ip]
 801beb0:	fa13 f38a 	uxtah	r3, r3, sl
 801beb4:	fb06 220e 	mla	r2, r6, lr, r2
 801beb8:	9300      	str	r3, [sp, #0]
 801beba:	9b00      	ldr	r3, [sp, #0]
 801bebc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801bec0:	b292      	uxth	r2, r2
 801bec2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801bec6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801beca:	f8bd 3000 	ldrh.w	r3, [sp]
 801bece:	4581      	cmp	r9, r0
 801bed0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801bed4:	f84c 3b04 	str.w	r3, [ip], #4
 801bed8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801bedc:	d2db      	bcs.n	801be96 <quorem+0x42>
 801bede:	f855 300b 	ldr.w	r3, [r5, fp]
 801bee2:	b92b      	cbnz	r3, 801bef0 <quorem+0x9c>
 801bee4:	9b01      	ldr	r3, [sp, #4]
 801bee6:	3b04      	subs	r3, #4
 801bee8:	429d      	cmp	r5, r3
 801beea:	461a      	mov	r2, r3
 801beec:	d32c      	bcc.n	801bf48 <quorem+0xf4>
 801beee:	613c      	str	r4, [r7, #16]
 801bef0:	4638      	mov	r0, r7
 801bef2:	f001 f96b 	bl	801d1cc <__mcmp>
 801bef6:	2800      	cmp	r0, #0
 801bef8:	db22      	blt.n	801bf40 <quorem+0xec>
 801befa:	3601      	adds	r6, #1
 801befc:	4629      	mov	r1, r5
 801befe:	2000      	movs	r0, #0
 801bf00:	f858 2b04 	ldr.w	r2, [r8], #4
 801bf04:	f8d1 c000 	ldr.w	ip, [r1]
 801bf08:	b293      	uxth	r3, r2
 801bf0a:	1ac3      	subs	r3, r0, r3
 801bf0c:	0c12      	lsrs	r2, r2, #16
 801bf0e:	fa13 f38c 	uxtah	r3, r3, ip
 801bf12:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 801bf16:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801bf1a:	b29b      	uxth	r3, r3
 801bf1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801bf20:	45c1      	cmp	r9, r8
 801bf22:	f841 3b04 	str.w	r3, [r1], #4
 801bf26:	ea4f 4022 	mov.w	r0, r2, asr #16
 801bf2a:	d2e9      	bcs.n	801bf00 <quorem+0xac>
 801bf2c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801bf30:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801bf34:	b922      	cbnz	r2, 801bf40 <quorem+0xec>
 801bf36:	3b04      	subs	r3, #4
 801bf38:	429d      	cmp	r5, r3
 801bf3a:	461a      	mov	r2, r3
 801bf3c:	d30a      	bcc.n	801bf54 <quorem+0x100>
 801bf3e:	613c      	str	r4, [r7, #16]
 801bf40:	4630      	mov	r0, r6
 801bf42:	b003      	add	sp, #12
 801bf44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bf48:	6812      	ldr	r2, [r2, #0]
 801bf4a:	3b04      	subs	r3, #4
 801bf4c:	2a00      	cmp	r2, #0
 801bf4e:	d1ce      	bne.n	801beee <quorem+0x9a>
 801bf50:	3c01      	subs	r4, #1
 801bf52:	e7c9      	b.n	801bee8 <quorem+0x94>
 801bf54:	6812      	ldr	r2, [r2, #0]
 801bf56:	3b04      	subs	r3, #4
 801bf58:	2a00      	cmp	r2, #0
 801bf5a:	d1f0      	bne.n	801bf3e <quorem+0xea>
 801bf5c:	3c01      	subs	r4, #1
 801bf5e:	e7eb      	b.n	801bf38 <quorem+0xe4>
 801bf60:	2000      	movs	r0, #0
 801bf62:	e7ee      	b.n	801bf42 <quorem+0xee>
 801bf64:	0000      	movs	r0, r0
	...

0801bf68 <_dtoa_r>:
 801bf68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bf6c:	ed2d 8b02 	vpush	{d8}
 801bf70:	69c5      	ldr	r5, [r0, #28]
 801bf72:	b091      	sub	sp, #68	; 0x44
 801bf74:	ed8d 0b02 	vstr	d0, [sp, #8]
 801bf78:	ec59 8b10 	vmov	r8, r9, d0
 801bf7c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 801bf7e:	9106      	str	r1, [sp, #24]
 801bf80:	4606      	mov	r6, r0
 801bf82:	9208      	str	r2, [sp, #32]
 801bf84:	930c      	str	r3, [sp, #48]	; 0x30
 801bf86:	b975      	cbnz	r5, 801bfa6 <_dtoa_r+0x3e>
 801bf88:	2010      	movs	r0, #16
 801bf8a:	f000 fda5 	bl	801cad8 <malloc>
 801bf8e:	4602      	mov	r2, r0
 801bf90:	61f0      	str	r0, [r6, #28]
 801bf92:	b920      	cbnz	r0, 801bf9e <_dtoa_r+0x36>
 801bf94:	4ba6      	ldr	r3, [pc, #664]	; (801c230 <_dtoa_r+0x2c8>)
 801bf96:	21ef      	movs	r1, #239	; 0xef
 801bf98:	48a6      	ldr	r0, [pc, #664]	; (801c234 <_dtoa_r+0x2cc>)
 801bf9a:	f002 ff31 	bl	801ee00 <__assert_func>
 801bf9e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801bfa2:	6005      	str	r5, [r0, #0]
 801bfa4:	60c5      	str	r5, [r0, #12]
 801bfa6:	69f3      	ldr	r3, [r6, #28]
 801bfa8:	6819      	ldr	r1, [r3, #0]
 801bfaa:	b151      	cbz	r1, 801bfc2 <_dtoa_r+0x5a>
 801bfac:	685a      	ldr	r2, [r3, #4]
 801bfae:	604a      	str	r2, [r1, #4]
 801bfb0:	2301      	movs	r3, #1
 801bfb2:	4093      	lsls	r3, r2
 801bfb4:	608b      	str	r3, [r1, #8]
 801bfb6:	4630      	mov	r0, r6
 801bfb8:	f000 fe82 	bl	801ccc0 <_Bfree>
 801bfbc:	69f3      	ldr	r3, [r6, #28]
 801bfbe:	2200      	movs	r2, #0
 801bfc0:	601a      	str	r2, [r3, #0]
 801bfc2:	f1b9 0300 	subs.w	r3, r9, #0
 801bfc6:	bfbb      	ittet	lt
 801bfc8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801bfcc:	9303      	strlt	r3, [sp, #12]
 801bfce:	2300      	movge	r3, #0
 801bfd0:	2201      	movlt	r2, #1
 801bfd2:	bfac      	ite	ge
 801bfd4:	6023      	strge	r3, [r4, #0]
 801bfd6:	6022      	strlt	r2, [r4, #0]
 801bfd8:	4b97      	ldr	r3, [pc, #604]	; (801c238 <_dtoa_r+0x2d0>)
 801bfda:	9c03      	ldr	r4, [sp, #12]
 801bfdc:	43a3      	bics	r3, r4
 801bfde:	d11c      	bne.n	801c01a <_dtoa_r+0xb2>
 801bfe0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801bfe2:	f242 730f 	movw	r3, #9999	; 0x270f
 801bfe6:	6013      	str	r3, [r2, #0]
 801bfe8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 801bfec:	ea53 0308 	orrs.w	r3, r3, r8
 801bff0:	f000 84fb 	beq.w	801c9ea <_dtoa_r+0xa82>
 801bff4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801bff6:	b963      	cbnz	r3, 801c012 <_dtoa_r+0xaa>
 801bff8:	4b90      	ldr	r3, [pc, #576]	; (801c23c <_dtoa_r+0x2d4>)
 801bffa:	e020      	b.n	801c03e <_dtoa_r+0xd6>
 801bffc:	4b90      	ldr	r3, [pc, #576]	; (801c240 <_dtoa_r+0x2d8>)
 801bffe:	9301      	str	r3, [sp, #4]
 801c000:	3308      	adds	r3, #8
 801c002:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801c004:	6013      	str	r3, [r2, #0]
 801c006:	9801      	ldr	r0, [sp, #4]
 801c008:	b011      	add	sp, #68	; 0x44
 801c00a:	ecbd 8b02 	vpop	{d8}
 801c00e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c012:	4b8a      	ldr	r3, [pc, #552]	; (801c23c <_dtoa_r+0x2d4>)
 801c014:	9301      	str	r3, [sp, #4]
 801c016:	3303      	adds	r3, #3
 801c018:	e7f3      	b.n	801c002 <_dtoa_r+0x9a>
 801c01a:	ed9d 8b02 	vldr	d8, [sp, #8]
 801c01e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801c022:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c026:	d10c      	bne.n	801c042 <_dtoa_r+0xda>
 801c028:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801c02a:	2301      	movs	r3, #1
 801c02c:	6013      	str	r3, [r2, #0]
 801c02e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801c030:	2b00      	cmp	r3, #0
 801c032:	f000 84d7 	beq.w	801c9e4 <_dtoa_r+0xa7c>
 801c036:	4b83      	ldr	r3, [pc, #524]	; (801c244 <_dtoa_r+0x2dc>)
 801c038:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801c03a:	6013      	str	r3, [r2, #0]
 801c03c:	3b01      	subs	r3, #1
 801c03e:	9301      	str	r3, [sp, #4]
 801c040:	e7e1      	b.n	801c006 <_dtoa_r+0x9e>
 801c042:	aa0e      	add	r2, sp, #56	; 0x38
 801c044:	a90f      	add	r1, sp, #60	; 0x3c
 801c046:	4630      	mov	r0, r6
 801c048:	eeb0 0b48 	vmov.f64	d0, d8
 801c04c:	f001 f9d4 	bl	801d3f8 <__d2b>
 801c050:	f3c4 530a 	ubfx	r3, r4, #20, #11
 801c054:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801c056:	4605      	mov	r5, r0
 801c058:	2b00      	cmp	r3, #0
 801c05a:	d046      	beq.n	801c0ea <_dtoa_r+0x182>
 801c05c:	eeb0 7b48 	vmov.f64	d7, d8
 801c060:	ee18 1a90 	vmov	r1, s17
 801c064:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801c068:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 801c06c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 801c070:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801c074:	2000      	movs	r0, #0
 801c076:	ee07 1a90 	vmov	s15, r1
 801c07a:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 801c07e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 801c218 <_dtoa_r+0x2b0>
 801c082:	ee37 7b46 	vsub.f64	d7, d7, d6
 801c086:	ed9f 6b66 	vldr	d6, [pc, #408]	; 801c220 <_dtoa_r+0x2b8>
 801c08a:	eea7 6b05 	vfma.f64	d6, d7, d5
 801c08e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 801c228 <_dtoa_r+0x2c0>
 801c092:	ee07 3a90 	vmov	s15, r3
 801c096:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801c09a:	eeb0 7b46 	vmov.f64	d7, d6
 801c09e:	eea4 7b05 	vfma.f64	d7, d4, d5
 801c0a2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801c0a6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801c0aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c0ae:	ee16 ba90 	vmov	fp, s13
 801c0b2:	9009      	str	r0, [sp, #36]	; 0x24
 801c0b4:	d508      	bpl.n	801c0c8 <_dtoa_r+0x160>
 801c0b6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801c0ba:	eeb4 6b47 	vcmp.f64	d6, d7
 801c0be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c0c2:	bf18      	it	ne
 801c0c4:	f10b 3bff 	addne.w	fp, fp, #4294967295
 801c0c8:	f1bb 0f16 	cmp.w	fp, #22
 801c0cc:	d82b      	bhi.n	801c126 <_dtoa_r+0x1be>
 801c0ce:	495e      	ldr	r1, [pc, #376]	; (801c248 <_dtoa_r+0x2e0>)
 801c0d0:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 801c0d4:	ed91 7b00 	vldr	d7, [r1]
 801c0d8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801c0dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c0e0:	d501      	bpl.n	801c0e6 <_dtoa_r+0x17e>
 801c0e2:	f10b 3bff 	add.w	fp, fp, #4294967295
 801c0e6:	2100      	movs	r1, #0
 801c0e8:	e01e      	b.n	801c128 <_dtoa_r+0x1c0>
 801c0ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c0ec:	4413      	add	r3, r2
 801c0ee:	f203 4132 	addw	r1, r3, #1074	; 0x432
 801c0f2:	2920      	cmp	r1, #32
 801c0f4:	bfc1      	itttt	gt
 801c0f6:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 801c0fa:	408c      	lslgt	r4, r1
 801c0fc:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 801c100:	fa28 f101 	lsrgt.w	r1, r8, r1
 801c104:	bfd6      	itet	le
 801c106:	f1c1 0120 	rsble	r1, r1, #32
 801c10a:	4321      	orrgt	r1, r4
 801c10c:	fa08 f101 	lslle.w	r1, r8, r1
 801c110:	ee07 1a90 	vmov	s15, r1
 801c114:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801c118:	3b01      	subs	r3, #1
 801c11a:	ee17 1a90 	vmov	r1, s15
 801c11e:	2001      	movs	r0, #1
 801c120:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 801c124:	e7a7      	b.n	801c076 <_dtoa_r+0x10e>
 801c126:	2101      	movs	r1, #1
 801c128:	1ad2      	subs	r2, r2, r3
 801c12a:	1e53      	subs	r3, r2, #1
 801c12c:	9305      	str	r3, [sp, #20]
 801c12e:	bf45      	ittet	mi
 801c130:	f1c2 0301 	rsbmi	r3, r2, #1
 801c134:	9304      	strmi	r3, [sp, #16]
 801c136:	2300      	movpl	r3, #0
 801c138:	2300      	movmi	r3, #0
 801c13a:	bf4c      	ite	mi
 801c13c:	9305      	strmi	r3, [sp, #20]
 801c13e:	9304      	strpl	r3, [sp, #16]
 801c140:	f1bb 0f00 	cmp.w	fp, #0
 801c144:	910b      	str	r1, [sp, #44]	; 0x2c
 801c146:	db18      	blt.n	801c17a <_dtoa_r+0x212>
 801c148:	9b05      	ldr	r3, [sp, #20]
 801c14a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 801c14e:	445b      	add	r3, fp
 801c150:	9305      	str	r3, [sp, #20]
 801c152:	2300      	movs	r3, #0
 801c154:	9a06      	ldr	r2, [sp, #24]
 801c156:	2a09      	cmp	r2, #9
 801c158:	d848      	bhi.n	801c1ec <_dtoa_r+0x284>
 801c15a:	2a05      	cmp	r2, #5
 801c15c:	bfc4      	itt	gt
 801c15e:	3a04      	subgt	r2, #4
 801c160:	9206      	strgt	r2, [sp, #24]
 801c162:	9a06      	ldr	r2, [sp, #24]
 801c164:	f1a2 0202 	sub.w	r2, r2, #2
 801c168:	bfcc      	ite	gt
 801c16a:	2400      	movgt	r4, #0
 801c16c:	2401      	movle	r4, #1
 801c16e:	2a03      	cmp	r2, #3
 801c170:	d847      	bhi.n	801c202 <_dtoa_r+0x29a>
 801c172:	e8df f002 	tbb	[pc, r2]
 801c176:	2d0b      	.short	0x2d0b
 801c178:	392b      	.short	0x392b
 801c17a:	9b04      	ldr	r3, [sp, #16]
 801c17c:	2200      	movs	r2, #0
 801c17e:	eba3 030b 	sub.w	r3, r3, fp
 801c182:	9304      	str	r3, [sp, #16]
 801c184:	920a      	str	r2, [sp, #40]	; 0x28
 801c186:	f1cb 0300 	rsb	r3, fp, #0
 801c18a:	e7e3      	b.n	801c154 <_dtoa_r+0x1ec>
 801c18c:	2200      	movs	r2, #0
 801c18e:	9207      	str	r2, [sp, #28]
 801c190:	9a08      	ldr	r2, [sp, #32]
 801c192:	2a00      	cmp	r2, #0
 801c194:	dc38      	bgt.n	801c208 <_dtoa_r+0x2a0>
 801c196:	f04f 0a01 	mov.w	sl, #1
 801c19a:	46d1      	mov	r9, sl
 801c19c:	4652      	mov	r2, sl
 801c19e:	f8cd a020 	str.w	sl, [sp, #32]
 801c1a2:	69f7      	ldr	r7, [r6, #28]
 801c1a4:	2100      	movs	r1, #0
 801c1a6:	2004      	movs	r0, #4
 801c1a8:	f100 0c14 	add.w	ip, r0, #20
 801c1ac:	4594      	cmp	ip, r2
 801c1ae:	d930      	bls.n	801c212 <_dtoa_r+0x2aa>
 801c1b0:	6079      	str	r1, [r7, #4]
 801c1b2:	4630      	mov	r0, r6
 801c1b4:	930d      	str	r3, [sp, #52]	; 0x34
 801c1b6:	f000 fd43 	bl	801cc40 <_Balloc>
 801c1ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801c1bc:	9001      	str	r0, [sp, #4]
 801c1be:	4602      	mov	r2, r0
 801c1c0:	2800      	cmp	r0, #0
 801c1c2:	d145      	bne.n	801c250 <_dtoa_r+0x2e8>
 801c1c4:	4b21      	ldr	r3, [pc, #132]	; (801c24c <_dtoa_r+0x2e4>)
 801c1c6:	f240 11af 	movw	r1, #431	; 0x1af
 801c1ca:	e6e5      	b.n	801bf98 <_dtoa_r+0x30>
 801c1cc:	2201      	movs	r2, #1
 801c1ce:	e7de      	b.n	801c18e <_dtoa_r+0x226>
 801c1d0:	2200      	movs	r2, #0
 801c1d2:	9207      	str	r2, [sp, #28]
 801c1d4:	9a08      	ldr	r2, [sp, #32]
 801c1d6:	eb0b 0a02 	add.w	sl, fp, r2
 801c1da:	f10a 0901 	add.w	r9, sl, #1
 801c1de:	464a      	mov	r2, r9
 801c1e0:	2a01      	cmp	r2, #1
 801c1e2:	bfb8      	it	lt
 801c1e4:	2201      	movlt	r2, #1
 801c1e6:	e7dc      	b.n	801c1a2 <_dtoa_r+0x23a>
 801c1e8:	2201      	movs	r2, #1
 801c1ea:	e7f2      	b.n	801c1d2 <_dtoa_r+0x26a>
 801c1ec:	2401      	movs	r4, #1
 801c1ee:	2200      	movs	r2, #0
 801c1f0:	e9cd 2406 	strd	r2, r4, [sp, #24]
 801c1f4:	f04f 3aff 	mov.w	sl, #4294967295
 801c1f8:	2100      	movs	r1, #0
 801c1fa:	46d1      	mov	r9, sl
 801c1fc:	2212      	movs	r2, #18
 801c1fe:	9108      	str	r1, [sp, #32]
 801c200:	e7cf      	b.n	801c1a2 <_dtoa_r+0x23a>
 801c202:	2201      	movs	r2, #1
 801c204:	9207      	str	r2, [sp, #28]
 801c206:	e7f5      	b.n	801c1f4 <_dtoa_r+0x28c>
 801c208:	f8dd a020 	ldr.w	sl, [sp, #32]
 801c20c:	46d1      	mov	r9, sl
 801c20e:	4652      	mov	r2, sl
 801c210:	e7c7      	b.n	801c1a2 <_dtoa_r+0x23a>
 801c212:	3101      	adds	r1, #1
 801c214:	0040      	lsls	r0, r0, #1
 801c216:	e7c7      	b.n	801c1a8 <_dtoa_r+0x240>
 801c218:	636f4361 	.word	0x636f4361
 801c21c:	3fd287a7 	.word	0x3fd287a7
 801c220:	8b60c8b3 	.word	0x8b60c8b3
 801c224:	3fc68a28 	.word	0x3fc68a28
 801c228:	509f79fb 	.word	0x509f79fb
 801c22c:	3fd34413 	.word	0x3fd34413
 801c230:	080203bc 	.word	0x080203bc
 801c234:	080203d3 	.word	0x080203d3
 801c238:	7ff00000 	.word	0x7ff00000
 801c23c:	080203b8 	.word	0x080203b8
 801c240:	080203af 	.word	0x080203af
 801c244:	08020711 	.word	0x08020711
 801c248:	080204c0 	.word	0x080204c0
 801c24c:	0802042b 	.word	0x0802042b
 801c250:	69f2      	ldr	r2, [r6, #28]
 801c252:	9901      	ldr	r1, [sp, #4]
 801c254:	6011      	str	r1, [r2, #0]
 801c256:	f1b9 0f0e 	cmp.w	r9, #14
 801c25a:	d86c      	bhi.n	801c336 <_dtoa_r+0x3ce>
 801c25c:	2c00      	cmp	r4, #0
 801c25e:	d06a      	beq.n	801c336 <_dtoa_r+0x3ce>
 801c260:	f1bb 0f00 	cmp.w	fp, #0
 801c264:	f340 80a0 	ble.w	801c3a8 <_dtoa_r+0x440>
 801c268:	4ac1      	ldr	r2, [pc, #772]	; (801c570 <_dtoa_r+0x608>)
 801c26a:	f00b 010f 	and.w	r1, fp, #15
 801c26e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801c272:	f41b 7f80 	tst.w	fp, #256	; 0x100
 801c276:	ed92 7b00 	vldr	d7, [r2]
 801c27a:	ea4f 122b 	mov.w	r2, fp, asr #4
 801c27e:	f000 8087 	beq.w	801c390 <_dtoa_r+0x428>
 801c282:	49bc      	ldr	r1, [pc, #752]	; (801c574 <_dtoa_r+0x60c>)
 801c284:	ed91 6b08 	vldr	d6, [r1, #32]
 801c288:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801c28c:	ed8d 6b02 	vstr	d6, [sp, #8]
 801c290:	f002 020f 	and.w	r2, r2, #15
 801c294:	2103      	movs	r1, #3
 801c296:	48b7      	ldr	r0, [pc, #732]	; (801c574 <_dtoa_r+0x60c>)
 801c298:	2a00      	cmp	r2, #0
 801c29a:	d17b      	bne.n	801c394 <_dtoa_r+0x42c>
 801c29c:	ed9d 6b02 	vldr	d6, [sp, #8]
 801c2a0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801c2a4:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c2a8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801c2aa:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c2ae:	2a00      	cmp	r2, #0
 801c2b0:	f000 80a0 	beq.w	801c3f4 <_dtoa_r+0x48c>
 801c2b4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801c2b8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801c2bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c2c0:	f140 8098 	bpl.w	801c3f4 <_dtoa_r+0x48c>
 801c2c4:	f1b9 0f00 	cmp.w	r9, #0
 801c2c8:	f000 8094 	beq.w	801c3f4 <_dtoa_r+0x48c>
 801c2cc:	f1ba 0f00 	cmp.w	sl, #0
 801c2d0:	dd2f      	ble.n	801c332 <_dtoa_r+0x3ca>
 801c2d2:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 801c2d6:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c2da:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c2de:	f10b 32ff 	add.w	r2, fp, #4294967295
 801c2e2:	3101      	adds	r1, #1
 801c2e4:	4654      	mov	r4, sl
 801c2e6:	ed9d 6b02 	vldr	d6, [sp, #8]
 801c2ea:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 801c2ee:	ee07 1a90 	vmov	s15, r1
 801c2f2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801c2f6:	eea7 5b06 	vfma.f64	d5, d7, d6
 801c2fa:	ee15 7a90 	vmov	r7, s11
 801c2fe:	ec51 0b15 	vmov	r0, r1, d5
 801c302:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 801c306:	2c00      	cmp	r4, #0
 801c308:	d177      	bne.n	801c3fa <_dtoa_r+0x492>
 801c30a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801c30e:	ee36 6b47 	vsub.f64	d6, d6, d7
 801c312:	ec41 0b17 	vmov	d7, r0, r1
 801c316:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c31a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c31e:	f300 826a 	bgt.w	801c7f6 <_dtoa_r+0x88e>
 801c322:	eeb1 7b47 	vneg.f64	d7, d7
 801c326:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c32a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c32e:	f100 8260 	bmi.w	801c7f2 <_dtoa_r+0x88a>
 801c332:	ed8d 8b02 	vstr	d8, [sp, #8]
 801c336:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801c338:	2a00      	cmp	r2, #0
 801c33a:	f2c0 811d 	blt.w	801c578 <_dtoa_r+0x610>
 801c33e:	f1bb 0f0e 	cmp.w	fp, #14
 801c342:	f300 8119 	bgt.w	801c578 <_dtoa_r+0x610>
 801c346:	4b8a      	ldr	r3, [pc, #552]	; (801c570 <_dtoa_r+0x608>)
 801c348:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801c34c:	ed93 6b00 	vldr	d6, [r3]
 801c350:	9b08      	ldr	r3, [sp, #32]
 801c352:	2b00      	cmp	r3, #0
 801c354:	f280 80b7 	bge.w	801c4c6 <_dtoa_r+0x55e>
 801c358:	f1b9 0f00 	cmp.w	r9, #0
 801c35c:	f300 80b3 	bgt.w	801c4c6 <_dtoa_r+0x55e>
 801c360:	f040 8246 	bne.w	801c7f0 <_dtoa_r+0x888>
 801c364:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801c368:	ee26 6b07 	vmul.f64	d6, d6, d7
 801c36c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c370:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c374:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c378:	464c      	mov	r4, r9
 801c37a:	464f      	mov	r7, r9
 801c37c:	f280 821c 	bge.w	801c7b8 <_dtoa_r+0x850>
 801c380:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801c384:	2331      	movs	r3, #49	; 0x31
 801c386:	f808 3b01 	strb.w	r3, [r8], #1
 801c38a:	f10b 0b01 	add.w	fp, fp, #1
 801c38e:	e218      	b.n	801c7c2 <_dtoa_r+0x85a>
 801c390:	2102      	movs	r1, #2
 801c392:	e780      	b.n	801c296 <_dtoa_r+0x32e>
 801c394:	07d4      	lsls	r4, r2, #31
 801c396:	d504      	bpl.n	801c3a2 <_dtoa_r+0x43a>
 801c398:	ed90 6b00 	vldr	d6, [r0]
 801c39c:	3101      	adds	r1, #1
 801c39e:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c3a2:	1052      	asrs	r2, r2, #1
 801c3a4:	3008      	adds	r0, #8
 801c3a6:	e777      	b.n	801c298 <_dtoa_r+0x330>
 801c3a8:	d022      	beq.n	801c3f0 <_dtoa_r+0x488>
 801c3aa:	f1cb 0200 	rsb	r2, fp, #0
 801c3ae:	4970      	ldr	r1, [pc, #448]	; (801c570 <_dtoa_r+0x608>)
 801c3b0:	f002 000f 	and.w	r0, r2, #15
 801c3b4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801c3b8:	ed91 7b00 	vldr	d7, [r1]
 801c3bc:	ee28 7b07 	vmul.f64	d7, d8, d7
 801c3c0:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c3c4:	486b      	ldr	r0, [pc, #428]	; (801c574 <_dtoa_r+0x60c>)
 801c3c6:	1112      	asrs	r2, r2, #4
 801c3c8:	2400      	movs	r4, #0
 801c3ca:	2102      	movs	r1, #2
 801c3cc:	b92a      	cbnz	r2, 801c3da <_dtoa_r+0x472>
 801c3ce:	2c00      	cmp	r4, #0
 801c3d0:	f43f af6a 	beq.w	801c2a8 <_dtoa_r+0x340>
 801c3d4:	ed8d 7b02 	vstr	d7, [sp, #8]
 801c3d8:	e766      	b.n	801c2a8 <_dtoa_r+0x340>
 801c3da:	07d7      	lsls	r7, r2, #31
 801c3dc:	d505      	bpl.n	801c3ea <_dtoa_r+0x482>
 801c3de:	ed90 6b00 	vldr	d6, [r0]
 801c3e2:	3101      	adds	r1, #1
 801c3e4:	2401      	movs	r4, #1
 801c3e6:	ee27 7b06 	vmul.f64	d7, d7, d6
 801c3ea:	1052      	asrs	r2, r2, #1
 801c3ec:	3008      	adds	r0, #8
 801c3ee:	e7ed      	b.n	801c3cc <_dtoa_r+0x464>
 801c3f0:	2102      	movs	r1, #2
 801c3f2:	e759      	b.n	801c2a8 <_dtoa_r+0x340>
 801c3f4:	465a      	mov	r2, fp
 801c3f6:	464c      	mov	r4, r9
 801c3f8:	e775      	b.n	801c2e6 <_dtoa_r+0x37e>
 801c3fa:	ec41 0b17 	vmov	d7, r0, r1
 801c3fe:	495c      	ldr	r1, [pc, #368]	; (801c570 <_dtoa_r+0x608>)
 801c400:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 801c404:	ed11 4b02 	vldr	d4, [r1, #-8]
 801c408:	9901      	ldr	r1, [sp, #4]
 801c40a:	440c      	add	r4, r1
 801c40c:	9907      	ldr	r1, [sp, #28]
 801c40e:	b351      	cbz	r1, 801c466 <_dtoa_r+0x4fe>
 801c410:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 801c414:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 801c418:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801c41c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801c420:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801c424:	ee35 7b47 	vsub.f64	d7, d5, d7
 801c428:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801c42c:	ee14 1a90 	vmov	r1, s9
 801c430:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801c434:	3130      	adds	r1, #48	; 0x30
 801c436:	ee36 6b45 	vsub.f64	d6, d6, d5
 801c43a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801c43e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c442:	f808 1b01 	strb.w	r1, [r8], #1
 801c446:	d439      	bmi.n	801c4bc <_dtoa_r+0x554>
 801c448:	ee32 5b46 	vsub.f64	d5, d2, d6
 801c44c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801c450:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c454:	d472      	bmi.n	801c53c <_dtoa_r+0x5d4>
 801c456:	45a0      	cmp	r8, r4
 801c458:	f43f af6b 	beq.w	801c332 <_dtoa_r+0x3ca>
 801c45c:	ee27 7b03 	vmul.f64	d7, d7, d3
 801c460:	ee26 6b03 	vmul.f64	d6, d6, d3
 801c464:	e7e0      	b.n	801c428 <_dtoa_r+0x4c0>
 801c466:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801c46a:	ee27 7b04 	vmul.f64	d7, d7, d4
 801c46e:	4620      	mov	r0, r4
 801c470:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801c474:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801c478:	ee14 1a90 	vmov	r1, s9
 801c47c:	3130      	adds	r1, #48	; 0x30
 801c47e:	f808 1b01 	strb.w	r1, [r8], #1
 801c482:	45a0      	cmp	r8, r4
 801c484:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801c488:	ee36 6b45 	vsub.f64	d6, d6, d5
 801c48c:	d118      	bne.n	801c4c0 <_dtoa_r+0x558>
 801c48e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 801c492:	ee37 4b05 	vadd.f64	d4, d7, d5
 801c496:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801c49a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c49e:	dc4d      	bgt.n	801c53c <_dtoa_r+0x5d4>
 801c4a0:	ee35 5b47 	vsub.f64	d5, d5, d7
 801c4a4:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801c4a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c4ac:	f57f af41 	bpl.w	801c332 <_dtoa_r+0x3ca>
 801c4b0:	4680      	mov	r8, r0
 801c4b2:	3801      	subs	r0, #1
 801c4b4:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 801c4b8:	2b30      	cmp	r3, #48	; 0x30
 801c4ba:	d0f9      	beq.n	801c4b0 <_dtoa_r+0x548>
 801c4bc:	4693      	mov	fp, r2
 801c4be:	e02a      	b.n	801c516 <_dtoa_r+0x5ae>
 801c4c0:	ee26 6b03 	vmul.f64	d6, d6, d3
 801c4c4:	e7d6      	b.n	801c474 <_dtoa_r+0x50c>
 801c4c6:	ed9d 7b02 	vldr	d7, [sp, #8]
 801c4ca:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 801c4ce:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801c4d2:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801c4d6:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801c4da:	ee15 3a10 	vmov	r3, s10
 801c4de:	3330      	adds	r3, #48	; 0x30
 801c4e0:	f808 3b01 	strb.w	r3, [r8], #1
 801c4e4:	9b01      	ldr	r3, [sp, #4]
 801c4e6:	eba8 0303 	sub.w	r3, r8, r3
 801c4ea:	4599      	cmp	r9, r3
 801c4ec:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801c4f0:	eea3 7b46 	vfms.f64	d7, d3, d6
 801c4f4:	d133      	bne.n	801c55e <_dtoa_r+0x5f6>
 801c4f6:	ee37 7b07 	vadd.f64	d7, d7, d7
 801c4fa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801c4fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c502:	dc1a      	bgt.n	801c53a <_dtoa_r+0x5d2>
 801c504:	eeb4 7b46 	vcmp.f64	d7, d6
 801c508:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c50c:	d103      	bne.n	801c516 <_dtoa_r+0x5ae>
 801c50e:	ee15 3a10 	vmov	r3, s10
 801c512:	07d9      	lsls	r1, r3, #31
 801c514:	d411      	bmi.n	801c53a <_dtoa_r+0x5d2>
 801c516:	4629      	mov	r1, r5
 801c518:	4630      	mov	r0, r6
 801c51a:	f000 fbd1 	bl	801ccc0 <_Bfree>
 801c51e:	2300      	movs	r3, #0
 801c520:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801c522:	f888 3000 	strb.w	r3, [r8]
 801c526:	f10b 0301 	add.w	r3, fp, #1
 801c52a:	6013      	str	r3, [r2, #0]
 801c52c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801c52e:	2b00      	cmp	r3, #0
 801c530:	f43f ad69 	beq.w	801c006 <_dtoa_r+0x9e>
 801c534:	f8c3 8000 	str.w	r8, [r3]
 801c538:	e565      	b.n	801c006 <_dtoa_r+0x9e>
 801c53a:	465a      	mov	r2, fp
 801c53c:	4643      	mov	r3, r8
 801c53e:	4698      	mov	r8, r3
 801c540:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 801c544:	2939      	cmp	r1, #57	; 0x39
 801c546:	d106      	bne.n	801c556 <_dtoa_r+0x5ee>
 801c548:	9901      	ldr	r1, [sp, #4]
 801c54a:	4299      	cmp	r1, r3
 801c54c:	d1f7      	bne.n	801c53e <_dtoa_r+0x5d6>
 801c54e:	9801      	ldr	r0, [sp, #4]
 801c550:	2130      	movs	r1, #48	; 0x30
 801c552:	3201      	adds	r2, #1
 801c554:	7001      	strb	r1, [r0, #0]
 801c556:	7819      	ldrb	r1, [r3, #0]
 801c558:	3101      	adds	r1, #1
 801c55a:	7019      	strb	r1, [r3, #0]
 801c55c:	e7ae      	b.n	801c4bc <_dtoa_r+0x554>
 801c55e:	ee27 7b04 	vmul.f64	d7, d7, d4
 801c562:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801c566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c56a:	d1b2      	bne.n	801c4d2 <_dtoa_r+0x56a>
 801c56c:	e7d3      	b.n	801c516 <_dtoa_r+0x5ae>
 801c56e:	bf00      	nop
 801c570:	080204c0 	.word	0x080204c0
 801c574:	08020498 	.word	0x08020498
 801c578:	9907      	ldr	r1, [sp, #28]
 801c57a:	2900      	cmp	r1, #0
 801c57c:	f000 80d0 	beq.w	801c720 <_dtoa_r+0x7b8>
 801c580:	9906      	ldr	r1, [sp, #24]
 801c582:	2901      	cmp	r1, #1
 801c584:	f300 80b4 	bgt.w	801c6f0 <_dtoa_r+0x788>
 801c588:	9909      	ldr	r1, [sp, #36]	; 0x24
 801c58a:	2900      	cmp	r1, #0
 801c58c:	f000 80ac 	beq.w	801c6e8 <_dtoa_r+0x780>
 801c590:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801c594:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801c598:	461c      	mov	r4, r3
 801c59a:	9309      	str	r3, [sp, #36]	; 0x24
 801c59c:	9b04      	ldr	r3, [sp, #16]
 801c59e:	4413      	add	r3, r2
 801c5a0:	9304      	str	r3, [sp, #16]
 801c5a2:	9b05      	ldr	r3, [sp, #20]
 801c5a4:	2101      	movs	r1, #1
 801c5a6:	4413      	add	r3, r2
 801c5a8:	4630      	mov	r0, r6
 801c5aa:	9305      	str	r3, [sp, #20]
 801c5ac:	f000 fc88 	bl	801cec0 <__i2b>
 801c5b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c5b2:	4607      	mov	r7, r0
 801c5b4:	f1b8 0f00 	cmp.w	r8, #0
 801c5b8:	d00d      	beq.n	801c5d6 <_dtoa_r+0x66e>
 801c5ba:	9a05      	ldr	r2, [sp, #20]
 801c5bc:	2a00      	cmp	r2, #0
 801c5be:	dd0a      	ble.n	801c5d6 <_dtoa_r+0x66e>
 801c5c0:	4542      	cmp	r2, r8
 801c5c2:	9904      	ldr	r1, [sp, #16]
 801c5c4:	bfa8      	it	ge
 801c5c6:	4642      	movge	r2, r8
 801c5c8:	1a89      	subs	r1, r1, r2
 801c5ca:	9104      	str	r1, [sp, #16]
 801c5cc:	9905      	ldr	r1, [sp, #20]
 801c5ce:	eba8 0802 	sub.w	r8, r8, r2
 801c5d2:	1a8a      	subs	r2, r1, r2
 801c5d4:	9205      	str	r2, [sp, #20]
 801c5d6:	b303      	cbz	r3, 801c61a <_dtoa_r+0x6b2>
 801c5d8:	9a07      	ldr	r2, [sp, #28]
 801c5da:	2a00      	cmp	r2, #0
 801c5dc:	f000 80a5 	beq.w	801c72a <_dtoa_r+0x7c2>
 801c5e0:	2c00      	cmp	r4, #0
 801c5e2:	dd13      	ble.n	801c60c <_dtoa_r+0x6a4>
 801c5e4:	4639      	mov	r1, r7
 801c5e6:	4622      	mov	r2, r4
 801c5e8:	4630      	mov	r0, r6
 801c5ea:	930d      	str	r3, [sp, #52]	; 0x34
 801c5ec:	f000 fd28 	bl	801d040 <__pow5mult>
 801c5f0:	462a      	mov	r2, r5
 801c5f2:	4601      	mov	r1, r0
 801c5f4:	4607      	mov	r7, r0
 801c5f6:	4630      	mov	r0, r6
 801c5f8:	f000 fc78 	bl	801ceec <__multiply>
 801c5fc:	4629      	mov	r1, r5
 801c5fe:	9009      	str	r0, [sp, #36]	; 0x24
 801c600:	4630      	mov	r0, r6
 801c602:	f000 fb5d 	bl	801ccc0 <_Bfree>
 801c606:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c608:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801c60a:	4615      	mov	r5, r2
 801c60c:	1b1a      	subs	r2, r3, r4
 801c60e:	d004      	beq.n	801c61a <_dtoa_r+0x6b2>
 801c610:	4629      	mov	r1, r5
 801c612:	4630      	mov	r0, r6
 801c614:	f000 fd14 	bl	801d040 <__pow5mult>
 801c618:	4605      	mov	r5, r0
 801c61a:	2101      	movs	r1, #1
 801c61c:	4630      	mov	r0, r6
 801c61e:	f000 fc4f 	bl	801cec0 <__i2b>
 801c622:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c624:	2b00      	cmp	r3, #0
 801c626:	4604      	mov	r4, r0
 801c628:	f340 8081 	ble.w	801c72e <_dtoa_r+0x7c6>
 801c62c:	461a      	mov	r2, r3
 801c62e:	4601      	mov	r1, r0
 801c630:	4630      	mov	r0, r6
 801c632:	f000 fd05 	bl	801d040 <__pow5mult>
 801c636:	9b06      	ldr	r3, [sp, #24]
 801c638:	2b01      	cmp	r3, #1
 801c63a:	4604      	mov	r4, r0
 801c63c:	dd7a      	ble.n	801c734 <_dtoa_r+0x7cc>
 801c63e:	2300      	movs	r3, #0
 801c640:	9309      	str	r3, [sp, #36]	; 0x24
 801c642:	6922      	ldr	r2, [r4, #16]
 801c644:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801c648:	6910      	ldr	r0, [r2, #16]
 801c64a:	f000 fbeb 	bl	801ce24 <__hi0bits>
 801c64e:	f1c0 0020 	rsb	r0, r0, #32
 801c652:	9b05      	ldr	r3, [sp, #20]
 801c654:	4418      	add	r0, r3
 801c656:	f010 001f 	ands.w	r0, r0, #31
 801c65a:	f000 8093 	beq.w	801c784 <_dtoa_r+0x81c>
 801c65e:	f1c0 0220 	rsb	r2, r0, #32
 801c662:	2a04      	cmp	r2, #4
 801c664:	f340 8085 	ble.w	801c772 <_dtoa_r+0x80a>
 801c668:	9b04      	ldr	r3, [sp, #16]
 801c66a:	f1c0 001c 	rsb	r0, r0, #28
 801c66e:	4403      	add	r3, r0
 801c670:	9304      	str	r3, [sp, #16]
 801c672:	9b05      	ldr	r3, [sp, #20]
 801c674:	4480      	add	r8, r0
 801c676:	4403      	add	r3, r0
 801c678:	9305      	str	r3, [sp, #20]
 801c67a:	9b04      	ldr	r3, [sp, #16]
 801c67c:	2b00      	cmp	r3, #0
 801c67e:	dd05      	ble.n	801c68c <_dtoa_r+0x724>
 801c680:	4629      	mov	r1, r5
 801c682:	461a      	mov	r2, r3
 801c684:	4630      	mov	r0, r6
 801c686:	f000 fd35 	bl	801d0f4 <__lshift>
 801c68a:	4605      	mov	r5, r0
 801c68c:	9b05      	ldr	r3, [sp, #20]
 801c68e:	2b00      	cmp	r3, #0
 801c690:	dd05      	ble.n	801c69e <_dtoa_r+0x736>
 801c692:	4621      	mov	r1, r4
 801c694:	461a      	mov	r2, r3
 801c696:	4630      	mov	r0, r6
 801c698:	f000 fd2c 	bl	801d0f4 <__lshift>
 801c69c:	4604      	mov	r4, r0
 801c69e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801c6a0:	2b00      	cmp	r3, #0
 801c6a2:	d071      	beq.n	801c788 <_dtoa_r+0x820>
 801c6a4:	4621      	mov	r1, r4
 801c6a6:	4628      	mov	r0, r5
 801c6a8:	f000 fd90 	bl	801d1cc <__mcmp>
 801c6ac:	2800      	cmp	r0, #0
 801c6ae:	da6b      	bge.n	801c788 <_dtoa_r+0x820>
 801c6b0:	2300      	movs	r3, #0
 801c6b2:	4629      	mov	r1, r5
 801c6b4:	220a      	movs	r2, #10
 801c6b6:	4630      	mov	r0, r6
 801c6b8:	f000 fb24 	bl	801cd04 <__multadd>
 801c6bc:	9b07      	ldr	r3, [sp, #28]
 801c6be:	f10b 3bff 	add.w	fp, fp, #4294967295
 801c6c2:	4605      	mov	r5, r0
 801c6c4:	2b00      	cmp	r3, #0
 801c6c6:	f000 8197 	beq.w	801c9f8 <_dtoa_r+0xa90>
 801c6ca:	4639      	mov	r1, r7
 801c6cc:	2300      	movs	r3, #0
 801c6ce:	220a      	movs	r2, #10
 801c6d0:	4630      	mov	r0, r6
 801c6d2:	f000 fb17 	bl	801cd04 <__multadd>
 801c6d6:	f1ba 0f00 	cmp.w	sl, #0
 801c6da:	4607      	mov	r7, r0
 801c6dc:	f300 8093 	bgt.w	801c806 <_dtoa_r+0x89e>
 801c6e0:	9b06      	ldr	r3, [sp, #24]
 801c6e2:	2b02      	cmp	r3, #2
 801c6e4:	dc57      	bgt.n	801c796 <_dtoa_r+0x82e>
 801c6e6:	e08e      	b.n	801c806 <_dtoa_r+0x89e>
 801c6e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801c6ea:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801c6ee:	e751      	b.n	801c594 <_dtoa_r+0x62c>
 801c6f0:	f109 34ff 	add.w	r4, r9, #4294967295
 801c6f4:	42a3      	cmp	r3, r4
 801c6f6:	bfbf      	itttt	lt
 801c6f8:	1ae2      	sublt	r2, r4, r3
 801c6fa:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 801c6fc:	189b      	addlt	r3, r3, r2
 801c6fe:	930a      	strlt	r3, [sp, #40]	; 0x28
 801c700:	bfae      	itee	ge
 801c702:	1b1c      	subge	r4, r3, r4
 801c704:	4623      	movlt	r3, r4
 801c706:	2400      	movlt	r4, #0
 801c708:	f1b9 0f00 	cmp.w	r9, #0
 801c70c:	bfb5      	itete	lt
 801c70e:	9a04      	ldrlt	r2, [sp, #16]
 801c710:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 801c714:	eba2 0809 	sublt.w	r8, r2, r9
 801c718:	464a      	movge	r2, r9
 801c71a:	bfb8      	it	lt
 801c71c:	2200      	movlt	r2, #0
 801c71e:	e73c      	b.n	801c59a <_dtoa_r+0x632>
 801c720:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801c724:	9f07      	ldr	r7, [sp, #28]
 801c726:	461c      	mov	r4, r3
 801c728:	e744      	b.n	801c5b4 <_dtoa_r+0x64c>
 801c72a:	461a      	mov	r2, r3
 801c72c:	e770      	b.n	801c610 <_dtoa_r+0x6a8>
 801c72e:	9b06      	ldr	r3, [sp, #24]
 801c730:	2b01      	cmp	r3, #1
 801c732:	dc18      	bgt.n	801c766 <_dtoa_r+0x7fe>
 801c734:	9b02      	ldr	r3, [sp, #8]
 801c736:	b9b3      	cbnz	r3, 801c766 <_dtoa_r+0x7fe>
 801c738:	9b03      	ldr	r3, [sp, #12]
 801c73a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801c73e:	b9a2      	cbnz	r2, 801c76a <_dtoa_r+0x802>
 801c740:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 801c744:	0d12      	lsrs	r2, r2, #20
 801c746:	0512      	lsls	r2, r2, #20
 801c748:	b18a      	cbz	r2, 801c76e <_dtoa_r+0x806>
 801c74a:	9b04      	ldr	r3, [sp, #16]
 801c74c:	3301      	adds	r3, #1
 801c74e:	9304      	str	r3, [sp, #16]
 801c750:	9b05      	ldr	r3, [sp, #20]
 801c752:	3301      	adds	r3, #1
 801c754:	9305      	str	r3, [sp, #20]
 801c756:	2301      	movs	r3, #1
 801c758:	9309      	str	r3, [sp, #36]	; 0x24
 801c75a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c75c:	2b00      	cmp	r3, #0
 801c75e:	f47f af70 	bne.w	801c642 <_dtoa_r+0x6da>
 801c762:	2001      	movs	r0, #1
 801c764:	e775      	b.n	801c652 <_dtoa_r+0x6ea>
 801c766:	2300      	movs	r3, #0
 801c768:	e7f6      	b.n	801c758 <_dtoa_r+0x7f0>
 801c76a:	9b02      	ldr	r3, [sp, #8]
 801c76c:	e7f4      	b.n	801c758 <_dtoa_r+0x7f0>
 801c76e:	9209      	str	r2, [sp, #36]	; 0x24
 801c770:	e7f3      	b.n	801c75a <_dtoa_r+0x7f2>
 801c772:	d082      	beq.n	801c67a <_dtoa_r+0x712>
 801c774:	9b04      	ldr	r3, [sp, #16]
 801c776:	321c      	adds	r2, #28
 801c778:	4413      	add	r3, r2
 801c77a:	9304      	str	r3, [sp, #16]
 801c77c:	9b05      	ldr	r3, [sp, #20]
 801c77e:	4490      	add	r8, r2
 801c780:	4413      	add	r3, r2
 801c782:	e779      	b.n	801c678 <_dtoa_r+0x710>
 801c784:	4602      	mov	r2, r0
 801c786:	e7f5      	b.n	801c774 <_dtoa_r+0x80c>
 801c788:	f1b9 0f00 	cmp.w	r9, #0
 801c78c:	dc36      	bgt.n	801c7fc <_dtoa_r+0x894>
 801c78e:	9b06      	ldr	r3, [sp, #24]
 801c790:	2b02      	cmp	r3, #2
 801c792:	dd33      	ble.n	801c7fc <_dtoa_r+0x894>
 801c794:	46ca      	mov	sl, r9
 801c796:	f1ba 0f00 	cmp.w	sl, #0
 801c79a:	d10d      	bne.n	801c7b8 <_dtoa_r+0x850>
 801c79c:	4621      	mov	r1, r4
 801c79e:	4653      	mov	r3, sl
 801c7a0:	2205      	movs	r2, #5
 801c7a2:	4630      	mov	r0, r6
 801c7a4:	f000 faae 	bl	801cd04 <__multadd>
 801c7a8:	4601      	mov	r1, r0
 801c7aa:	4604      	mov	r4, r0
 801c7ac:	4628      	mov	r0, r5
 801c7ae:	f000 fd0d 	bl	801d1cc <__mcmp>
 801c7b2:	2800      	cmp	r0, #0
 801c7b4:	f73f ade4 	bgt.w	801c380 <_dtoa_r+0x418>
 801c7b8:	9b08      	ldr	r3, [sp, #32]
 801c7ba:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801c7be:	ea6f 0b03 	mvn.w	fp, r3
 801c7c2:	f04f 0900 	mov.w	r9, #0
 801c7c6:	4621      	mov	r1, r4
 801c7c8:	4630      	mov	r0, r6
 801c7ca:	f000 fa79 	bl	801ccc0 <_Bfree>
 801c7ce:	2f00      	cmp	r7, #0
 801c7d0:	f43f aea1 	beq.w	801c516 <_dtoa_r+0x5ae>
 801c7d4:	f1b9 0f00 	cmp.w	r9, #0
 801c7d8:	d005      	beq.n	801c7e6 <_dtoa_r+0x87e>
 801c7da:	45b9      	cmp	r9, r7
 801c7dc:	d003      	beq.n	801c7e6 <_dtoa_r+0x87e>
 801c7de:	4649      	mov	r1, r9
 801c7e0:	4630      	mov	r0, r6
 801c7e2:	f000 fa6d 	bl	801ccc0 <_Bfree>
 801c7e6:	4639      	mov	r1, r7
 801c7e8:	4630      	mov	r0, r6
 801c7ea:	f000 fa69 	bl	801ccc0 <_Bfree>
 801c7ee:	e692      	b.n	801c516 <_dtoa_r+0x5ae>
 801c7f0:	2400      	movs	r4, #0
 801c7f2:	4627      	mov	r7, r4
 801c7f4:	e7e0      	b.n	801c7b8 <_dtoa_r+0x850>
 801c7f6:	4693      	mov	fp, r2
 801c7f8:	4627      	mov	r7, r4
 801c7fa:	e5c1      	b.n	801c380 <_dtoa_r+0x418>
 801c7fc:	9b07      	ldr	r3, [sp, #28]
 801c7fe:	46ca      	mov	sl, r9
 801c800:	2b00      	cmp	r3, #0
 801c802:	f000 8100 	beq.w	801ca06 <_dtoa_r+0xa9e>
 801c806:	f1b8 0f00 	cmp.w	r8, #0
 801c80a:	dd05      	ble.n	801c818 <_dtoa_r+0x8b0>
 801c80c:	4639      	mov	r1, r7
 801c80e:	4642      	mov	r2, r8
 801c810:	4630      	mov	r0, r6
 801c812:	f000 fc6f 	bl	801d0f4 <__lshift>
 801c816:	4607      	mov	r7, r0
 801c818:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c81a:	2b00      	cmp	r3, #0
 801c81c:	d05d      	beq.n	801c8da <_dtoa_r+0x972>
 801c81e:	6879      	ldr	r1, [r7, #4]
 801c820:	4630      	mov	r0, r6
 801c822:	f000 fa0d 	bl	801cc40 <_Balloc>
 801c826:	4680      	mov	r8, r0
 801c828:	b928      	cbnz	r0, 801c836 <_dtoa_r+0x8ce>
 801c82a:	4b82      	ldr	r3, [pc, #520]	; (801ca34 <_dtoa_r+0xacc>)
 801c82c:	4602      	mov	r2, r0
 801c82e:	f240 21ef 	movw	r1, #751	; 0x2ef
 801c832:	f7ff bbb1 	b.w	801bf98 <_dtoa_r+0x30>
 801c836:	693a      	ldr	r2, [r7, #16]
 801c838:	3202      	adds	r2, #2
 801c83a:	0092      	lsls	r2, r2, #2
 801c83c:	f107 010c 	add.w	r1, r7, #12
 801c840:	300c      	adds	r0, #12
 801c842:	f7ff faf2 	bl	801be2a <memcpy>
 801c846:	2201      	movs	r2, #1
 801c848:	4641      	mov	r1, r8
 801c84a:	4630      	mov	r0, r6
 801c84c:	f000 fc52 	bl	801d0f4 <__lshift>
 801c850:	9b01      	ldr	r3, [sp, #4]
 801c852:	3301      	adds	r3, #1
 801c854:	9304      	str	r3, [sp, #16]
 801c856:	9b01      	ldr	r3, [sp, #4]
 801c858:	4453      	add	r3, sl
 801c85a:	9308      	str	r3, [sp, #32]
 801c85c:	9b02      	ldr	r3, [sp, #8]
 801c85e:	f003 0301 	and.w	r3, r3, #1
 801c862:	46b9      	mov	r9, r7
 801c864:	9307      	str	r3, [sp, #28]
 801c866:	4607      	mov	r7, r0
 801c868:	9b04      	ldr	r3, [sp, #16]
 801c86a:	4621      	mov	r1, r4
 801c86c:	3b01      	subs	r3, #1
 801c86e:	4628      	mov	r0, r5
 801c870:	9302      	str	r3, [sp, #8]
 801c872:	f7ff faef 	bl	801be54 <quorem>
 801c876:	4603      	mov	r3, r0
 801c878:	3330      	adds	r3, #48	; 0x30
 801c87a:	9005      	str	r0, [sp, #20]
 801c87c:	4649      	mov	r1, r9
 801c87e:	4628      	mov	r0, r5
 801c880:	9309      	str	r3, [sp, #36]	; 0x24
 801c882:	f000 fca3 	bl	801d1cc <__mcmp>
 801c886:	463a      	mov	r2, r7
 801c888:	4682      	mov	sl, r0
 801c88a:	4621      	mov	r1, r4
 801c88c:	4630      	mov	r0, r6
 801c88e:	f000 fcb9 	bl	801d204 <__mdiff>
 801c892:	68c2      	ldr	r2, [r0, #12]
 801c894:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c896:	4680      	mov	r8, r0
 801c898:	bb0a      	cbnz	r2, 801c8de <_dtoa_r+0x976>
 801c89a:	4601      	mov	r1, r0
 801c89c:	4628      	mov	r0, r5
 801c89e:	f000 fc95 	bl	801d1cc <__mcmp>
 801c8a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c8a4:	4602      	mov	r2, r0
 801c8a6:	4641      	mov	r1, r8
 801c8a8:	4630      	mov	r0, r6
 801c8aa:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 801c8ae:	f000 fa07 	bl	801ccc0 <_Bfree>
 801c8b2:	9b06      	ldr	r3, [sp, #24]
 801c8b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801c8b6:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801c8ba:	ea43 0102 	orr.w	r1, r3, r2
 801c8be:	9b07      	ldr	r3, [sp, #28]
 801c8c0:	4319      	orrs	r1, r3
 801c8c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c8c4:	d10d      	bne.n	801c8e2 <_dtoa_r+0x97a>
 801c8c6:	2b39      	cmp	r3, #57	; 0x39
 801c8c8:	d029      	beq.n	801c91e <_dtoa_r+0x9b6>
 801c8ca:	f1ba 0f00 	cmp.w	sl, #0
 801c8ce:	dd01      	ble.n	801c8d4 <_dtoa_r+0x96c>
 801c8d0:	9b05      	ldr	r3, [sp, #20]
 801c8d2:	3331      	adds	r3, #49	; 0x31
 801c8d4:	9a02      	ldr	r2, [sp, #8]
 801c8d6:	7013      	strb	r3, [r2, #0]
 801c8d8:	e775      	b.n	801c7c6 <_dtoa_r+0x85e>
 801c8da:	4638      	mov	r0, r7
 801c8dc:	e7b8      	b.n	801c850 <_dtoa_r+0x8e8>
 801c8de:	2201      	movs	r2, #1
 801c8e0:	e7e1      	b.n	801c8a6 <_dtoa_r+0x93e>
 801c8e2:	f1ba 0f00 	cmp.w	sl, #0
 801c8e6:	db06      	blt.n	801c8f6 <_dtoa_r+0x98e>
 801c8e8:	9906      	ldr	r1, [sp, #24]
 801c8ea:	ea41 0a0a 	orr.w	sl, r1, sl
 801c8ee:	9907      	ldr	r1, [sp, #28]
 801c8f0:	ea5a 0a01 	orrs.w	sl, sl, r1
 801c8f4:	d120      	bne.n	801c938 <_dtoa_r+0x9d0>
 801c8f6:	2a00      	cmp	r2, #0
 801c8f8:	ddec      	ble.n	801c8d4 <_dtoa_r+0x96c>
 801c8fa:	4629      	mov	r1, r5
 801c8fc:	2201      	movs	r2, #1
 801c8fe:	4630      	mov	r0, r6
 801c900:	9304      	str	r3, [sp, #16]
 801c902:	f000 fbf7 	bl	801d0f4 <__lshift>
 801c906:	4621      	mov	r1, r4
 801c908:	4605      	mov	r5, r0
 801c90a:	f000 fc5f 	bl	801d1cc <__mcmp>
 801c90e:	2800      	cmp	r0, #0
 801c910:	9b04      	ldr	r3, [sp, #16]
 801c912:	dc02      	bgt.n	801c91a <_dtoa_r+0x9b2>
 801c914:	d1de      	bne.n	801c8d4 <_dtoa_r+0x96c>
 801c916:	07da      	lsls	r2, r3, #31
 801c918:	d5dc      	bpl.n	801c8d4 <_dtoa_r+0x96c>
 801c91a:	2b39      	cmp	r3, #57	; 0x39
 801c91c:	d1d8      	bne.n	801c8d0 <_dtoa_r+0x968>
 801c91e:	9a02      	ldr	r2, [sp, #8]
 801c920:	2339      	movs	r3, #57	; 0x39
 801c922:	7013      	strb	r3, [r2, #0]
 801c924:	4643      	mov	r3, r8
 801c926:	4698      	mov	r8, r3
 801c928:	3b01      	subs	r3, #1
 801c92a:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 801c92e:	2a39      	cmp	r2, #57	; 0x39
 801c930:	d051      	beq.n	801c9d6 <_dtoa_r+0xa6e>
 801c932:	3201      	adds	r2, #1
 801c934:	701a      	strb	r2, [r3, #0]
 801c936:	e746      	b.n	801c7c6 <_dtoa_r+0x85e>
 801c938:	2a00      	cmp	r2, #0
 801c93a:	dd03      	ble.n	801c944 <_dtoa_r+0x9dc>
 801c93c:	2b39      	cmp	r3, #57	; 0x39
 801c93e:	d0ee      	beq.n	801c91e <_dtoa_r+0x9b6>
 801c940:	3301      	adds	r3, #1
 801c942:	e7c7      	b.n	801c8d4 <_dtoa_r+0x96c>
 801c944:	9a04      	ldr	r2, [sp, #16]
 801c946:	9908      	ldr	r1, [sp, #32]
 801c948:	f802 3c01 	strb.w	r3, [r2, #-1]
 801c94c:	428a      	cmp	r2, r1
 801c94e:	d02b      	beq.n	801c9a8 <_dtoa_r+0xa40>
 801c950:	4629      	mov	r1, r5
 801c952:	2300      	movs	r3, #0
 801c954:	220a      	movs	r2, #10
 801c956:	4630      	mov	r0, r6
 801c958:	f000 f9d4 	bl	801cd04 <__multadd>
 801c95c:	45b9      	cmp	r9, r7
 801c95e:	4605      	mov	r5, r0
 801c960:	f04f 0300 	mov.w	r3, #0
 801c964:	f04f 020a 	mov.w	r2, #10
 801c968:	4649      	mov	r1, r9
 801c96a:	4630      	mov	r0, r6
 801c96c:	d107      	bne.n	801c97e <_dtoa_r+0xa16>
 801c96e:	f000 f9c9 	bl	801cd04 <__multadd>
 801c972:	4681      	mov	r9, r0
 801c974:	4607      	mov	r7, r0
 801c976:	9b04      	ldr	r3, [sp, #16]
 801c978:	3301      	adds	r3, #1
 801c97a:	9304      	str	r3, [sp, #16]
 801c97c:	e774      	b.n	801c868 <_dtoa_r+0x900>
 801c97e:	f000 f9c1 	bl	801cd04 <__multadd>
 801c982:	4639      	mov	r1, r7
 801c984:	4681      	mov	r9, r0
 801c986:	2300      	movs	r3, #0
 801c988:	220a      	movs	r2, #10
 801c98a:	4630      	mov	r0, r6
 801c98c:	f000 f9ba 	bl	801cd04 <__multadd>
 801c990:	4607      	mov	r7, r0
 801c992:	e7f0      	b.n	801c976 <_dtoa_r+0xa0e>
 801c994:	f1ba 0f00 	cmp.w	sl, #0
 801c998:	9a01      	ldr	r2, [sp, #4]
 801c99a:	bfcc      	ite	gt
 801c99c:	46d0      	movgt	r8, sl
 801c99e:	f04f 0801 	movle.w	r8, #1
 801c9a2:	4490      	add	r8, r2
 801c9a4:	f04f 0900 	mov.w	r9, #0
 801c9a8:	4629      	mov	r1, r5
 801c9aa:	2201      	movs	r2, #1
 801c9ac:	4630      	mov	r0, r6
 801c9ae:	9302      	str	r3, [sp, #8]
 801c9b0:	f000 fba0 	bl	801d0f4 <__lshift>
 801c9b4:	4621      	mov	r1, r4
 801c9b6:	4605      	mov	r5, r0
 801c9b8:	f000 fc08 	bl	801d1cc <__mcmp>
 801c9bc:	2800      	cmp	r0, #0
 801c9be:	dcb1      	bgt.n	801c924 <_dtoa_r+0x9bc>
 801c9c0:	d102      	bne.n	801c9c8 <_dtoa_r+0xa60>
 801c9c2:	9b02      	ldr	r3, [sp, #8]
 801c9c4:	07db      	lsls	r3, r3, #31
 801c9c6:	d4ad      	bmi.n	801c924 <_dtoa_r+0x9bc>
 801c9c8:	4643      	mov	r3, r8
 801c9ca:	4698      	mov	r8, r3
 801c9cc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801c9d0:	2a30      	cmp	r2, #48	; 0x30
 801c9d2:	d0fa      	beq.n	801c9ca <_dtoa_r+0xa62>
 801c9d4:	e6f7      	b.n	801c7c6 <_dtoa_r+0x85e>
 801c9d6:	9a01      	ldr	r2, [sp, #4]
 801c9d8:	429a      	cmp	r2, r3
 801c9da:	d1a4      	bne.n	801c926 <_dtoa_r+0x9be>
 801c9dc:	f10b 0b01 	add.w	fp, fp, #1
 801c9e0:	2331      	movs	r3, #49	; 0x31
 801c9e2:	e778      	b.n	801c8d6 <_dtoa_r+0x96e>
 801c9e4:	4b14      	ldr	r3, [pc, #80]	; (801ca38 <_dtoa_r+0xad0>)
 801c9e6:	f7ff bb2a 	b.w	801c03e <_dtoa_r+0xd6>
 801c9ea:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801c9ec:	2b00      	cmp	r3, #0
 801c9ee:	f47f ab05 	bne.w	801bffc <_dtoa_r+0x94>
 801c9f2:	4b12      	ldr	r3, [pc, #72]	; (801ca3c <_dtoa_r+0xad4>)
 801c9f4:	f7ff bb23 	b.w	801c03e <_dtoa_r+0xd6>
 801c9f8:	f1ba 0f00 	cmp.w	sl, #0
 801c9fc:	dc03      	bgt.n	801ca06 <_dtoa_r+0xa9e>
 801c9fe:	9b06      	ldr	r3, [sp, #24]
 801ca00:	2b02      	cmp	r3, #2
 801ca02:	f73f aec8 	bgt.w	801c796 <_dtoa_r+0x82e>
 801ca06:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801ca0a:	4621      	mov	r1, r4
 801ca0c:	4628      	mov	r0, r5
 801ca0e:	f7ff fa21 	bl	801be54 <quorem>
 801ca12:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801ca16:	f808 3b01 	strb.w	r3, [r8], #1
 801ca1a:	9a01      	ldr	r2, [sp, #4]
 801ca1c:	eba8 0202 	sub.w	r2, r8, r2
 801ca20:	4592      	cmp	sl, r2
 801ca22:	ddb7      	ble.n	801c994 <_dtoa_r+0xa2c>
 801ca24:	4629      	mov	r1, r5
 801ca26:	2300      	movs	r3, #0
 801ca28:	220a      	movs	r2, #10
 801ca2a:	4630      	mov	r0, r6
 801ca2c:	f000 f96a 	bl	801cd04 <__multadd>
 801ca30:	4605      	mov	r5, r0
 801ca32:	e7ea      	b.n	801ca0a <_dtoa_r+0xaa2>
 801ca34:	0802042b 	.word	0x0802042b
 801ca38:	08020710 	.word	0x08020710
 801ca3c:	080203af 	.word	0x080203af

0801ca40 <_free_r>:
 801ca40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801ca42:	2900      	cmp	r1, #0
 801ca44:	d044      	beq.n	801cad0 <_free_r+0x90>
 801ca46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ca4a:	9001      	str	r0, [sp, #4]
 801ca4c:	2b00      	cmp	r3, #0
 801ca4e:	f1a1 0404 	sub.w	r4, r1, #4
 801ca52:	bfb8      	it	lt
 801ca54:	18e4      	addlt	r4, r4, r3
 801ca56:	f000 f8e7 	bl	801cc28 <__malloc_lock>
 801ca5a:	4a1e      	ldr	r2, [pc, #120]	; (801cad4 <_free_r+0x94>)
 801ca5c:	9801      	ldr	r0, [sp, #4]
 801ca5e:	6813      	ldr	r3, [r2, #0]
 801ca60:	b933      	cbnz	r3, 801ca70 <_free_r+0x30>
 801ca62:	6063      	str	r3, [r4, #4]
 801ca64:	6014      	str	r4, [r2, #0]
 801ca66:	b003      	add	sp, #12
 801ca68:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801ca6c:	f000 b8e2 	b.w	801cc34 <__malloc_unlock>
 801ca70:	42a3      	cmp	r3, r4
 801ca72:	d908      	bls.n	801ca86 <_free_r+0x46>
 801ca74:	6825      	ldr	r5, [r4, #0]
 801ca76:	1961      	adds	r1, r4, r5
 801ca78:	428b      	cmp	r3, r1
 801ca7a:	bf01      	itttt	eq
 801ca7c:	6819      	ldreq	r1, [r3, #0]
 801ca7e:	685b      	ldreq	r3, [r3, #4]
 801ca80:	1949      	addeq	r1, r1, r5
 801ca82:	6021      	streq	r1, [r4, #0]
 801ca84:	e7ed      	b.n	801ca62 <_free_r+0x22>
 801ca86:	461a      	mov	r2, r3
 801ca88:	685b      	ldr	r3, [r3, #4]
 801ca8a:	b10b      	cbz	r3, 801ca90 <_free_r+0x50>
 801ca8c:	42a3      	cmp	r3, r4
 801ca8e:	d9fa      	bls.n	801ca86 <_free_r+0x46>
 801ca90:	6811      	ldr	r1, [r2, #0]
 801ca92:	1855      	adds	r5, r2, r1
 801ca94:	42a5      	cmp	r5, r4
 801ca96:	d10b      	bne.n	801cab0 <_free_r+0x70>
 801ca98:	6824      	ldr	r4, [r4, #0]
 801ca9a:	4421      	add	r1, r4
 801ca9c:	1854      	adds	r4, r2, r1
 801ca9e:	42a3      	cmp	r3, r4
 801caa0:	6011      	str	r1, [r2, #0]
 801caa2:	d1e0      	bne.n	801ca66 <_free_r+0x26>
 801caa4:	681c      	ldr	r4, [r3, #0]
 801caa6:	685b      	ldr	r3, [r3, #4]
 801caa8:	6053      	str	r3, [r2, #4]
 801caaa:	440c      	add	r4, r1
 801caac:	6014      	str	r4, [r2, #0]
 801caae:	e7da      	b.n	801ca66 <_free_r+0x26>
 801cab0:	d902      	bls.n	801cab8 <_free_r+0x78>
 801cab2:	230c      	movs	r3, #12
 801cab4:	6003      	str	r3, [r0, #0]
 801cab6:	e7d6      	b.n	801ca66 <_free_r+0x26>
 801cab8:	6825      	ldr	r5, [r4, #0]
 801caba:	1961      	adds	r1, r4, r5
 801cabc:	428b      	cmp	r3, r1
 801cabe:	bf04      	itt	eq
 801cac0:	6819      	ldreq	r1, [r3, #0]
 801cac2:	685b      	ldreq	r3, [r3, #4]
 801cac4:	6063      	str	r3, [r4, #4]
 801cac6:	bf04      	itt	eq
 801cac8:	1949      	addeq	r1, r1, r5
 801caca:	6021      	streq	r1, [r4, #0]
 801cacc:	6054      	str	r4, [r2, #4]
 801cace:	e7ca      	b.n	801ca66 <_free_r+0x26>
 801cad0:	b003      	add	sp, #12
 801cad2:	bd30      	pop	{r4, r5, pc}
 801cad4:	24003628 	.word	0x24003628

0801cad8 <malloc>:
 801cad8:	4b02      	ldr	r3, [pc, #8]	; (801cae4 <malloc+0xc>)
 801cada:	4601      	mov	r1, r0
 801cadc:	6818      	ldr	r0, [r3, #0]
 801cade:	f000 b823 	b.w	801cb28 <_malloc_r>
 801cae2:	bf00      	nop
 801cae4:	24000158 	.word	0x24000158

0801cae8 <sbrk_aligned>:
 801cae8:	b570      	push	{r4, r5, r6, lr}
 801caea:	4e0e      	ldr	r6, [pc, #56]	; (801cb24 <sbrk_aligned+0x3c>)
 801caec:	460c      	mov	r4, r1
 801caee:	6831      	ldr	r1, [r6, #0]
 801caf0:	4605      	mov	r5, r0
 801caf2:	b911      	cbnz	r1, 801cafa <sbrk_aligned+0x12>
 801caf4:	f002 f96a 	bl	801edcc <_sbrk_r>
 801caf8:	6030      	str	r0, [r6, #0]
 801cafa:	4621      	mov	r1, r4
 801cafc:	4628      	mov	r0, r5
 801cafe:	f002 f965 	bl	801edcc <_sbrk_r>
 801cb02:	1c43      	adds	r3, r0, #1
 801cb04:	d00a      	beq.n	801cb1c <sbrk_aligned+0x34>
 801cb06:	1cc4      	adds	r4, r0, #3
 801cb08:	f024 0403 	bic.w	r4, r4, #3
 801cb0c:	42a0      	cmp	r0, r4
 801cb0e:	d007      	beq.n	801cb20 <sbrk_aligned+0x38>
 801cb10:	1a21      	subs	r1, r4, r0
 801cb12:	4628      	mov	r0, r5
 801cb14:	f002 f95a 	bl	801edcc <_sbrk_r>
 801cb18:	3001      	adds	r0, #1
 801cb1a:	d101      	bne.n	801cb20 <sbrk_aligned+0x38>
 801cb1c:	f04f 34ff 	mov.w	r4, #4294967295
 801cb20:	4620      	mov	r0, r4
 801cb22:	bd70      	pop	{r4, r5, r6, pc}
 801cb24:	2400362c 	.word	0x2400362c

0801cb28 <_malloc_r>:
 801cb28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801cb2c:	1ccd      	adds	r5, r1, #3
 801cb2e:	f025 0503 	bic.w	r5, r5, #3
 801cb32:	3508      	adds	r5, #8
 801cb34:	2d0c      	cmp	r5, #12
 801cb36:	bf38      	it	cc
 801cb38:	250c      	movcc	r5, #12
 801cb3a:	2d00      	cmp	r5, #0
 801cb3c:	4607      	mov	r7, r0
 801cb3e:	db01      	blt.n	801cb44 <_malloc_r+0x1c>
 801cb40:	42a9      	cmp	r1, r5
 801cb42:	d905      	bls.n	801cb50 <_malloc_r+0x28>
 801cb44:	230c      	movs	r3, #12
 801cb46:	603b      	str	r3, [r7, #0]
 801cb48:	2600      	movs	r6, #0
 801cb4a:	4630      	mov	r0, r6
 801cb4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801cb50:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 801cc24 <_malloc_r+0xfc>
 801cb54:	f000 f868 	bl	801cc28 <__malloc_lock>
 801cb58:	f8d8 3000 	ldr.w	r3, [r8]
 801cb5c:	461c      	mov	r4, r3
 801cb5e:	bb5c      	cbnz	r4, 801cbb8 <_malloc_r+0x90>
 801cb60:	4629      	mov	r1, r5
 801cb62:	4638      	mov	r0, r7
 801cb64:	f7ff ffc0 	bl	801cae8 <sbrk_aligned>
 801cb68:	1c43      	adds	r3, r0, #1
 801cb6a:	4604      	mov	r4, r0
 801cb6c:	d155      	bne.n	801cc1a <_malloc_r+0xf2>
 801cb6e:	f8d8 4000 	ldr.w	r4, [r8]
 801cb72:	4626      	mov	r6, r4
 801cb74:	2e00      	cmp	r6, #0
 801cb76:	d145      	bne.n	801cc04 <_malloc_r+0xdc>
 801cb78:	2c00      	cmp	r4, #0
 801cb7a:	d048      	beq.n	801cc0e <_malloc_r+0xe6>
 801cb7c:	6823      	ldr	r3, [r4, #0]
 801cb7e:	4631      	mov	r1, r6
 801cb80:	4638      	mov	r0, r7
 801cb82:	eb04 0903 	add.w	r9, r4, r3
 801cb86:	f002 f921 	bl	801edcc <_sbrk_r>
 801cb8a:	4581      	cmp	r9, r0
 801cb8c:	d13f      	bne.n	801cc0e <_malloc_r+0xe6>
 801cb8e:	6821      	ldr	r1, [r4, #0]
 801cb90:	1a6d      	subs	r5, r5, r1
 801cb92:	4629      	mov	r1, r5
 801cb94:	4638      	mov	r0, r7
 801cb96:	f7ff ffa7 	bl	801cae8 <sbrk_aligned>
 801cb9a:	3001      	adds	r0, #1
 801cb9c:	d037      	beq.n	801cc0e <_malloc_r+0xe6>
 801cb9e:	6823      	ldr	r3, [r4, #0]
 801cba0:	442b      	add	r3, r5
 801cba2:	6023      	str	r3, [r4, #0]
 801cba4:	f8d8 3000 	ldr.w	r3, [r8]
 801cba8:	2b00      	cmp	r3, #0
 801cbaa:	d038      	beq.n	801cc1e <_malloc_r+0xf6>
 801cbac:	685a      	ldr	r2, [r3, #4]
 801cbae:	42a2      	cmp	r2, r4
 801cbb0:	d12b      	bne.n	801cc0a <_malloc_r+0xe2>
 801cbb2:	2200      	movs	r2, #0
 801cbb4:	605a      	str	r2, [r3, #4]
 801cbb6:	e00f      	b.n	801cbd8 <_malloc_r+0xb0>
 801cbb8:	6822      	ldr	r2, [r4, #0]
 801cbba:	1b52      	subs	r2, r2, r5
 801cbbc:	d41f      	bmi.n	801cbfe <_malloc_r+0xd6>
 801cbbe:	2a0b      	cmp	r2, #11
 801cbc0:	d917      	bls.n	801cbf2 <_malloc_r+0xca>
 801cbc2:	1961      	adds	r1, r4, r5
 801cbc4:	42a3      	cmp	r3, r4
 801cbc6:	6025      	str	r5, [r4, #0]
 801cbc8:	bf18      	it	ne
 801cbca:	6059      	strne	r1, [r3, #4]
 801cbcc:	6863      	ldr	r3, [r4, #4]
 801cbce:	bf08      	it	eq
 801cbd0:	f8c8 1000 	streq.w	r1, [r8]
 801cbd4:	5162      	str	r2, [r4, r5]
 801cbd6:	604b      	str	r3, [r1, #4]
 801cbd8:	4638      	mov	r0, r7
 801cbda:	f104 060b 	add.w	r6, r4, #11
 801cbde:	f000 f829 	bl	801cc34 <__malloc_unlock>
 801cbe2:	f026 0607 	bic.w	r6, r6, #7
 801cbe6:	1d23      	adds	r3, r4, #4
 801cbe8:	1af2      	subs	r2, r6, r3
 801cbea:	d0ae      	beq.n	801cb4a <_malloc_r+0x22>
 801cbec:	1b9b      	subs	r3, r3, r6
 801cbee:	50a3      	str	r3, [r4, r2]
 801cbf0:	e7ab      	b.n	801cb4a <_malloc_r+0x22>
 801cbf2:	42a3      	cmp	r3, r4
 801cbf4:	6862      	ldr	r2, [r4, #4]
 801cbf6:	d1dd      	bne.n	801cbb4 <_malloc_r+0x8c>
 801cbf8:	f8c8 2000 	str.w	r2, [r8]
 801cbfc:	e7ec      	b.n	801cbd8 <_malloc_r+0xb0>
 801cbfe:	4623      	mov	r3, r4
 801cc00:	6864      	ldr	r4, [r4, #4]
 801cc02:	e7ac      	b.n	801cb5e <_malloc_r+0x36>
 801cc04:	4634      	mov	r4, r6
 801cc06:	6876      	ldr	r6, [r6, #4]
 801cc08:	e7b4      	b.n	801cb74 <_malloc_r+0x4c>
 801cc0a:	4613      	mov	r3, r2
 801cc0c:	e7cc      	b.n	801cba8 <_malloc_r+0x80>
 801cc0e:	230c      	movs	r3, #12
 801cc10:	603b      	str	r3, [r7, #0]
 801cc12:	4638      	mov	r0, r7
 801cc14:	f000 f80e 	bl	801cc34 <__malloc_unlock>
 801cc18:	e797      	b.n	801cb4a <_malloc_r+0x22>
 801cc1a:	6025      	str	r5, [r4, #0]
 801cc1c:	e7dc      	b.n	801cbd8 <_malloc_r+0xb0>
 801cc1e:	605b      	str	r3, [r3, #4]
 801cc20:	deff      	udf	#255	; 0xff
 801cc22:	bf00      	nop
 801cc24:	24003628 	.word	0x24003628

0801cc28 <__malloc_lock>:
 801cc28:	4801      	ldr	r0, [pc, #4]	; (801cc30 <__malloc_lock+0x8>)
 801cc2a:	f7ff b8f4 	b.w	801be16 <__retarget_lock_acquire_recursive>
 801cc2e:	bf00      	nop
 801cc30:	24003624 	.word	0x24003624

0801cc34 <__malloc_unlock>:
 801cc34:	4801      	ldr	r0, [pc, #4]	; (801cc3c <__malloc_unlock+0x8>)
 801cc36:	f7ff b8ef 	b.w	801be18 <__retarget_lock_release_recursive>
 801cc3a:	bf00      	nop
 801cc3c:	24003624 	.word	0x24003624

0801cc40 <_Balloc>:
 801cc40:	b570      	push	{r4, r5, r6, lr}
 801cc42:	69c6      	ldr	r6, [r0, #28]
 801cc44:	4604      	mov	r4, r0
 801cc46:	460d      	mov	r5, r1
 801cc48:	b976      	cbnz	r6, 801cc68 <_Balloc+0x28>
 801cc4a:	2010      	movs	r0, #16
 801cc4c:	f7ff ff44 	bl	801cad8 <malloc>
 801cc50:	4602      	mov	r2, r0
 801cc52:	61e0      	str	r0, [r4, #28]
 801cc54:	b920      	cbnz	r0, 801cc60 <_Balloc+0x20>
 801cc56:	4b18      	ldr	r3, [pc, #96]	; (801ccb8 <_Balloc+0x78>)
 801cc58:	4818      	ldr	r0, [pc, #96]	; (801ccbc <_Balloc+0x7c>)
 801cc5a:	216b      	movs	r1, #107	; 0x6b
 801cc5c:	f002 f8d0 	bl	801ee00 <__assert_func>
 801cc60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801cc64:	6006      	str	r6, [r0, #0]
 801cc66:	60c6      	str	r6, [r0, #12]
 801cc68:	69e6      	ldr	r6, [r4, #28]
 801cc6a:	68f3      	ldr	r3, [r6, #12]
 801cc6c:	b183      	cbz	r3, 801cc90 <_Balloc+0x50>
 801cc6e:	69e3      	ldr	r3, [r4, #28]
 801cc70:	68db      	ldr	r3, [r3, #12]
 801cc72:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801cc76:	b9b8      	cbnz	r0, 801cca8 <_Balloc+0x68>
 801cc78:	2101      	movs	r1, #1
 801cc7a:	fa01 f605 	lsl.w	r6, r1, r5
 801cc7e:	1d72      	adds	r2, r6, #5
 801cc80:	0092      	lsls	r2, r2, #2
 801cc82:	4620      	mov	r0, r4
 801cc84:	f002 f8da 	bl	801ee3c <_calloc_r>
 801cc88:	b160      	cbz	r0, 801cca4 <_Balloc+0x64>
 801cc8a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801cc8e:	e00e      	b.n	801ccae <_Balloc+0x6e>
 801cc90:	2221      	movs	r2, #33	; 0x21
 801cc92:	2104      	movs	r1, #4
 801cc94:	4620      	mov	r0, r4
 801cc96:	f002 f8d1 	bl	801ee3c <_calloc_r>
 801cc9a:	69e3      	ldr	r3, [r4, #28]
 801cc9c:	60f0      	str	r0, [r6, #12]
 801cc9e:	68db      	ldr	r3, [r3, #12]
 801cca0:	2b00      	cmp	r3, #0
 801cca2:	d1e4      	bne.n	801cc6e <_Balloc+0x2e>
 801cca4:	2000      	movs	r0, #0
 801cca6:	bd70      	pop	{r4, r5, r6, pc}
 801cca8:	6802      	ldr	r2, [r0, #0]
 801ccaa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801ccae:	2300      	movs	r3, #0
 801ccb0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801ccb4:	e7f7      	b.n	801cca6 <_Balloc+0x66>
 801ccb6:	bf00      	nop
 801ccb8:	080203bc 	.word	0x080203bc
 801ccbc:	0802043c 	.word	0x0802043c

0801ccc0 <_Bfree>:
 801ccc0:	b570      	push	{r4, r5, r6, lr}
 801ccc2:	69c6      	ldr	r6, [r0, #28]
 801ccc4:	4605      	mov	r5, r0
 801ccc6:	460c      	mov	r4, r1
 801ccc8:	b976      	cbnz	r6, 801cce8 <_Bfree+0x28>
 801ccca:	2010      	movs	r0, #16
 801cccc:	f7ff ff04 	bl	801cad8 <malloc>
 801ccd0:	4602      	mov	r2, r0
 801ccd2:	61e8      	str	r0, [r5, #28]
 801ccd4:	b920      	cbnz	r0, 801cce0 <_Bfree+0x20>
 801ccd6:	4b09      	ldr	r3, [pc, #36]	; (801ccfc <_Bfree+0x3c>)
 801ccd8:	4809      	ldr	r0, [pc, #36]	; (801cd00 <_Bfree+0x40>)
 801ccda:	218f      	movs	r1, #143	; 0x8f
 801ccdc:	f002 f890 	bl	801ee00 <__assert_func>
 801cce0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801cce4:	6006      	str	r6, [r0, #0]
 801cce6:	60c6      	str	r6, [r0, #12]
 801cce8:	b13c      	cbz	r4, 801ccfa <_Bfree+0x3a>
 801ccea:	69eb      	ldr	r3, [r5, #28]
 801ccec:	6862      	ldr	r2, [r4, #4]
 801ccee:	68db      	ldr	r3, [r3, #12]
 801ccf0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801ccf4:	6021      	str	r1, [r4, #0]
 801ccf6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801ccfa:	bd70      	pop	{r4, r5, r6, pc}
 801ccfc:	080203bc 	.word	0x080203bc
 801cd00:	0802043c 	.word	0x0802043c

0801cd04 <__multadd>:
 801cd04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cd08:	690d      	ldr	r5, [r1, #16]
 801cd0a:	4607      	mov	r7, r0
 801cd0c:	460c      	mov	r4, r1
 801cd0e:	461e      	mov	r6, r3
 801cd10:	f101 0c14 	add.w	ip, r1, #20
 801cd14:	2000      	movs	r0, #0
 801cd16:	f8dc 3000 	ldr.w	r3, [ip]
 801cd1a:	b299      	uxth	r1, r3
 801cd1c:	fb02 6101 	mla	r1, r2, r1, r6
 801cd20:	0c1e      	lsrs	r6, r3, #16
 801cd22:	0c0b      	lsrs	r3, r1, #16
 801cd24:	fb02 3306 	mla	r3, r2, r6, r3
 801cd28:	b289      	uxth	r1, r1
 801cd2a:	3001      	adds	r0, #1
 801cd2c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801cd30:	4285      	cmp	r5, r0
 801cd32:	f84c 1b04 	str.w	r1, [ip], #4
 801cd36:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801cd3a:	dcec      	bgt.n	801cd16 <__multadd+0x12>
 801cd3c:	b30e      	cbz	r6, 801cd82 <__multadd+0x7e>
 801cd3e:	68a3      	ldr	r3, [r4, #8]
 801cd40:	42ab      	cmp	r3, r5
 801cd42:	dc19      	bgt.n	801cd78 <__multadd+0x74>
 801cd44:	6861      	ldr	r1, [r4, #4]
 801cd46:	4638      	mov	r0, r7
 801cd48:	3101      	adds	r1, #1
 801cd4a:	f7ff ff79 	bl	801cc40 <_Balloc>
 801cd4e:	4680      	mov	r8, r0
 801cd50:	b928      	cbnz	r0, 801cd5e <__multadd+0x5a>
 801cd52:	4602      	mov	r2, r0
 801cd54:	4b0c      	ldr	r3, [pc, #48]	; (801cd88 <__multadd+0x84>)
 801cd56:	480d      	ldr	r0, [pc, #52]	; (801cd8c <__multadd+0x88>)
 801cd58:	21ba      	movs	r1, #186	; 0xba
 801cd5a:	f002 f851 	bl	801ee00 <__assert_func>
 801cd5e:	6922      	ldr	r2, [r4, #16]
 801cd60:	3202      	adds	r2, #2
 801cd62:	f104 010c 	add.w	r1, r4, #12
 801cd66:	0092      	lsls	r2, r2, #2
 801cd68:	300c      	adds	r0, #12
 801cd6a:	f7ff f85e 	bl	801be2a <memcpy>
 801cd6e:	4621      	mov	r1, r4
 801cd70:	4638      	mov	r0, r7
 801cd72:	f7ff ffa5 	bl	801ccc0 <_Bfree>
 801cd76:	4644      	mov	r4, r8
 801cd78:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801cd7c:	3501      	adds	r5, #1
 801cd7e:	615e      	str	r6, [r3, #20]
 801cd80:	6125      	str	r5, [r4, #16]
 801cd82:	4620      	mov	r0, r4
 801cd84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801cd88:	0802042b 	.word	0x0802042b
 801cd8c:	0802043c 	.word	0x0802043c

0801cd90 <__s2b>:
 801cd90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801cd94:	460c      	mov	r4, r1
 801cd96:	4615      	mov	r5, r2
 801cd98:	461f      	mov	r7, r3
 801cd9a:	2209      	movs	r2, #9
 801cd9c:	3308      	adds	r3, #8
 801cd9e:	4606      	mov	r6, r0
 801cda0:	fb93 f3f2 	sdiv	r3, r3, r2
 801cda4:	2100      	movs	r1, #0
 801cda6:	2201      	movs	r2, #1
 801cda8:	429a      	cmp	r2, r3
 801cdaa:	db09      	blt.n	801cdc0 <__s2b+0x30>
 801cdac:	4630      	mov	r0, r6
 801cdae:	f7ff ff47 	bl	801cc40 <_Balloc>
 801cdb2:	b940      	cbnz	r0, 801cdc6 <__s2b+0x36>
 801cdb4:	4602      	mov	r2, r0
 801cdb6:	4b19      	ldr	r3, [pc, #100]	; (801ce1c <__s2b+0x8c>)
 801cdb8:	4819      	ldr	r0, [pc, #100]	; (801ce20 <__s2b+0x90>)
 801cdba:	21d3      	movs	r1, #211	; 0xd3
 801cdbc:	f002 f820 	bl	801ee00 <__assert_func>
 801cdc0:	0052      	lsls	r2, r2, #1
 801cdc2:	3101      	adds	r1, #1
 801cdc4:	e7f0      	b.n	801cda8 <__s2b+0x18>
 801cdc6:	9b08      	ldr	r3, [sp, #32]
 801cdc8:	6143      	str	r3, [r0, #20]
 801cdca:	2d09      	cmp	r5, #9
 801cdcc:	f04f 0301 	mov.w	r3, #1
 801cdd0:	6103      	str	r3, [r0, #16]
 801cdd2:	dd16      	ble.n	801ce02 <__s2b+0x72>
 801cdd4:	f104 0909 	add.w	r9, r4, #9
 801cdd8:	46c8      	mov	r8, r9
 801cdda:	442c      	add	r4, r5
 801cddc:	f818 3b01 	ldrb.w	r3, [r8], #1
 801cde0:	4601      	mov	r1, r0
 801cde2:	3b30      	subs	r3, #48	; 0x30
 801cde4:	220a      	movs	r2, #10
 801cde6:	4630      	mov	r0, r6
 801cde8:	f7ff ff8c 	bl	801cd04 <__multadd>
 801cdec:	45a0      	cmp	r8, r4
 801cdee:	d1f5      	bne.n	801cddc <__s2b+0x4c>
 801cdf0:	f1a5 0408 	sub.w	r4, r5, #8
 801cdf4:	444c      	add	r4, r9
 801cdf6:	1b2d      	subs	r5, r5, r4
 801cdf8:	1963      	adds	r3, r4, r5
 801cdfa:	42bb      	cmp	r3, r7
 801cdfc:	db04      	blt.n	801ce08 <__s2b+0x78>
 801cdfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ce02:	340a      	adds	r4, #10
 801ce04:	2509      	movs	r5, #9
 801ce06:	e7f6      	b.n	801cdf6 <__s2b+0x66>
 801ce08:	f814 3b01 	ldrb.w	r3, [r4], #1
 801ce0c:	4601      	mov	r1, r0
 801ce0e:	3b30      	subs	r3, #48	; 0x30
 801ce10:	220a      	movs	r2, #10
 801ce12:	4630      	mov	r0, r6
 801ce14:	f7ff ff76 	bl	801cd04 <__multadd>
 801ce18:	e7ee      	b.n	801cdf8 <__s2b+0x68>
 801ce1a:	bf00      	nop
 801ce1c:	0802042b 	.word	0x0802042b
 801ce20:	0802043c 	.word	0x0802043c

0801ce24 <__hi0bits>:
 801ce24:	0c03      	lsrs	r3, r0, #16
 801ce26:	041b      	lsls	r3, r3, #16
 801ce28:	b9d3      	cbnz	r3, 801ce60 <__hi0bits+0x3c>
 801ce2a:	0400      	lsls	r0, r0, #16
 801ce2c:	2310      	movs	r3, #16
 801ce2e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801ce32:	bf04      	itt	eq
 801ce34:	0200      	lsleq	r0, r0, #8
 801ce36:	3308      	addeq	r3, #8
 801ce38:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801ce3c:	bf04      	itt	eq
 801ce3e:	0100      	lsleq	r0, r0, #4
 801ce40:	3304      	addeq	r3, #4
 801ce42:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801ce46:	bf04      	itt	eq
 801ce48:	0080      	lsleq	r0, r0, #2
 801ce4a:	3302      	addeq	r3, #2
 801ce4c:	2800      	cmp	r0, #0
 801ce4e:	db05      	blt.n	801ce5c <__hi0bits+0x38>
 801ce50:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801ce54:	f103 0301 	add.w	r3, r3, #1
 801ce58:	bf08      	it	eq
 801ce5a:	2320      	moveq	r3, #32
 801ce5c:	4618      	mov	r0, r3
 801ce5e:	4770      	bx	lr
 801ce60:	2300      	movs	r3, #0
 801ce62:	e7e4      	b.n	801ce2e <__hi0bits+0xa>

0801ce64 <__lo0bits>:
 801ce64:	6803      	ldr	r3, [r0, #0]
 801ce66:	f013 0207 	ands.w	r2, r3, #7
 801ce6a:	d00c      	beq.n	801ce86 <__lo0bits+0x22>
 801ce6c:	07d9      	lsls	r1, r3, #31
 801ce6e:	d422      	bmi.n	801ceb6 <__lo0bits+0x52>
 801ce70:	079a      	lsls	r2, r3, #30
 801ce72:	bf49      	itett	mi
 801ce74:	085b      	lsrmi	r3, r3, #1
 801ce76:	089b      	lsrpl	r3, r3, #2
 801ce78:	6003      	strmi	r3, [r0, #0]
 801ce7a:	2201      	movmi	r2, #1
 801ce7c:	bf5c      	itt	pl
 801ce7e:	6003      	strpl	r3, [r0, #0]
 801ce80:	2202      	movpl	r2, #2
 801ce82:	4610      	mov	r0, r2
 801ce84:	4770      	bx	lr
 801ce86:	b299      	uxth	r1, r3
 801ce88:	b909      	cbnz	r1, 801ce8e <__lo0bits+0x2a>
 801ce8a:	0c1b      	lsrs	r3, r3, #16
 801ce8c:	2210      	movs	r2, #16
 801ce8e:	b2d9      	uxtb	r1, r3
 801ce90:	b909      	cbnz	r1, 801ce96 <__lo0bits+0x32>
 801ce92:	3208      	adds	r2, #8
 801ce94:	0a1b      	lsrs	r3, r3, #8
 801ce96:	0719      	lsls	r1, r3, #28
 801ce98:	bf04      	itt	eq
 801ce9a:	091b      	lsreq	r3, r3, #4
 801ce9c:	3204      	addeq	r2, #4
 801ce9e:	0799      	lsls	r1, r3, #30
 801cea0:	bf04      	itt	eq
 801cea2:	089b      	lsreq	r3, r3, #2
 801cea4:	3202      	addeq	r2, #2
 801cea6:	07d9      	lsls	r1, r3, #31
 801cea8:	d403      	bmi.n	801ceb2 <__lo0bits+0x4e>
 801ceaa:	085b      	lsrs	r3, r3, #1
 801ceac:	f102 0201 	add.w	r2, r2, #1
 801ceb0:	d003      	beq.n	801ceba <__lo0bits+0x56>
 801ceb2:	6003      	str	r3, [r0, #0]
 801ceb4:	e7e5      	b.n	801ce82 <__lo0bits+0x1e>
 801ceb6:	2200      	movs	r2, #0
 801ceb8:	e7e3      	b.n	801ce82 <__lo0bits+0x1e>
 801ceba:	2220      	movs	r2, #32
 801cebc:	e7e1      	b.n	801ce82 <__lo0bits+0x1e>
	...

0801cec0 <__i2b>:
 801cec0:	b510      	push	{r4, lr}
 801cec2:	460c      	mov	r4, r1
 801cec4:	2101      	movs	r1, #1
 801cec6:	f7ff febb 	bl	801cc40 <_Balloc>
 801ceca:	4602      	mov	r2, r0
 801cecc:	b928      	cbnz	r0, 801ceda <__i2b+0x1a>
 801cece:	4b05      	ldr	r3, [pc, #20]	; (801cee4 <__i2b+0x24>)
 801ced0:	4805      	ldr	r0, [pc, #20]	; (801cee8 <__i2b+0x28>)
 801ced2:	f240 1145 	movw	r1, #325	; 0x145
 801ced6:	f001 ff93 	bl	801ee00 <__assert_func>
 801ceda:	2301      	movs	r3, #1
 801cedc:	6144      	str	r4, [r0, #20]
 801cede:	6103      	str	r3, [r0, #16]
 801cee0:	bd10      	pop	{r4, pc}
 801cee2:	bf00      	nop
 801cee4:	0802042b 	.word	0x0802042b
 801cee8:	0802043c 	.word	0x0802043c

0801ceec <__multiply>:
 801ceec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cef0:	4691      	mov	r9, r2
 801cef2:	690a      	ldr	r2, [r1, #16]
 801cef4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801cef8:	429a      	cmp	r2, r3
 801cefa:	bfb8      	it	lt
 801cefc:	460b      	movlt	r3, r1
 801cefe:	460c      	mov	r4, r1
 801cf00:	bfbc      	itt	lt
 801cf02:	464c      	movlt	r4, r9
 801cf04:	4699      	movlt	r9, r3
 801cf06:	6927      	ldr	r7, [r4, #16]
 801cf08:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801cf0c:	68a3      	ldr	r3, [r4, #8]
 801cf0e:	6861      	ldr	r1, [r4, #4]
 801cf10:	eb07 060a 	add.w	r6, r7, sl
 801cf14:	42b3      	cmp	r3, r6
 801cf16:	b085      	sub	sp, #20
 801cf18:	bfb8      	it	lt
 801cf1a:	3101      	addlt	r1, #1
 801cf1c:	f7ff fe90 	bl	801cc40 <_Balloc>
 801cf20:	b930      	cbnz	r0, 801cf30 <__multiply+0x44>
 801cf22:	4602      	mov	r2, r0
 801cf24:	4b44      	ldr	r3, [pc, #272]	; (801d038 <__multiply+0x14c>)
 801cf26:	4845      	ldr	r0, [pc, #276]	; (801d03c <__multiply+0x150>)
 801cf28:	f44f 71b1 	mov.w	r1, #354	; 0x162
 801cf2c:	f001 ff68 	bl	801ee00 <__assert_func>
 801cf30:	f100 0514 	add.w	r5, r0, #20
 801cf34:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801cf38:	462b      	mov	r3, r5
 801cf3a:	2200      	movs	r2, #0
 801cf3c:	4543      	cmp	r3, r8
 801cf3e:	d321      	bcc.n	801cf84 <__multiply+0x98>
 801cf40:	f104 0314 	add.w	r3, r4, #20
 801cf44:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801cf48:	f109 0314 	add.w	r3, r9, #20
 801cf4c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801cf50:	9202      	str	r2, [sp, #8]
 801cf52:	1b3a      	subs	r2, r7, r4
 801cf54:	3a15      	subs	r2, #21
 801cf56:	f022 0203 	bic.w	r2, r2, #3
 801cf5a:	3204      	adds	r2, #4
 801cf5c:	f104 0115 	add.w	r1, r4, #21
 801cf60:	428f      	cmp	r7, r1
 801cf62:	bf38      	it	cc
 801cf64:	2204      	movcc	r2, #4
 801cf66:	9201      	str	r2, [sp, #4]
 801cf68:	9a02      	ldr	r2, [sp, #8]
 801cf6a:	9303      	str	r3, [sp, #12]
 801cf6c:	429a      	cmp	r2, r3
 801cf6e:	d80c      	bhi.n	801cf8a <__multiply+0x9e>
 801cf70:	2e00      	cmp	r6, #0
 801cf72:	dd03      	ble.n	801cf7c <__multiply+0x90>
 801cf74:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801cf78:	2b00      	cmp	r3, #0
 801cf7a:	d05b      	beq.n	801d034 <__multiply+0x148>
 801cf7c:	6106      	str	r6, [r0, #16]
 801cf7e:	b005      	add	sp, #20
 801cf80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cf84:	f843 2b04 	str.w	r2, [r3], #4
 801cf88:	e7d8      	b.n	801cf3c <__multiply+0x50>
 801cf8a:	f8b3 a000 	ldrh.w	sl, [r3]
 801cf8e:	f1ba 0f00 	cmp.w	sl, #0
 801cf92:	d024      	beq.n	801cfde <__multiply+0xf2>
 801cf94:	f104 0e14 	add.w	lr, r4, #20
 801cf98:	46a9      	mov	r9, r5
 801cf9a:	f04f 0c00 	mov.w	ip, #0
 801cf9e:	f85e 2b04 	ldr.w	r2, [lr], #4
 801cfa2:	f8d9 1000 	ldr.w	r1, [r9]
 801cfa6:	fa1f fb82 	uxth.w	fp, r2
 801cfaa:	b289      	uxth	r1, r1
 801cfac:	fb0a 110b 	mla	r1, sl, fp, r1
 801cfb0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801cfb4:	f8d9 2000 	ldr.w	r2, [r9]
 801cfb8:	4461      	add	r1, ip
 801cfba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801cfbe:	fb0a c20b 	mla	r2, sl, fp, ip
 801cfc2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801cfc6:	b289      	uxth	r1, r1
 801cfc8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801cfcc:	4577      	cmp	r7, lr
 801cfce:	f849 1b04 	str.w	r1, [r9], #4
 801cfd2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801cfd6:	d8e2      	bhi.n	801cf9e <__multiply+0xb2>
 801cfd8:	9a01      	ldr	r2, [sp, #4]
 801cfda:	f845 c002 	str.w	ip, [r5, r2]
 801cfde:	9a03      	ldr	r2, [sp, #12]
 801cfe0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801cfe4:	3304      	adds	r3, #4
 801cfe6:	f1b9 0f00 	cmp.w	r9, #0
 801cfea:	d021      	beq.n	801d030 <__multiply+0x144>
 801cfec:	6829      	ldr	r1, [r5, #0]
 801cfee:	f104 0c14 	add.w	ip, r4, #20
 801cff2:	46ae      	mov	lr, r5
 801cff4:	f04f 0a00 	mov.w	sl, #0
 801cff8:	f8bc b000 	ldrh.w	fp, [ip]
 801cffc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801d000:	fb09 220b 	mla	r2, r9, fp, r2
 801d004:	4452      	add	r2, sl
 801d006:	b289      	uxth	r1, r1
 801d008:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801d00c:	f84e 1b04 	str.w	r1, [lr], #4
 801d010:	f85c 1b04 	ldr.w	r1, [ip], #4
 801d014:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801d018:	f8be 1000 	ldrh.w	r1, [lr]
 801d01c:	fb09 110a 	mla	r1, r9, sl, r1
 801d020:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 801d024:	4567      	cmp	r7, ip
 801d026:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801d02a:	d8e5      	bhi.n	801cff8 <__multiply+0x10c>
 801d02c:	9a01      	ldr	r2, [sp, #4]
 801d02e:	50a9      	str	r1, [r5, r2]
 801d030:	3504      	adds	r5, #4
 801d032:	e799      	b.n	801cf68 <__multiply+0x7c>
 801d034:	3e01      	subs	r6, #1
 801d036:	e79b      	b.n	801cf70 <__multiply+0x84>
 801d038:	0802042b 	.word	0x0802042b
 801d03c:	0802043c 	.word	0x0802043c

0801d040 <__pow5mult>:
 801d040:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d044:	4615      	mov	r5, r2
 801d046:	f012 0203 	ands.w	r2, r2, #3
 801d04a:	4606      	mov	r6, r0
 801d04c:	460f      	mov	r7, r1
 801d04e:	d007      	beq.n	801d060 <__pow5mult+0x20>
 801d050:	4c25      	ldr	r4, [pc, #148]	; (801d0e8 <__pow5mult+0xa8>)
 801d052:	3a01      	subs	r2, #1
 801d054:	2300      	movs	r3, #0
 801d056:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801d05a:	f7ff fe53 	bl	801cd04 <__multadd>
 801d05e:	4607      	mov	r7, r0
 801d060:	10ad      	asrs	r5, r5, #2
 801d062:	d03d      	beq.n	801d0e0 <__pow5mult+0xa0>
 801d064:	69f4      	ldr	r4, [r6, #28]
 801d066:	b97c      	cbnz	r4, 801d088 <__pow5mult+0x48>
 801d068:	2010      	movs	r0, #16
 801d06a:	f7ff fd35 	bl	801cad8 <malloc>
 801d06e:	4602      	mov	r2, r0
 801d070:	61f0      	str	r0, [r6, #28]
 801d072:	b928      	cbnz	r0, 801d080 <__pow5mult+0x40>
 801d074:	4b1d      	ldr	r3, [pc, #116]	; (801d0ec <__pow5mult+0xac>)
 801d076:	481e      	ldr	r0, [pc, #120]	; (801d0f0 <__pow5mult+0xb0>)
 801d078:	f240 11b3 	movw	r1, #435	; 0x1b3
 801d07c:	f001 fec0 	bl	801ee00 <__assert_func>
 801d080:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801d084:	6004      	str	r4, [r0, #0]
 801d086:	60c4      	str	r4, [r0, #12]
 801d088:	f8d6 801c 	ldr.w	r8, [r6, #28]
 801d08c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801d090:	b94c      	cbnz	r4, 801d0a6 <__pow5mult+0x66>
 801d092:	f240 2171 	movw	r1, #625	; 0x271
 801d096:	4630      	mov	r0, r6
 801d098:	f7ff ff12 	bl	801cec0 <__i2b>
 801d09c:	2300      	movs	r3, #0
 801d09e:	f8c8 0008 	str.w	r0, [r8, #8]
 801d0a2:	4604      	mov	r4, r0
 801d0a4:	6003      	str	r3, [r0, #0]
 801d0a6:	f04f 0900 	mov.w	r9, #0
 801d0aa:	07eb      	lsls	r3, r5, #31
 801d0ac:	d50a      	bpl.n	801d0c4 <__pow5mult+0x84>
 801d0ae:	4639      	mov	r1, r7
 801d0b0:	4622      	mov	r2, r4
 801d0b2:	4630      	mov	r0, r6
 801d0b4:	f7ff ff1a 	bl	801ceec <__multiply>
 801d0b8:	4639      	mov	r1, r7
 801d0ba:	4680      	mov	r8, r0
 801d0bc:	4630      	mov	r0, r6
 801d0be:	f7ff fdff 	bl	801ccc0 <_Bfree>
 801d0c2:	4647      	mov	r7, r8
 801d0c4:	106d      	asrs	r5, r5, #1
 801d0c6:	d00b      	beq.n	801d0e0 <__pow5mult+0xa0>
 801d0c8:	6820      	ldr	r0, [r4, #0]
 801d0ca:	b938      	cbnz	r0, 801d0dc <__pow5mult+0x9c>
 801d0cc:	4622      	mov	r2, r4
 801d0ce:	4621      	mov	r1, r4
 801d0d0:	4630      	mov	r0, r6
 801d0d2:	f7ff ff0b 	bl	801ceec <__multiply>
 801d0d6:	6020      	str	r0, [r4, #0]
 801d0d8:	f8c0 9000 	str.w	r9, [r0]
 801d0dc:	4604      	mov	r4, r0
 801d0de:	e7e4      	b.n	801d0aa <__pow5mult+0x6a>
 801d0e0:	4638      	mov	r0, r7
 801d0e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d0e6:	bf00      	nop
 801d0e8:	08020588 	.word	0x08020588
 801d0ec:	080203bc 	.word	0x080203bc
 801d0f0:	0802043c 	.word	0x0802043c

0801d0f4 <__lshift>:
 801d0f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d0f8:	460c      	mov	r4, r1
 801d0fa:	6849      	ldr	r1, [r1, #4]
 801d0fc:	6923      	ldr	r3, [r4, #16]
 801d0fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801d102:	68a3      	ldr	r3, [r4, #8]
 801d104:	4607      	mov	r7, r0
 801d106:	4691      	mov	r9, r2
 801d108:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801d10c:	f108 0601 	add.w	r6, r8, #1
 801d110:	42b3      	cmp	r3, r6
 801d112:	db0b      	blt.n	801d12c <__lshift+0x38>
 801d114:	4638      	mov	r0, r7
 801d116:	f7ff fd93 	bl	801cc40 <_Balloc>
 801d11a:	4605      	mov	r5, r0
 801d11c:	b948      	cbnz	r0, 801d132 <__lshift+0x3e>
 801d11e:	4602      	mov	r2, r0
 801d120:	4b28      	ldr	r3, [pc, #160]	; (801d1c4 <__lshift+0xd0>)
 801d122:	4829      	ldr	r0, [pc, #164]	; (801d1c8 <__lshift+0xd4>)
 801d124:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 801d128:	f001 fe6a 	bl	801ee00 <__assert_func>
 801d12c:	3101      	adds	r1, #1
 801d12e:	005b      	lsls	r3, r3, #1
 801d130:	e7ee      	b.n	801d110 <__lshift+0x1c>
 801d132:	2300      	movs	r3, #0
 801d134:	f100 0114 	add.w	r1, r0, #20
 801d138:	f100 0210 	add.w	r2, r0, #16
 801d13c:	4618      	mov	r0, r3
 801d13e:	4553      	cmp	r3, sl
 801d140:	db33      	blt.n	801d1aa <__lshift+0xb6>
 801d142:	6920      	ldr	r0, [r4, #16]
 801d144:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801d148:	f104 0314 	add.w	r3, r4, #20
 801d14c:	f019 091f 	ands.w	r9, r9, #31
 801d150:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801d154:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801d158:	d02b      	beq.n	801d1b2 <__lshift+0xbe>
 801d15a:	f1c9 0e20 	rsb	lr, r9, #32
 801d15e:	468a      	mov	sl, r1
 801d160:	2200      	movs	r2, #0
 801d162:	6818      	ldr	r0, [r3, #0]
 801d164:	fa00 f009 	lsl.w	r0, r0, r9
 801d168:	4310      	orrs	r0, r2
 801d16a:	f84a 0b04 	str.w	r0, [sl], #4
 801d16e:	f853 2b04 	ldr.w	r2, [r3], #4
 801d172:	459c      	cmp	ip, r3
 801d174:	fa22 f20e 	lsr.w	r2, r2, lr
 801d178:	d8f3      	bhi.n	801d162 <__lshift+0x6e>
 801d17a:	ebac 0304 	sub.w	r3, ip, r4
 801d17e:	3b15      	subs	r3, #21
 801d180:	f023 0303 	bic.w	r3, r3, #3
 801d184:	3304      	adds	r3, #4
 801d186:	f104 0015 	add.w	r0, r4, #21
 801d18a:	4584      	cmp	ip, r0
 801d18c:	bf38      	it	cc
 801d18e:	2304      	movcc	r3, #4
 801d190:	50ca      	str	r2, [r1, r3]
 801d192:	b10a      	cbz	r2, 801d198 <__lshift+0xa4>
 801d194:	f108 0602 	add.w	r6, r8, #2
 801d198:	3e01      	subs	r6, #1
 801d19a:	4638      	mov	r0, r7
 801d19c:	612e      	str	r6, [r5, #16]
 801d19e:	4621      	mov	r1, r4
 801d1a0:	f7ff fd8e 	bl	801ccc0 <_Bfree>
 801d1a4:	4628      	mov	r0, r5
 801d1a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d1aa:	f842 0f04 	str.w	r0, [r2, #4]!
 801d1ae:	3301      	adds	r3, #1
 801d1b0:	e7c5      	b.n	801d13e <__lshift+0x4a>
 801d1b2:	3904      	subs	r1, #4
 801d1b4:	f853 2b04 	ldr.w	r2, [r3], #4
 801d1b8:	f841 2f04 	str.w	r2, [r1, #4]!
 801d1bc:	459c      	cmp	ip, r3
 801d1be:	d8f9      	bhi.n	801d1b4 <__lshift+0xc0>
 801d1c0:	e7ea      	b.n	801d198 <__lshift+0xa4>
 801d1c2:	bf00      	nop
 801d1c4:	0802042b 	.word	0x0802042b
 801d1c8:	0802043c 	.word	0x0802043c

0801d1cc <__mcmp>:
 801d1cc:	b530      	push	{r4, r5, lr}
 801d1ce:	6902      	ldr	r2, [r0, #16]
 801d1d0:	690c      	ldr	r4, [r1, #16]
 801d1d2:	1b12      	subs	r2, r2, r4
 801d1d4:	d10e      	bne.n	801d1f4 <__mcmp+0x28>
 801d1d6:	f100 0314 	add.w	r3, r0, #20
 801d1da:	3114      	adds	r1, #20
 801d1dc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801d1e0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801d1e4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801d1e8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801d1ec:	42a5      	cmp	r5, r4
 801d1ee:	d003      	beq.n	801d1f8 <__mcmp+0x2c>
 801d1f0:	d305      	bcc.n	801d1fe <__mcmp+0x32>
 801d1f2:	2201      	movs	r2, #1
 801d1f4:	4610      	mov	r0, r2
 801d1f6:	bd30      	pop	{r4, r5, pc}
 801d1f8:	4283      	cmp	r3, r0
 801d1fa:	d3f3      	bcc.n	801d1e4 <__mcmp+0x18>
 801d1fc:	e7fa      	b.n	801d1f4 <__mcmp+0x28>
 801d1fe:	f04f 32ff 	mov.w	r2, #4294967295
 801d202:	e7f7      	b.n	801d1f4 <__mcmp+0x28>

0801d204 <__mdiff>:
 801d204:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d208:	460c      	mov	r4, r1
 801d20a:	4606      	mov	r6, r0
 801d20c:	4611      	mov	r1, r2
 801d20e:	4620      	mov	r0, r4
 801d210:	4690      	mov	r8, r2
 801d212:	f7ff ffdb 	bl	801d1cc <__mcmp>
 801d216:	1e05      	subs	r5, r0, #0
 801d218:	d110      	bne.n	801d23c <__mdiff+0x38>
 801d21a:	4629      	mov	r1, r5
 801d21c:	4630      	mov	r0, r6
 801d21e:	f7ff fd0f 	bl	801cc40 <_Balloc>
 801d222:	b930      	cbnz	r0, 801d232 <__mdiff+0x2e>
 801d224:	4b3a      	ldr	r3, [pc, #232]	; (801d310 <__mdiff+0x10c>)
 801d226:	4602      	mov	r2, r0
 801d228:	f240 2137 	movw	r1, #567	; 0x237
 801d22c:	4839      	ldr	r0, [pc, #228]	; (801d314 <__mdiff+0x110>)
 801d22e:	f001 fde7 	bl	801ee00 <__assert_func>
 801d232:	2301      	movs	r3, #1
 801d234:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801d238:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d23c:	bfa4      	itt	ge
 801d23e:	4643      	movge	r3, r8
 801d240:	46a0      	movge	r8, r4
 801d242:	4630      	mov	r0, r6
 801d244:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801d248:	bfa6      	itte	ge
 801d24a:	461c      	movge	r4, r3
 801d24c:	2500      	movge	r5, #0
 801d24e:	2501      	movlt	r5, #1
 801d250:	f7ff fcf6 	bl	801cc40 <_Balloc>
 801d254:	b920      	cbnz	r0, 801d260 <__mdiff+0x5c>
 801d256:	4b2e      	ldr	r3, [pc, #184]	; (801d310 <__mdiff+0x10c>)
 801d258:	4602      	mov	r2, r0
 801d25a:	f240 2145 	movw	r1, #581	; 0x245
 801d25e:	e7e5      	b.n	801d22c <__mdiff+0x28>
 801d260:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801d264:	6926      	ldr	r6, [r4, #16]
 801d266:	60c5      	str	r5, [r0, #12]
 801d268:	f104 0914 	add.w	r9, r4, #20
 801d26c:	f108 0514 	add.w	r5, r8, #20
 801d270:	f100 0e14 	add.w	lr, r0, #20
 801d274:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801d278:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801d27c:	f108 0210 	add.w	r2, r8, #16
 801d280:	46f2      	mov	sl, lr
 801d282:	2100      	movs	r1, #0
 801d284:	f859 3b04 	ldr.w	r3, [r9], #4
 801d288:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801d28c:	fa11 f88b 	uxtah	r8, r1, fp
 801d290:	b299      	uxth	r1, r3
 801d292:	0c1b      	lsrs	r3, r3, #16
 801d294:	eba8 0801 	sub.w	r8, r8, r1
 801d298:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801d29c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801d2a0:	fa1f f888 	uxth.w	r8, r8
 801d2a4:	1419      	asrs	r1, r3, #16
 801d2a6:	454e      	cmp	r6, r9
 801d2a8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801d2ac:	f84a 3b04 	str.w	r3, [sl], #4
 801d2b0:	d8e8      	bhi.n	801d284 <__mdiff+0x80>
 801d2b2:	1b33      	subs	r3, r6, r4
 801d2b4:	3b15      	subs	r3, #21
 801d2b6:	f023 0303 	bic.w	r3, r3, #3
 801d2ba:	3304      	adds	r3, #4
 801d2bc:	3415      	adds	r4, #21
 801d2be:	42a6      	cmp	r6, r4
 801d2c0:	bf38      	it	cc
 801d2c2:	2304      	movcc	r3, #4
 801d2c4:	441d      	add	r5, r3
 801d2c6:	4473      	add	r3, lr
 801d2c8:	469e      	mov	lr, r3
 801d2ca:	462e      	mov	r6, r5
 801d2cc:	4566      	cmp	r6, ip
 801d2ce:	d30e      	bcc.n	801d2ee <__mdiff+0xea>
 801d2d0:	f10c 0203 	add.w	r2, ip, #3
 801d2d4:	1b52      	subs	r2, r2, r5
 801d2d6:	f022 0203 	bic.w	r2, r2, #3
 801d2da:	3d03      	subs	r5, #3
 801d2dc:	45ac      	cmp	ip, r5
 801d2de:	bf38      	it	cc
 801d2e0:	2200      	movcc	r2, #0
 801d2e2:	4413      	add	r3, r2
 801d2e4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801d2e8:	b17a      	cbz	r2, 801d30a <__mdiff+0x106>
 801d2ea:	6107      	str	r7, [r0, #16]
 801d2ec:	e7a4      	b.n	801d238 <__mdiff+0x34>
 801d2ee:	f856 8b04 	ldr.w	r8, [r6], #4
 801d2f2:	fa11 f288 	uxtah	r2, r1, r8
 801d2f6:	1414      	asrs	r4, r2, #16
 801d2f8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801d2fc:	b292      	uxth	r2, r2
 801d2fe:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801d302:	f84e 2b04 	str.w	r2, [lr], #4
 801d306:	1421      	asrs	r1, r4, #16
 801d308:	e7e0      	b.n	801d2cc <__mdiff+0xc8>
 801d30a:	3f01      	subs	r7, #1
 801d30c:	e7ea      	b.n	801d2e4 <__mdiff+0xe0>
 801d30e:	bf00      	nop
 801d310:	0802042b 	.word	0x0802042b
 801d314:	0802043c 	.word	0x0802043c

0801d318 <__ulp>:
 801d318:	b082      	sub	sp, #8
 801d31a:	ed8d 0b00 	vstr	d0, [sp]
 801d31e:	9a01      	ldr	r2, [sp, #4]
 801d320:	4b0f      	ldr	r3, [pc, #60]	; (801d360 <__ulp+0x48>)
 801d322:	4013      	ands	r3, r2
 801d324:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 801d328:	2b00      	cmp	r3, #0
 801d32a:	dc08      	bgt.n	801d33e <__ulp+0x26>
 801d32c:	425b      	negs	r3, r3
 801d32e:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 801d332:	ea4f 5223 	mov.w	r2, r3, asr #20
 801d336:	da04      	bge.n	801d342 <__ulp+0x2a>
 801d338:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801d33c:	4113      	asrs	r3, r2
 801d33e:	2200      	movs	r2, #0
 801d340:	e008      	b.n	801d354 <__ulp+0x3c>
 801d342:	f1a2 0314 	sub.w	r3, r2, #20
 801d346:	2b1e      	cmp	r3, #30
 801d348:	bfda      	itte	le
 801d34a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 801d34e:	40da      	lsrle	r2, r3
 801d350:	2201      	movgt	r2, #1
 801d352:	2300      	movs	r3, #0
 801d354:	4619      	mov	r1, r3
 801d356:	4610      	mov	r0, r2
 801d358:	ec41 0b10 	vmov	d0, r0, r1
 801d35c:	b002      	add	sp, #8
 801d35e:	4770      	bx	lr
 801d360:	7ff00000 	.word	0x7ff00000

0801d364 <__b2d>:
 801d364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d368:	6906      	ldr	r6, [r0, #16]
 801d36a:	f100 0814 	add.w	r8, r0, #20
 801d36e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801d372:	1f37      	subs	r7, r6, #4
 801d374:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801d378:	4610      	mov	r0, r2
 801d37a:	f7ff fd53 	bl	801ce24 <__hi0bits>
 801d37e:	f1c0 0320 	rsb	r3, r0, #32
 801d382:	280a      	cmp	r0, #10
 801d384:	600b      	str	r3, [r1, #0]
 801d386:	491b      	ldr	r1, [pc, #108]	; (801d3f4 <__b2d+0x90>)
 801d388:	dc15      	bgt.n	801d3b6 <__b2d+0x52>
 801d38a:	f1c0 0c0b 	rsb	ip, r0, #11
 801d38e:	fa22 f30c 	lsr.w	r3, r2, ip
 801d392:	45b8      	cmp	r8, r7
 801d394:	ea43 0501 	orr.w	r5, r3, r1
 801d398:	bf34      	ite	cc
 801d39a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801d39e:	2300      	movcs	r3, #0
 801d3a0:	3015      	adds	r0, #21
 801d3a2:	fa02 f000 	lsl.w	r0, r2, r0
 801d3a6:	fa23 f30c 	lsr.w	r3, r3, ip
 801d3aa:	4303      	orrs	r3, r0
 801d3ac:	461c      	mov	r4, r3
 801d3ae:	ec45 4b10 	vmov	d0, r4, r5
 801d3b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d3b6:	45b8      	cmp	r8, r7
 801d3b8:	bf3a      	itte	cc
 801d3ba:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801d3be:	f1a6 0708 	subcc.w	r7, r6, #8
 801d3c2:	2300      	movcs	r3, #0
 801d3c4:	380b      	subs	r0, #11
 801d3c6:	d012      	beq.n	801d3ee <__b2d+0x8a>
 801d3c8:	f1c0 0120 	rsb	r1, r0, #32
 801d3cc:	fa23 f401 	lsr.w	r4, r3, r1
 801d3d0:	4082      	lsls	r2, r0
 801d3d2:	4322      	orrs	r2, r4
 801d3d4:	4547      	cmp	r7, r8
 801d3d6:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 801d3da:	bf8c      	ite	hi
 801d3dc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801d3e0:	2200      	movls	r2, #0
 801d3e2:	4083      	lsls	r3, r0
 801d3e4:	40ca      	lsrs	r2, r1
 801d3e6:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801d3ea:	4313      	orrs	r3, r2
 801d3ec:	e7de      	b.n	801d3ac <__b2d+0x48>
 801d3ee:	ea42 0501 	orr.w	r5, r2, r1
 801d3f2:	e7db      	b.n	801d3ac <__b2d+0x48>
 801d3f4:	3ff00000 	.word	0x3ff00000

0801d3f8 <__d2b>:
 801d3f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801d3fc:	460f      	mov	r7, r1
 801d3fe:	2101      	movs	r1, #1
 801d400:	ec59 8b10 	vmov	r8, r9, d0
 801d404:	4616      	mov	r6, r2
 801d406:	f7ff fc1b 	bl	801cc40 <_Balloc>
 801d40a:	4604      	mov	r4, r0
 801d40c:	b930      	cbnz	r0, 801d41c <__d2b+0x24>
 801d40e:	4602      	mov	r2, r0
 801d410:	4b24      	ldr	r3, [pc, #144]	; (801d4a4 <__d2b+0xac>)
 801d412:	4825      	ldr	r0, [pc, #148]	; (801d4a8 <__d2b+0xb0>)
 801d414:	f240 310f 	movw	r1, #783	; 0x30f
 801d418:	f001 fcf2 	bl	801ee00 <__assert_func>
 801d41c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801d420:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801d424:	bb2d      	cbnz	r5, 801d472 <__d2b+0x7a>
 801d426:	9301      	str	r3, [sp, #4]
 801d428:	f1b8 0300 	subs.w	r3, r8, #0
 801d42c:	d026      	beq.n	801d47c <__d2b+0x84>
 801d42e:	4668      	mov	r0, sp
 801d430:	9300      	str	r3, [sp, #0]
 801d432:	f7ff fd17 	bl	801ce64 <__lo0bits>
 801d436:	e9dd 1200 	ldrd	r1, r2, [sp]
 801d43a:	b1e8      	cbz	r0, 801d478 <__d2b+0x80>
 801d43c:	f1c0 0320 	rsb	r3, r0, #32
 801d440:	fa02 f303 	lsl.w	r3, r2, r3
 801d444:	430b      	orrs	r3, r1
 801d446:	40c2      	lsrs	r2, r0
 801d448:	6163      	str	r3, [r4, #20]
 801d44a:	9201      	str	r2, [sp, #4]
 801d44c:	9b01      	ldr	r3, [sp, #4]
 801d44e:	61a3      	str	r3, [r4, #24]
 801d450:	2b00      	cmp	r3, #0
 801d452:	bf14      	ite	ne
 801d454:	2202      	movne	r2, #2
 801d456:	2201      	moveq	r2, #1
 801d458:	6122      	str	r2, [r4, #16]
 801d45a:	b1bd      	cbz	r5, 801d48c <__d2b+0x94>
 801d45c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801d460:	4405      	add	r5, r0
 801d462:	603d      	str	r5, [r7, #0]
 801d464:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801d468:	6030      	str	r0, [r6, #0]
 801d46a:	4620      	mov	r0, r4
 801d46c:	b003      	add	sp, #12
 801d46e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801d472:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801d476:	e7d6      	b.n	801d426 <__d2b+0x2e>
 801d478:	6161      	str	r1, [r4, #20]
 801d47a:	e7e7      	b.n	801d44c <__d2b+0x54>
 801d47c:	a801      	add	r0, sp, #4
 801d47e:	f7ff fcf1 	bl	801ce64 <__lo0bits>
 801d482:	9b01      	ldr	r3, [sp, #4]
 801d484:	6163      	str	r3, [r4, #20]
 801d486:	3020      	adds	r0, #32
 801d488:	2201      	movs	r2, #1
 801d48a:	e7e5      	b.n	801d458 <__d2b+0x60>
 801d48c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801d490:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801d494:	6038      	str	r0, [r7, #0]
 801d496:	6918      	ldr	r0, [r3, #16]
 801d498:	f7ff fcc4 	bl	801ce24 <__hi0bits>
 801d49c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801d4a0:	e7e2      	b.n	801d468 <__d2b+0x70>
 801d4a2:	bf00      	nop
 801d4a4:	0802042b 	.word	0x0802042b
 801d4a8:	0802043c 	.word	0x0802043c

0801d4ac <__ratio>:
 801d4ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d4b0:	4688      	mov	r8, r1
 801d4b2:	4669      	mov	r1, sp
 801d4b4:	4681      	mov	r9, r0
 801d4b6:	f7ff ff55 	bl	801d364 <__b2d>
 801d4ba:	a901      	add	r1, sp, #4
 801d4bc:	4640      	mov	r0, r8
 801d4be:	ec55 4b10 	vmov	r4, r5, d0
 801d4c2:	ee10 aa10 	vmov	sl, s0
 801d4c6:	f7ff ff4d 	bl	801d364 <__b2d>
 801d4ca:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801d4ce:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801d4d2:	1ad2      	subs	r2, r2, r3
 801d4d4:	e9dd 3100 	ldrd	r3, r1, [sp]
 801d4d8:	1a5b      	subs	r3, r3, r1
 801d4da:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 801d4de:	ec57 6b10 	vmov	r6, r7, d0
 801d4e2:	2b00      	cmp	r3, #0
 801d4e4:	bfd6      	itet	le
 801d4e6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801d4ea:	462a      	movgt	r2, r5
 801d4ec:	463a      	movle	r2, r7
 801d4ee:	46ab      	mov	fp, r5
 801d4f0:	bfd6      	itet	le
 801d4f2:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 801d4f6:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 801d4fa:	ee00 3a90 	vmovle	s1, r3
 801d4fe:	ec4b ab17 	vmov	d7, sl, fp
 801d502:	ee87 0b00 	vdiv.f64	d0, d7, d0
 801d506:	b003      	add	sp, #12
 801d508:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801d50c <__copybits>:
 801d50c:	3901      	subs	r1, #1
 801d50e:	b570      	push	{r4, r5, r6, lr}
 801d510:	1149      	asrs	r1, r1, #5
 801d512:	6914      	ldr	r4, [r2, #16]
 801d514:	3101      	adds	r1, #1
 801d516:	f102 0314 	add.w	r3, r2, #20
 801d51a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801d51e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801d522:	1f05      	subs	r5, r0, #4
 801d524:	42a3      	cmp	r3, r4
 801d526:	d30c      	bcc.n	801d542 <__copybits+0x36>
 801d528:	1aa3      	subs	r3, r4, r2
 801d52a:	3b11      	subs	r3, #17
 801d52c:	f023 0303 	bic.w	r3, r3, #3
 801d530:	3211      	adds	r2, #17
 801d532:	42a2      	cmp	r2, r4
 801d534:	bf88      	it	hi
 801d536:	2300      	movhi	r3, #0
 801d538:	4418      	add	r0, r3
 801d53a:	2300      	movs	r3, #0
 801d53c:	4288      	cmp	r0, r1
 801d53e:	d305      	bcc.n	801d54c <__copybits+0x40>
 801d540:	bd70      	pop	{r4, r5, r6, pc}
 801d542:	f853 6b04 	ldr.w	r6, [r3], #4
 801d546:	f845 6f04 	str.w	r6, [r5, #4]!
 801d54a:	e7eb      	b.n	801d524 <__copybits+0x18>
 801d54c:	f840 3b04 	str.w	r3, [r0], #4
 801d550:	e7f4      	b.n	801d53c <__copybits+0x30>

0801d552 <__any_on>:
 801d552:	f100 0214 	add.w	r2, r0, #20
 801d556:	6900      	ldr	r0, [r0, #16]
 801d558:	114b      	asrs	r3, r1, #5
 801d55a:	4298      	cmp	r0, r3
 801d55c:	b510      	push	{r4, lr}
 801d55e:	db11      	blt.n	801d584 <__any_on+0x32>
 801d560:	dd0a      	ble.n	801d578 <__any_on+0x26>
 801d562:	f011 011f 	ands.w	r1, r1, #31
 801d566:	d007      	beq.n	801d578 <__any_on+0x26>
 801d568:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801d56c:	fa24 f001 	lsr.w	r0, r4, r1
 801d570:	fa00 f101 	lsl.w	r1, r0, r1
 801d574:	428c      	cmp	r4, r1
 801d576:	d10b      	bne.n	801d590 <__any_on+0x3e>
 801d578:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801d57c:	4293      	cmp	r3, r2
 801d57e:	d803      	bhi.n	801d588 <__any_on+0x36>
 801d580:	2000      	movs	r0, #0
 801d582:	bd10      	pop	{r4, pc}
 801d584:	4603      	mov	r3, r0
 801d586:	e7f7      	b.n	801d578 <__any_on+0x26>
 801d588:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801d58c:	2900      	cmp	r1, #0
 801d58e:	d0f5      	beq.n	801d57c <__any_on+0x2a>
 801d590:	2001      	movs	r0, #1
 801d592:	e7f6      	b.n	801d582 <__any_on+0x30>

0801d594 <sulp>:
 801d594:	b570      	push	{r4, r5, r6, lr}
 801d596:	4604      	mov	r4, r0
 801d598:	460d      	mov	r5, r1
 801d59a:	4616      	mov	r6, r2
 801d59c:	ec45 4b10 	vmov	d0, r4, r5
 801d5a0:	f7ff feba 	bl	801d318 <__ulp>
 801d5a4:	b17e      	cbz	r6, 801d5c6 <sulp+0x32>
 801d5a6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801d5aa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801d5ae:	2b00      	cmp	r3, #0
 801d5b0:	dd09      	ble.n	801d5c6 <sulp+0x32>
 801d5b2:	051b      	lsls	r3, r3, #20
 801d5b4:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 801d5b8:	2000      	movs	r0, #0
 801d5ba:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 801d5be:	ec41 0b17 	vmov	d7, r0, r1
 801d5c2:	ee20 0b07 	vmul.f64	d0, d0, d7
 801d5c6:	bd70      	pop	{r4, r5, r6, pc}

0801d5c8 <_strtod_l>:
 801d5c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d5cc:	ed2d 8b0e 	vpush	{d8-d14}
 801d5d0:	b097      	sub	sp, #92	; 0x5c
 801d5d2:	4604      	mov	r4, r0
 801d5d4:	920d      	str	r2, [sp, #52]	; 0x34
 801d5d6:	2200      	movs	r2, #0
 801d5d8:	9212      	str	r2, [sp, #72]	; 0x48
 801d5da:	468a      	mov	sl, r1
 801d5dc:	f04f 0800 	mov.w	r8, #0
 801d5e0:	f04f 0900 	mov.w	r9, #0
 801d5e4:	460a      	mov	r2, r1
 801d5e6:	9211      	str	r2, [sp, #68]	; 0x44
 801d5e8:	7811      	ldrb	r1, [r2, #0]
 801d5ea:	292b      	cmp	r1, #43	; 0x2b
 801d5ec:	d04c      	beq.n	801d688 <_strtod_l+0xc0>
 801d5ee:	d839      	bhi.n	801d664 <_strtod_l+0x9c>
 801d5f0:	290d      	cmp	r1, #13
 801d5f2:	d833      	bhi.n	801d65c <_strtod_l+0x94>
 801d5f4:	2908      	cmp	r1, #8
 801d5f6:	d833      	bhi.n	801d660 <_strtod_l+0x98>
 801d5f8:	2900      	cmp	r1, #0
 801d5fa:	d03c      	beq.n	801d676 <_strtod_l+0xae>
 801d5fc:	2200      	movs	r2, #0
 801d5fe:	9208      	str	r2, [sp, #32]
 801d600:	9e11      	ldr	r6, [sp, #68]	; 0x44
 801d602:	7832      	ldrb	r2, [r6, #0]
 801d604:	2a30      	cmp	r2, #48	; 0x30
 801d606:	f040 80b8 	bne.w	801d77a <_strtod_l+0x1b2>
 801d60a:	7872      	ldrb	r2, [r6, #1]
 801d60c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 801d610:	2a58      	cmp	r2, #88	; 0x58
 801d612:	d170      	bne.n	801d6f6 <_strtod_l+0x12e>
 801d614:	9302      	str	r3, [sp, #8]
 801d616:	9b08      	ldr	r3, [sp, #32]
 801d618:	9301      	str	r3, [sp, #4]
 801d61a:	ab12      	add	r3, sp, #72	; 0x48
 801d61c:	9300      	str	r3, [sp, #0]
 801d61e:	4a91      	ldr	r2, [pc, #580]	; (801d864 <_strtod_l+0x29c>)
 801d620:	ab13      	add	r3, sp, #76	; 0x4c
 801d622:	a911      	add	r1, sp, #68	; 0x44
 801d624:	4620      	mov	r0, r4
 801d626:	f001 fc87 	bl	801ef38 <__gethex>
 801d62a:	f010 070f 	ands.w	r7, r0, #15
 801d62e:	4605      	mov	r5, r0
 801d630:	d005      	beq.n	801d63e <_strtod_l+0x76>
 801d632:	2f06      	cmp	r7, #6
 801d634:	d12a      	bne.n	801d68c <_strtod_l+0xc4>
 801d636:	3601      	adds	r6, #1
 801d638:	2300      	movs	r3, #0
 801d63a:	9611      	str	r6, [sp, #68]	; 0x44
 801d63c:	9308      	str	r3, [sp, #32]
 801d63e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801d640:	2b00      	cmp	r3, #0
 801d642:	f040 8555 	bne.w	801e0f0 <_strtod_l+0xb28>
 801d646:	9b08      	ldr	r3, [sp, #32]
 801d648:	ec49 8b10 	vmov	d0, r8, r9
 801d64c:	b1cb      	cbz	r3, 801d682 <_strtod_l+0xba>
 801d64e:	eeb1 0b40 	vneg.f64	d0, d0
 801d652:	b017      	add	sp, #92	; 0x5c
 801d654:	ecbd 8b0e 	vpop	{d8-d14}
 801d658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d65c:	2920      	cmp	r1, #32
 801d65e:	d1cd      	bne.n	801d5fc <_strtod_l+0x34>
 801d660:	3201      	adds	r2, #1
 801d662:	e7c0      	b.n	801d5e6 <_strtod_l+0x1e>
 801d664:	292d      	cmp	r1, #45	; 0x2d
 801d666:	d1c9      	bne.n	801d5fc <_strtod_l+0x34>
 801d668:	2101      	movs	r1, #1
 801d66a:	9108      	str	r1, [sp, #32]
 801d66c:	1c51      	adds	r1, r2, #1
 801d66e:	9111      	str	r1, [sp, #68]	; 0x44
 801d670:	7852      	ldrb	r2, [r2, #1]
 801d672:	2a00      	cmp	r2, #0
 801d674:	d1c4      	bne.n	801d600 <_strtod_l+0x38>
 801d676:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801d678:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 801d67c:	2b00      	cmp	r3, #0
 801d67e:	f040 8535 	bne.w	801e0ec <_strtod_l+0xb24>
 801d682:	ec49 8b10 	vmov	d0, r8, r9
 801d686:	e7e4      	b.n	801d652 <_strtod_l+0x8a>
 801d688:	2100      	movs	r1, #0
 801d68a:	e7ee      	b.n	801d66a <_strtod_l+0xa2>
 801d68c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801d68e:	b13a      	cbz	r2, 801d6a0 <_strtod_l+0xd8>
 801d690:	2135      	movs	r1, #53	; 0x35
 801d692:	a814      	add	r0, sp, #80	; 0x50
 801d694:	f7ff ff3a 	bl	801d50c <__copybits>
 801d698:	9912      	ldr	r1, [sp, #72]	; 0x48
 801d69a:	4620      	mov	r0, r4
 801d69c:	f7ff fb10 	bl	801ccc0 <_Bfree>
 801d6a0:	1e7b      	subs	r3, r7, #1
 801d6a2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801d6a4:	2b04      	cmp	r3, #4
 801d6a6:	d806      	bhi.n	801d6b6 <_strtod_l+0xee>
 801d6a8:	e8df f003 	tbb	[pc, r3]
 801d6ac:	201d0314 	.word	0x201d0314
 801d6b0:	14          	.byte	0x14
 801d6b1:	00          	.byte	0x00
 801d6b2:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 801d6b6:	05eb      	lsls	r3, r5, #23
 801d6b8:	bf48      	it	mi
 801d6ba:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 801d6be:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801d6c2:	0d1b      	lsrs	r3, r3, #20
 801d6c4:	051b      	lsls	r3, r3, #20
 801d6c6:	2b00      	cmp	r3, #0
 801d6c8:	d1b9      	bne.n	801d63e <_strtod_l+0x76>
 801d6ca:	f7fe fb79 	bl	801bdc0 <__errno>
 801d6ce:	2322      	movs	r3, #34	; 0x22
 801d6d0:	6003      	str	r3, [r0, #0]
 801d6d2:	e7b4      	b.n	801d63e <_strtod_l+0x76>
 801d6d4:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 801d6d8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801d6dc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801d6e0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 801d6e4:	e7e7      	b.n	801d6b6 <_strtod_l+0xee>
 801d6e6:	f8df 9184 	ldr.w	r9, [pc, #388]	; 801d86c <_strtod_l+0x2a4>
 801d6ea:	e7e4      	b.n	801d6b6 <_strtod_l+0xee>
 801d6ec:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 801d6f0:	f04f 38ff 	mov.w	r8, #4294967295
 801d6f4:	e7df      	b.n	801d6b6 <_strtod_l+0xee>
 801d6f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801d6f8:	1c5a      	adds	r2, r3, #1
 801d6fa:	9211      	str	r2, [sp, #68]	; 0x44
 801d6fc:	785b      	ldrb	r3, [r3, #1]
 801d6fe:	2b30      	cmp	r3, #48	; 0x30
 801d700:	d0f9      	beq.n	801d6f6 <_strtod_l+0x12e>
 801d702:	2b00      	cmp	r3, #0
 801d704:	d09b      	beq.n	801d63e <_strtod_l+0x76>
 801d706:	2301      	movs	r3, #1
 801d708:	9306      	str	r3, [sp, #24]
 801d70a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801d70c:	9309      	str	r3, [sp, #36]	; 0x24
 801d70e:	2300      	movs	r3, #0
 801d710:	9305      	str	r3, [sp, #20]
 801d712:	9307      	str	r3, [sp, #28]
 801d714:	461e      	mov	r6, r3
 801d716:	220a      	movs	r2, #10
 801d718:	9811      	ldr	r0, [sp, #68]	; 0x44
 801d71a:	7805      	ldrb	r5, [r0, #0]
 801d71c:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 801d720:	b2d9      	uxtb	r1, r3
 801d722:	2909      	cmp	r1, #9
 801d724:	d92b      	bls.n	801d77e <_strtod_l+0x1b6>
 801d726:	4950      	ldr	r1, [pc, #320]	; (801d868 <_strtod_l+0x2a0>)
 801d728:	2201      	movs	r2, #1
 801d72a:	f001 fb3c 	bl	801eda6 <strncmp>
 801d72e:	2800      	cmp	r0, #0
 801d730:	d035      	beq.n	801d79e <_strtod_l+0x1d6>
 801d732:	2000      	movs	r0, #0
 801d734:	462a      	mov	r2, r5
 801d736:	4633      	mov	r3, r6
 801d738:	4683      	mov	fp, r0
 801d73a:	4601      	mov	r1, r0
 801d73c:	2a65      	cmp	r2, #101	; 0x65
 801d73e:	d001      	beq.n	801d744 <_strtod_l+0x17c>
 801d740:	2a45      	cmp	r2, #69	; 0x45
 801d742:	d118      	bne.n	801d776 <_strtod_l+0x1ae>
 801d744:	b91b      	cbnz	r3, 801d74e <_strtod_l+0x186>
 801d746:	9b06      	ldr	r3, [sp, #24]
 801d748:	4303      	orrs	r3, r0
 801d74a:	d094      	beq.n	801d676 <_strtod_l+0xae>
 801d74c:	2300      	movs	r3, #0
 801d74e:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
 801d752:	f10a 0201 	add.w	r2, sl, #1
 801d756:	9211      	str	r2, [sp, #68]	; 0x44
 801d758:	f89a 2001 	ldrb.w	r2, [sl, #1]
 801d75c:	2a2b      	cmp	r2, #43	; 0x2b
 801d75e:	d075      	beq.n	801d84c <_strtod_l+0x284>
 801d760:	2a2d      	cmp	r2, #45	; 0x2d
 801d762:	d07b      	beq.n	801d85c <_strtod_l+0x294>
 801d764:	f04f 0e00 	mov.w	lr, #0
 801d768:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 801d76c:	2d09      	cmp	r5, #9
 801d76e:	f240 8083 	bls.w	801d878 <_strtod_l+0x2b0>
 801d772:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 801d776:	2500      	movs	r5, #0
 801d778:	e09e      	b.n	801d8b8 <_strtod_l+0x2f0>
 801d77a:	2300      	movs	r3, #0
 801d77c:	e7c4      	b.n	801d708 <_strtod_l+0x140>
 801d77e:	2e08      	cmp	r6, #8
 801d780:	bfd5      	itete	le
 801d782:	9907      	ldrle	r1, [sp, #28]
 801d784:	9905      	ldrgt	r1, [sp, #20]
 801d786:	fb02 3301 	mlale	r3, r2, r1, r3
 801d78a:	fb02 3301 	mlagt	r3, r2, r1, r3
 801d78e:	f100 0001 	add.w	r0, r0, #1
 801d792:	bfd4      	ite	le
 801d794:	9307      	strle	r3, [sp, #28]
 801d796:	9305      	strgt	r3, [sp, #20]
 801d798:	3601      	adds	r6, #1
 801d79a:	9011      	str	r0, [sp, #68]	; 0x44
 801d79c:	e7bc      	b.n	801d718 <_strtod_l+0x150>
 801d79e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801d7a0:	1c5a      	adds	r2, r3, #1
 801d7a2:	9211      	str	r2, [sp, #68]	; 0x44
 801d7a4:	785a      	ldrb	r2, [r3, #1]
 801d7a6:	b3ae      	cbz	r6, 801d814 <_strtod_l+0x24c>
 801d7a8:	4683      	mov	fp, r0
 801d7aa:	4633      	mov	r3, r6
 801d7ac:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 801d7b0:	2909      	cmp	r1, #9
 801d7b2:	d912      	bls.n	801d7da <_strtod_l+0x212>
 801d7b4:	2101      	movs	r1, #1
 801d7b6:	e7c1      	b.n	801d73c <_strtod_l+0x174>
 801d7b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801d7ba:	1c5a      	adds	r2, r3, #1
 801d7bc:	9211      	str	r2, [sp, #68]	; 0x44
 801d7be:	785a      	ldrb	r2, [r3, #1]
 801d7c0:	3001      	adds	r0, #1
 801d7c2:	2a30      	cmp	r2, #48	; 0x30
 801d7c4:	d0f8      	beq.n	801d7b8 <_strtod_l+0x1f0>
 801d7c6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 801d7ca:	2b08      	cmp	r3, #8
 801d7cc:	f200 8495 	bhi.w	801e0fa <_strtod_l+0xb32>
 801d7d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801d7d2:	9309      	str	r3, [sp, #36]	; 0x24
 801d7d4:	4683      	mov	fp, r0
 801d7d6:	2000      	movs	r0, #0
 801d7d8:	4603      	mov	r3, r0
 801d7da:	3a30      	subs	r2, #48	; 0x30
 801d7dc:	f100 0101 	add.w	r1, r0, #1
 801d7e0:	d012      	beq.n	801d808 <_strtod_l+0x240>
 801d7e2:	448b      	add	fp, r1
 801d7e4:	eb00 0c03 	add.w	ip, r0, r3
 801d7e8:	4619      	mov	r1, r3
 801d7ea:	250a      	movs	r5, #10
 801d7ec:	4561      	cmp	r1, ip
 801d7ee:	d113      	bne.n	801d818 <_strtod_l+0x250>
 801d7f0:	1819      	adds	r1, r3, r0
 801d7f2:	2908      	cmp	r1, #8
 801d7f4:	f103 0301 	add.w	r3, r3, #1
 801d7f8:	4403      	add	r3, r0
 801d7fa:	dc1b      	bgt.n	801d834 <_strtod_l+0x26c>
 801d7fc:	9807      	ldr	r0, [sp, #28]
 801d7fe:	210a      	movs	r1, #10
 801d800:	fb01 2200 	mla	r2, r1, r0, r2
 801d804:	9207      	str	r2, [sp, #28]
 801d806:	2100      	movs	r1, #0
 801d808:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801d80a:	1c50      	adds	r0, r2, #1
 801d80c:	9011      	str	r0, [sp, #68]	; 0x44
 801d80e:	7852      	ldrb	r2, [r2, #1]
 801d810:	4608      	mov	r0, r1
 801d812:	e7cb      	b.n	801d7ac <_strtod_l+0x1e4>
 801d814:	4630      	mov	r0, r6
 801d816:	e7d4      	b.n	801d7c2 <_strtod_l+0x1fa>
 801d818:	2908      	cmp	r1, #8
 801d81a:	f101 0101 	add.w	r1, r1, #1
 801d81e:	dc03      	bgt.n	801d828 <_strtod_l+0x260>
 801d820:	9f07      	ldr	r7, [sp, #28]
 801d822:	436f      	muls	r7, r5
 801d824:	9707      	str	r7, [sp, #28]
 801d826:	e7e1      	b.n	801d7ec <_strtod_l+0x224>
 801d828:	2910      	cmp	r1, #16
 801d82a:	bfde      	ittt	le
 801d82c:	9f05      	ldrle	r7, [sp, #20]
 801d82e:	436f      	mulle	r7, r5
 801d830:	9705      	strle	r7, [sp, #20]
 801d832:	e7db      	b.n	801d7ec <_strtod_l+0x224>
 801d834:	2b10      	cmp	r3, #16
 801d836:	bfdf      	itttt	le
 801d838:	9805      	ldrle	r0, [sp, #20]
 801d83a:	210a      	movle	r1, #10
 801d83c:	fb01 2200 	mlale	r2, r1, r0, r2
 801d840:	9205      	strle	r2, [sp, #20]
 801d842:	e7e0      	b.n	801d806 <_strtod_l+0x23e>
 801d844:	f04f 0b00 	mov.w	fp, #0
 801d848:	2101      	movs	r1, #1
 801d84a:	e77c      	b.n	801d746 <_strtod_l+0x17e>
 801d84c:	f04f 0e00 	mov.w	lr, #0
 801d850:	f10a 0202 	add.w	r2, sl, #2
 801d854:	9211      	str	r2, [sp, #68]	; 0x44
 801d856:	f89a 2002 	ldrb.w	r2, [sl, #2]
 801d85a:	e785      	b.n	801d768 <_strtod_l+0x1a0>
 801d85c:	f04f 0e01 	mov.w	lr, #1
 801d860:	e7f6      	b.n	801d850 <_strtod_l+0x288>
 801d862:	bf00      	nop
 801d864:	08020598 	.word	0x08020598
 801d868:	08020594 	.word	0x08020594
 801d86c:	7ff00000 	.word	0x7ff00000
 801d870:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801d872:	1c55      	adds	r5, r2, #1
 801d874:	9511      	str	r5, [sp, #68]	; 0x44
 801d876:	7852      	ldrb	r2, [r2, #1]
 801d878:	2a30      	cmp	r2, #48	; 0x30
 801d87a:	d0f9      	beq.n	801d870 <_strtod_l+0x2a8>
 801d87c:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 801d880:	2d08      	cmp	r5, #8
 801d882:	f63f af78 	bhi.w	801d776 <_strtod_l+0x1ae>
 801d886:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 801d88a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801d88c:	920a      	str	r2, [sp, #40]	; 0x28
 801d88e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801d890:	1c55      	adds	r5, r2, #1
 801d892:	9511      	str	r5, [sp, #68]	; 0x44
 801d894:	7852      	ldrb	r2, [r2, #1]
 801d896:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 801d89a:	2f09      	cmp	r7, #9
 801d89c:	d937      	bls.n	801d90e <_strtod_l+0x346>
 801d89e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 801d8a0:	1bed      	subs	r5, r5, r7
 801d8a2:	2d08      	cmp	r5, #8
 801d8a4:	f644 651f 	movw	r5, #19999	; 0x4e1f
 801d8a8:	dc02      	bgt.n	801d8b0 <_strtod_l+0x2e8>
 801d8aa:	4565      	cmp	r5, ip
 801d8ac:	bfa8      	it	ge
 801d8ae:	4665      	movge	r5, ip
 801d8b0:	f1be 0f00 	cmp.w	lr, #0
 801d8b4:	d000      	beq.n	801d8b8 <_strtod_l+0x2f0>
 801d8b6:	426d      	negs	r5, r5
 801d8b8:	2b00      	cmp	r3, #0
 801d8ba:	d14d      	bne.n	801d958 <_strtod_l+0x390>
 801d8bc:	9b06      	ldr	r3, [sp, #24]
 801d8be:	4303      	orrs	r3, r0
 801d8c0:	f47f aebd 	bne.w	801d63e <_strtod_l+0x76>
 801d8c4:	2900      	cmp	r1, #0
 801d8c6:	f47f aed6 	bne.w	801d676 <_strtod_l+0xae>
 801d8ca:	2a69      	cmp	r2, #105	; 0x69
 801d8cc:	d027      	beq.n	801d91e <_strtod_l+0x356>
 801d8ce:	dc24      	bgt.n	801d91a <_strtod_l+0x352>
 801d8d0:	2a49      	cmp	r2, #73	; 0x49
 801d8d2:	d024      	beq.n	801d91e <_strtod_l+0x356>
 801d8d4:	2a4e      	cmp	r2, #78	; 0x4e
 801d8d6:	f47f aece 	bne.w	801d676 <_strtod_l+0xae>
 801d8da:	4995      	ldr	r1, [pc, #596]	; (801db30 <_strtod_l+0x568>)
 801d8dc:	a811      	add	r0, sp, #68	; 0x44
 801d8de:	f001 fd6b 	bl	801f3b8 <__match>
 801d8e2:	2800      	cmp	r0, #0
 801d8e4:	f43f aec7 	beq.w	801d676 <_strtod_l+0xae>
 801d8e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801d8ea:	781b      	ldrb	r3, [r3, #0]
 801d8ec:	2b28      	cmp	r3, #40	; 0x28
 801d8ee:	d12d      	bne.n	801d94c <_strtod_l+0x384>
 801d8f0:	4990      	ldr	r1, [pc, #576]	; (801db34 <_strtod_l+0x56c>)
 801d8f2:	aa14      	add	r2, sp, #80	; 0x50
 801d8f4:	a811      	add	r0, sp, #68	; 0x44
 801d8f6:	f001 fd73 	bl	801f3e0 <__hexnan>
 801d8fa:	2805      	cmp	r0, #5
 801d8fc:	d126      	bne.n	801d94c <_strtod_l+0x384>
 801d8fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801d900:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 801d904:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 801d908:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 801d90c:	e697      	b.n	801d63e <_strtod_l+0x76>
 801d90e:	250a      	movs	r5, #10
 801d910:	fb05 2c0c 	mla	ip, r5, ip, r2
 801d914:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 801d918:	e7b9      	b.n	801d88e <_strtod_l+0x2c6>
 801d91a:	2a6e      	cmp	r2, #110	; 0x6e
 801d91c:	e7db      	b.n	801d8d6 <_strtod_l+0x30e>
 801d91e:	4986      	ldr	r1, [pc, #536]	; (801db38 <_strtod_l+0x570>)
 801d920:	a811      	add	r0, sp, #68	; 0x44
 801d922:	f001 fd49 	bl	801f3b8 <__match>
 801d926:	2800      	cmp	r0, #0
 801d928:	f43f aea5 	beq.w	801d676 <_strtod_l+0xae>
 801d92c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801d92e:	4983      	ldr	r1, [pc, #524]	; (801db3c <_strtod_l+0x574>)
 801d930:	3b01      	subs	r3, #1
 801d932:	a811      	add	r0, sp, #68	; 0x44
 801d934:	9311      	str	r3, [sp, #68]	; 0x44
 801d936:	f001 fd3f 	bl	801f3b8 <__match>
 801d93a:	b910      	cbnz	r0, 801d942 <_strtod_l+0x37a>
 801d93c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801d93e:	3301      	adds	r3, #1
 801d940:	9311      	str	r3, [sp, #68]	; 0x44
 801d942:	f8df 920c 	ldr.w	r9, [pc, #524]	; 801db50 <_strtod_l+0x588>
 801d946:	f04f 0800 	mov.w	r8, #0
 801d94a:	e678      	b.n	801d63e <_strtod_l+0x76>
 801d94c:	487c      	ldr	r0, [pc, #496]	; (801db40 <_strtod_l+0x578>)
 801d94e:	f001 fa4f 	bl	801edf0 <nan>
 801d952:	ec59 8b10 	vmov	r8, r9, d0
 801d956:	e672      	b.n	801d63e <_strtod_l+0x76>
 801d958:	eddd 7a07 	vldr	s15, [sp, #28]
 801d95c:	eba5 020b 	sub.w	r2, r5, fp
 801d960:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801d964:	2e00      	cmp	r6, #0
 801d966:	bf08      	it	eq
 801d968:	461e      	moveq	r6, r3
 801d96a:	2b10      	cmp	r3, #16
 801d96c:	9206      	str	r2, [sp, #24]
 801d96e:	461a      	mov	r2, r3
 801d970:	bfa8      	it	ge
 801d972:	2210      	movge	r2, #16
 801d974:	2b09      	cmp	r3, #9
 801d976:	ec59 8b17 	vmov	r8, r9, d7
 801d97a:	dd0c      	ble.n	801d996 <_strtod_l+0x3ce>
 801d97c:	4971      	ldr	r1, [pc, #452]	; (801db44 <_strtod_l+0x57c>)
 801d97e:	eddd 6a05 	vldr	s13, [sp, #20]
 801d982:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801d986:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 801d98a:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 801d98e:	eea7 6b05 	vfma.f64	d6, d7, d5
 801d992:	ec59 8b16 	vmov	r8, r9, d6
 801d996:	2b0f      	cmp	r3, #15
 801d998:	dc37      	bgt.n	801da0a <_strtod_l+0x442>
 801d99a:	9906      	ldr	r1, [sp, #24]
 801d99c:	2900      	cmp	r1, #0
 801d99e:	f43f ae4e 	beq.w	801d63e <_strtod_l+0x76>
 801d9a2:	dd23      	ble.n	801d9ec <_strtod_l+0x424>
 801d9a4:	2916      	cmp	r1, #22
 801d9a6:	dc0b      	bgt.n	801d9c0 <_strtod_l+0x3f8>
 801d9a8:	4b66      	ldr	r3, [pc, #408]	; (801db44 <_strtod_l+0x57c>)
 801d9aa:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 801d9ae:	ed93 7b00 	vldr	d7, [r3]
 801d9b2:	ec49 8b16 	vmov	d6, r8, r9
 801d9b6:	ee27 7b06 	vmul.f64	d7, d7, d6
 801d9ba:	ec59 8b17 	vmov	r8, r9, d7
 801d9be:	e63e      	b.n	801d63e <_strtod_l+0x76>
 801d9c0:	9806      	ldr	r0, [sp, #24]
 801d9c2:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 801d9c6:	4281      	cmp	r1, r0
 801d9c8:	db1f      	blt.n	801da0a <_strtod_l+0x442>
 801d9ca:	4a5e      	ldr	r2, [pc, #376]	; (801db44 <_strtod_l+0x57c>)
 801d9cc:	f1c3 030f 	rsb	r3, r3, #15
 801d9d0:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 801d9d4:	ed91 7b00 	vldr	d7, [r1]
 801d9d8:	ec49 8b16 	vmov	d6, r8, r9
 801d9dc:	1ac3      	subs	r3, r0, r3
 801d9de:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801d9e2:	ee27 7b06 	vmul.f64	d7, d7, d6
 801d9e6:	ed92 6b00 	vldr	d6, [r2]
 801d9ea:	e7e4      	b.n	801d9b6 <_strtod_l+0x3ee>
 801d9ec:	9906      	ldr	r1, [sp, #24]
 801d9ee:	3116      	adds	r1, #22
 801d9f0:	db0b      	blt.n	801da0a <_strtod_l+0x442>
 801d9f2:	4b54      	ldr	r3, [pc, #336]	; (801db44 <_strtod_l+0x57c>)
 801d9f4:	ebab 0505 	sub.w	r5, fp, r5
 801d9f8:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801d9fc:	ed95 7b00 	vldr	d7, [r5]
 801da00:	ec49 8b16 	vmov	d6, r8, r9
 801da04:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801da08:	e7d7      	b.n	801d9ba <_strtod_l+0x3f2>
 801da0a:	9906      	ldr	r1, [sp, #24]
 801da0c:	1a9a      	subs	r2, r3, r2
 801da0e:	440a      	add	r2, r1
 801da10:	2a00      	cmp	r2, #0
 801da12:	dd6e      	ble.n	801daf2 <_strtod_l+0x52a>
 801da14:	f012 000f 	ands.w	r0, r2, #15
 801da18:	d00a      	beq.n	801da30 <_strtod_l+0x468>
 801da1a:	494a      	ldr	r1, [pc, #296]	; (801db44 <_strtod_l+0x57c>)
 801da1c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801da20:	ed91 7b00 	vldr	d7, [r1]
 801da24:	ec49 8b16 	vmov	d6, r8, r9
 801da28:	ee27 7b06 	vmul.f64	d7, d7, d6
 801da2c:	ec59 8b17 	vmov	r8, r9, d7
 801da30:	f032 020f 	bics.w	r2, r2, #15
 801da34:	d04e      	beq.n	801dad4 <_strtod_l+0x50c>
 801da36:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 801da3a:	dd22      	ble.n	801da82 <_strtod_l+0x4ba>
 801da3c:	2500      	movs	r5, #0
 801da3e:	462e      	mov	r6, r5
 801da40:	9507      	str	r5, [sp, #28]
 801da42:	462f      	mov	r7, r5
 801da44:	2322      	movs	r3, #34	; 0x22
 801da46:	f8df 9108 	ldr.w	r9, [pc, #264]	; 801db50 <_strtod_l+0x588>
 801da4a:	6023      	str	r3, [r4, #0]
 801da4c:	f04f 0800 	mov.w	r8, #0
 801da50:	9b07      	ldr	r3, [sp, #28]
 801da52:	2b00      	cmp	r3, #0
 801da54:	f43f adf3 	beq.w	801d63e <_strtod_l+0x76>
 801da58:	9912      	ldr	r1, [sp, #72]	; 0x48
 801da5a:	4620      	mov	r0, r4
 801da5c:	f7ff f930 	bl	801ccc0 <_Bfree>
 801da60:	4639      	mov	r1, r7
 801da62:	4620      	mov	r0, r4
 801da64:	f7ff f92c 	bl	801ccc0 <_Bfree>
 801da68:	4631      	mov	r1, r6
 801da6a:	4620      	mov	r0, r4
 801da6c:	f7ff f928 	bl	801ccc0 <_Bfree>
 801da70:	9907      	ldr	r1, [sp, #28]
 801da72:	4620      	mov	r0, r4
 801da74:	f7ff f924 	bl	801ccc0 <_Bfree>
 801da78:	4629      	mov	r1, r5
 801da7a:	4620      	mov	r0, r4
 801da7c:	f7ff f920 	bl	801ccc0 <_Bfree>
 801da80:	e5dd      	b.n	801d63e <_strtod_l+0x76>
 801da82:	2000      	movs	r0, #0
 801da84:	ec49 8b17 	vmov	d7, r8, r9
 801da88:	4f2f      	ldr	r7, [pc, #188]	; (801db48 <_strtod_l+0x580>)
 801da8a:	1112      	asrs	r2, r2, #4
 801da8c:	4601      	mov	r1, r0
 801da8e:	2a01      	cmp	r2, #1
 801da90:	dc23      	bgt.n	801dada <_strtod_l+0x512>
 801da92:	b108      	cbz	r0, 801da98 <_strtod_l+0x4d0>
 801da94:	ec59 8b17 	vmov	r8, r9, d7
 801da98:	4a2b      	ldr	r2, [pc, #172]	; (801db48 <_strtod_l+0x580>)
 801da9a:	482c      	ldr	r0, [pc, #176]	; (801db4c <_strtod_l+0x584>)
 801da9c:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801daa0:	ed92 7b00 	vldr	d7, [r2]
 801daa4:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 801daa8:	ec49 8b16 	vmov	d6, r8, r9
 801daac:	4a28      	ldr	r2, [pc, #160]	; (801db50 <_strtod_l+0x588>)
 801daae:	ee27 7b06 	vmul.f64	d7, d7, d6
 801dab2:	ee17 1a90 	vmov	r1, s15
 801dab6:	400a      	ands	r2, r1
 801dab8:	4282      	cmp	r2, r0
 801daba:	ec59 8b17 	vmov	r8, r9, d7
 801dabe:	d8bd      	bhi.n	801da3c <_strtod_l+0x474>
 801dac0:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 801dac4:	4282      	cmp	r2, r0
 801dac6:	bf86      	itte	hi
 801dac8:	f8df 9088 	ldrhi.w	r9, [pc, #136]	; 801db54 <_strtod_l+0x58c>
 801dacc:	f04f 38ff 	movhi.w	r8, #4294967295
 801dad0:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 801dad4:	2200      	movs	r2, #0
 801dad6:	9205      	str	r2, [sp, #20]
 801dad8:	e076      	b.n	801dbc8 <_strtod_l+0x600>
 801dada:	f012 0f01 	tst.w	r2, #1
 801dade:	d004      	beq.n	801daea <_strtod_l+0x522>
 801dae0:	ed97 6b00 	vldr	d6, [r7]
 801dae4:	2001      	movs	r0, #1
 801dae6:	ee27 7b06 	vmul.f64	d7, d7, d6
 801daea:	3101      	adds	r1, #1
 801daec:	1052      	asrs	r2, r2, #1
 801daee:	3708      	adds	r7, #8
 801daf0:	e7cd      	b.n	801da8e <_strtod_l+0x4c6>
 801daf2:	d0ef      	beq.n	801dad4 <_strtod_l+0x50c>
 801daf4:	4252      	negs	r2, r2
 801daf6:	f012 000f 	ands.w	r0, r2, #15
 801dafa:	d00a      	beq.n	801db12 <_strtod_l+0x54a>
 801dafc:	4911      	ldr	r1, [pc, #68]	; (801db44 <_strtod_l+0x57c>)
 801dafe:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801db02:	ed91 7b00 	vldr	d7, [r1]
 801db06:	ec49 8b16 	vmov	d6, r8, r9
 801db0a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801db0e:	ec59 8b17 	vmov	r8, r9, d7
 801db12:	1112      	asrs	r2, r2, #4
 801db14:	d0de      	beq.n	801dad4 <_strtod_l+0x50c>
 801db16:	2a1f      	cmp	r2, #31
 801db18:	dd1e      	ble.n	801db58 <_strtod_l+0x590>
 801db1a:	2500      	movs	r5, #0
 801db1c:	462e      	mov	r6, r5
 801db1e:	9507      	str	r5, [sp, #28]
 801db20:	462f      	mov	r7, r5
 801db22:	2322      	movs	r3, #34	; 0x22
 801db24:	f04f 0800 	mov.w	r8, #0
 801db28:	f04f 0900 	mov.w	r9, #0
 801db2c:	6023      	str	r3, [r4, #0]
 801db2e:	e78f      	b.n	801da50 <_strtod_l+0x488>
 801db30:	08020385 	.word	0x08020385
 801db34:	080205ac 	.word	0x080205ac
 801db38:	0802037d 	.word	0x0802037d
 801db3c:	080203b2 	.word	0x080203b2
 801db40:	08020758 	.word	0x08020758
 801db44:	080204c0 	.word	0x080204c0
 801db48:	08020498 	.word	0x08020498
 801db4c:	7ca00000 	.word	0x7ca00000
 801db50:	7ff00000 	.word	0x7ff00000
 801db54:	7fefffff 	.word	0x7fefffff
 801db58:	f012 0110 	ands.w	r1, r2, #16
 801db5c:	bf18      	it	ne
 801db5e:	216a      	movne	r1, #106	; 0x6a
 801db60:	9105      	str	r1, [sp, #20]
 801db62:	ec49 8b17 	vmov	d7, r8, r9
 801db66:	49be      	ldr	r1, [pc, #760]	; (801de60 <_strtod_l+0x898>)
 801db68:	2000      	movs	r0, #0
 801db6a:	07d7      	lsls	r7, r2, #31
 801db6c:	d504      	bpl.n	801db78 <_strtod_l+0x5b0>
 801db6e:	ed91 6b00 	vldr	d6, [r1]
 801db72:	2001      	movs	r0, #1
 801db74:	ee27 7b06 	vmul.f64	d7, d7, d6
 801db78:	1052      	asrs	r2, r2, #1
 801db7a:	f101 0108 	add.w	r1, r1, #8
 801db7e:	d1f4      	bne.n	801db6a <_strtod_l+0x5a2>
 801db80:	b108      	cbz	r0, 801db86 <_strtod_l+0x5be>
 801db82:	ec59 8b17 	vmov	r8, r9, d7
 801db86:	9a05      	ldr	r2, [sp, #20]
 801db88:	b1ba      	cbz	r2, 801dbba <_strtod_l+0x5f2>
 801db8a:	f3c9 510a 	ubfx	r1, r9, #20, #11
 801db8e:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 801db92:	2a00      	cmp	r2, #0
 801db94:	4648      	mov	r0, r9
 801db96:	dd10      	ble.n	801dbba <_strtod_l+0x5f2>
 801db98:	2a1f      	cmp	r2, #31
 801db9a:	f340 812c 	ble.w	801ddf6 <_strtod_l+0x82e>
 801db9e:	2a34      	cmp	r2, #52	; 0x34
 801dba0:	bfde      	ittt	le
 801dba2:	f04f 32ff 	movle.w	r2, #4294967295
 801dba6:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 801dbaa:	408a      	lslle	r2, r1
 801dbac:	f04f 0800 	mov.w	r8, #0
 801dbb0:	bfcc      	ite	gt
 801dbb2:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 801dbb6:	ea02 0900 	andle.w	r9, r2, r0
 801dbba:	ec49 8b17 	vmov	d7, r8, r9
 801dbbe:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801dbc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dbc6:	d0a8      	beq.n	801db1a <_strtod_l+0x552>
 801dbc8:	9a07      	ldr	r2, [sp, #28]
 801dbca:	9200      	str	r2, [sp, #0]
 801dbcc:	9909      	ldr	r1, [sp, #36]	; 0x24
 801dbce:	4632      	mov	r2, r6
 801dbd0:	4620      	mov	r0, r4
 801dbd2:	f7ff f8dd 	bl	801cd90 <__s2b>
 801dbd6:	9007      	str	r0, [sp, #28]
 801dbd8:	2800      	cmp	r0, #0
 801dbda:	f43f af2f 	beq.w	801da3c <_strtod_l+0x474>
 801dbde:	9a06      	ldr	r2, [sp, #24]
 801dbe0:	2a00      	cmp	r2, #0
 801dbe2:	ebab 0305 	sub.w	r3, fp, r5
 801dbe6:	ed9f 9b96 	vldr	d9, [pc, #600]	; 801de40 <_strtod_l+0x878>
 801dbea:	bfa8      	it	ge
 801dbec:	2300      	movge	r3, #0
 801dbee:	ed9f ab96 	vldr	d10, [pc, #600]	; 801de48 <_strtod_l+0x880>
 801dbf2:	ed9f bb97 	vldr	d11, [pc, #604]	; 801de50 <_strtod_l+0x888>
 801dbf6:	9309      	str	r3, [sp, #36]	; 0x24
 801dbf8:	2500      	movs	r5, #0
 801dbfa:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801dbfe:	930c      	str	r3, [sp, #48]	; 0x30
 801dc00:	462e      	mov	r6, r5
 801dc02:	9b07      	ldr	r3, [sp, #28]
 801dc04:	4620      	mov	r0, r4
 801dc06:	6859      	ldr	r1, [r3, #4]
 801dc08:	f7ff f81a 	bl	801cc40 <_Balloc>
 801dc0c:	4607      	mov	r7, r0
 801dc0e:	2800      	cmp	r0, #0
 801dc10:	f43f af18 	beq.w	801da44 <_strtod_l+0x47c>
 801dc14:	9b07      	ldr	r3, [sp, #28]
 801dc16:	691a      	ldr	r2, [r3, #16]
 801dc18:	3202      	adds	r2, #2
 801dc1a:	f103 010c 	add.w	r1, r3, #12
 801dc1e:	0092      	lsls	r2, r2, #2
 801dc20:	300c      	adds	r0, #12
 801dc22:	f7fe f902 	bl	801be2a <memcpy>
 801dc26:	ec49 8b10 	vmov	d0, r8, r9
 801dc2a:	aa14      	add	r2, sp, #80	; 0x50
 801dc2c:	a913      	add	r1, sp, #76	; 0x4c
 801dc2e:	4620      	mov	r0, r4
 801dc30:	f7ff fbe2 	bl	801d3f8 <__d2b>
 801dc34:	ec49 8b18 	vmov	d8, r8, r9
 801dc38:	9012      	str	r0, [sp, #72]	; 0x48
 801dc3a:	2800      	cmp	r0, #0
 801dc3c:	f43f af02 	beq.w	801da44 <_strtod_l+0x47c>
 801dc40:	2101      	movs	r1, #1
 801dc42:	4620      	mov	r0, r4
 801dc44:	f7ff f93c 	bl	801cec0 <__i2b>
 801dc48:	4606      	mov	r6, r0
 801dc4a:	2800      	cmp	r0, #0
 801dc4c:	f43f aefa 	beq.w	801da44 <_strtod_l+0x47c>
 801dc50:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801dc52:	9914      	ldr	r1, [sp, #80]	; 0x50
 801dc54:	2b00      	cmp	r3, #0
 801dc56:	bfab      	itete	ge
 801dc58:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 801dc5a:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 801dc5c:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 801dc60:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 801dc64:	bfac      	ite	ge
 801dc66:	eb03 0b02 	addge.w	fp, r3, r2
 801dc6a:	eba2 0a03 	sublt.w	sl, r2, r3
 801dc6e:	9a05      	ldr	r2, [sp, #20]
 801dc70:	1a9b      	subs	r3, r3, r2
 801dc72:	440b      	add	r3, r1
 801dc74:	4a7b      	ldr	r2, [pc, #492]	; (801de64 <_strtod_l+0x89c>)
 801dc76:	3b01      	subs	r3, #1
 801dc78:	4293      	cmp	r3, r2
 801dc7a:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 801dc7e:	f280 80cd 	bge.w	801de1c <_strtod_l+0x854>
 801dc82:	1ad2      	subs	r2, r2, r3
 801dc84:	2a1f      	cmp	r2, #31
 801dc86:	eba1 0102 	sub.w	r1, r1, r2
 801dc8a:	f04f 0001 	mov.w	r0, #1
 801dc8e:	f300 80b9 	bgt.w	801de04 <_strtod_l+0x83c>
 801dc92:	fa00 f302 	lsl.w	r3, r0, r2
 801dc96:	930b      	str	r3, [sp, #44]	; 0x2c
 801dc98:	2300      	movs	r3, #0
 801dc9a:	930a      	str	r3, [sp, #40]	; 0x28
 801dc9c:	eb0b 0301 	add.w	r3, fp, r1
 801dca0:	9a05      	ldr	r2, [sp, #20]
 801dca2:	459b      	cmp	fp, r3
 801dca4:	448a      	add	sl, r1
 801dca6:	4492      	add	sl, r2
 801dca8:	465a      	mov	r2, fp
 801dcaa:	bfa8      	it	ge
 801dcac:	461a      	movge	r2, r3
 801dcae:	4552      	cmp	r2, sl
 801dcb0:	bfa8      	it	ge
 801dcb2:	4652      	movge	r2, sl
 801dcb4:	2a00      	cmp	r2, #0
 801dcb6:	bfc2      	ittt	gt
 801dcb8:	1a9b      	subgt	r3, r3, r2
 801dcba:	ebaa 0a02 	subgt.w	sl, sl, r2
 801dcbe:	ebab 0b02 	subgt.w	fp, fp, r2
 801dcc2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801dcc4:	2a00      	cmp	r2, #0
 801dcc6:	dd18      	ble.n	801dcfa <_strtod_l+0x732>
 801dcc8:	4631      	mov	r1, r6
 801dcca:	4620      	mov	r0, r4
 801dccc:	930f      	str	r3, [sp, #60]	; 0x3c
 801dcce:	f7ff f9b7 	bl	801d040 <__pow5mult>
 801dcd2:	4606      	mov	r6, r0
 801dcd4:	2800      	cmp	r0, #0
 801dcd6:	f43f aeb5 	beq.w	801da44 <_strtod_l+0x47c>
 801dcda:	4601      	mov	r1, r0
 801dcdc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801dcde:	4620      	mov	r0, r4
 801dce0:	f7ff f904 	bl	801ceec <__multiply>
 801dce4:	900e      	str	r0, [sp, #56]	; 0x38
 801dce6:	2800      	cmp	r0, #0
 801dce8:	f43f aeac 	beq.w	801da44 <_strtod_l+0x47c>
 801dcec:	9912      	ldr	r1, [sp, #72]	; 0x48
 801dcee:	4620      	mov	r0, r4
 801dcf0:	f7fe ffe6 	bl	801ccc0 <_Bfree>
 801dcf4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801dcf6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801dcf8:	9212      	str	r2, [sp, #72]	; 0x48
 801dcfa:	2b00      	cmp	r3, #0
 801dcfc:	f300 8093 	bgt.w	801de26 <_strtod_l+0x85e>
 801dd00:	9b06      	ldr	r3, [sp, #24]
 801dd02:	2b00      	cmp	r3, #0
 801dd04:	dd08      	ble.n	801dd18 <_strtod_l+0x750>
 801dd06:	4639      	mov	r1, r7
 801dd08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801dd0a:	4620      	mov	r0, r4
 801dd0c:	f7ff f998 	bl	801d040 <__pow5mult>
 801dd10:	4607      	mov	r7, r0
 801dd12:	2800      	cmp	r0, #0
 801dd14:	f43f ae96 	beq.w	801da44 <_strtod_l+0x47c>
 801dd18:	f1ba 0f00 	cmp.w	sl, #0
 801dd1c:	dd08      	ble.n	801dd30 <_strtod_l+0x768>
 801dd1e:	4639      	mov	r1, r7
 801dd20:	4652      	mov	r2, sl
 801dd22:	4620      	mov	r0, r4
 801dd24:	f7ff f9e6 	bl	801d0f4 <__lshift>
 801dd28:	4607      	mov	r7, r0
 801dd2a:	2800      	cmp	r0, #0
 801dd2c:	f43f ae8a 	beq.w	801da44 <_strtod_l+0x47c>
 801dd30:	f1bb 0f00 	cmp.w	fp, #0
 801dd34:	dd08      	ble.n	801dd48 <_strtod_l+0x780>
 801dd36:	4631      	mov	r1, r6
 801dd38:	465a      	mov	r2, fp
 801dd3a:	4620      	mov	r0, r4
 801dd3c:	f7ff f9da 	bl	801d0f4 <__lshift>
 801dd40:	4606      	mov	r6, r0
 801dd42:	2800      	cmp	r0, #0
 801dd44:	f43f ae7e 	beq.w	801da44 <_strtod_l+0x47c>
 801dd48:	9912      	ldr	r1, [sp, #72]	; 0x48
 801dd4a:	463a      	mov	r2, r7
 801dd4c:	4620      	mov	r0, r4
 801dd4e:	f7ff fa59 	bl	801d204 <__mdiff>
 801dd52:	4605      	mov	r5, r0
 801dd54:	2800      	cmp	r0, #0
 801dd56:	f43f ae75 	beq.w	801da44 <_strtod_l+0x47c>
 801dd5a:	2300      	movs	r3, #0
 801dd5c:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 801dd60:	60c3      	str	r3, [r0, #12]
 801dd62:	4631      	mov	r1, r6
 801dd64:	f7ff fa32 	bl	801d1cc <__mcmp>
 801dd68:	2800      	cmp	r0, #0
 801dd6a:	da7f      	bge.n	801de6c <_strtod_l+0x8a4>
 801dd6c:	ea5a 0a08 	orrs.w	sl, sl, r8
 801dd70:	f040 80a5 	bne.w	801debe <_strtod_l+0x8f6>
 801dd74:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801dd78:	2b00      	cmp	r3, #0
 801dd7a:	f040 80a0 	bne.w	801debe <_strtod_l+0x8f6>
 801dd7e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801dd82:	0d1b      	lsrs	r3, r3, #20
 801dd84:	051b      	lsls	r3, r3, #20
 801dd86:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801dd8a:	f240 8098 	bls.w	801debe <_strtod_l+0x8f6>
 801dd8e:	696b      	ldr	r3, [r5, #20]
 801dd90:	b91b      	cbnz	r3, 801dd9a <_strtod_l+0x7d2>
 801dd92:	692b      	ldr	r3, [r5, #16]
 801dd94:	2b01      	cmp	r3, #1
 801dd96:	f340 8092 	ble.w	801debe <_strtod_l+0x8f6>
 801dd9a:	4629      	mov	r1, r5
 801dd9c:	2201      	movs	r2, #1
 801dd9e:	4620      	mov	r0, r4
 801dda0:	f7ff f9a8 	bl	801d0f4 <__lshift>
 801dda4:	4631      	mov	r1, r6
 801dda6:	4605      	mov	r5, r0
 801dda8:	f7ff fa10 	bl	801d1cc <__mcmp>
 801ddac:	2800      	cmp	r0, #0
 801ddae:	f340 8086 	ble.w	801debe <_strtod_l+0x8f6>
 801ddb2:	9905      	ldr	r1, [sp, #20]
 801ddb4:	4a2c      	ldr	r2, [pc, #176]	; (801de68 <_strtod_l+0x8a0>)
 801ddb6:	464b      	mov	r3, r9
 801ddb8:	2900      	cmp	r1, #0
 801ddba:	f000 809f 	beq.w	801defc <_strtod_l+0x934>
 801ddbe:	ea02 0109 	and.w	r1, r2, r9
 801ddc2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801ddc6:	f300 8099 	bgt.w	801defc <_strtod_l+0x934>
 801ddca:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801ddce:	f77f aea8 	ble.w	801db22 <_strtod_l+0x55a>
 801ddd2:	ed9f 7b21 	vldr	d7, [pc, #132]	; 801de58 <_strtod_l+0x890>
 801ddd6:	ec49 8b16 	vmov	d6, r8, r9
 801ddda:	4b23      	ldr	r3, [pc, #140]	; (801de68 <_strtod_l+0x8a0>)
 801dddc:	ee26 7b07 	vmul.f64	d7, d6, d7
 801dde0:	ee17 2a90 	vmov	r2, s15
 801dde4:	4013      	ands	r3, r2
 801dde6:	ec59 8b17 	vmov	r8, r9, d7
 801ddea:	2b00      	cmp	r3, #0
 801ddec:	f47f ae34 	bne.w	801da58 <_strtod_l+0x490>
 801ddf0:	2322      	movs	r3, #34	; 0x22
 801ddf2:	6023      	str	r3, [r4, #0]
 801ddf4:	e630      	b.n	801da58 <_strtod_l+0x490>
 801ddf6:	f04f 31ff 	mov.w	r1, #4294967295
 801ddfa:	fa01 f202 	lsl.w	r2, r1, r2
 801ddfe:	ea02 0808 	and.w	r8, r2, r8
 801de02:	e6da      	b.n	801dbba <_strtod_l+0x5f2>
 801de04:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 801de08:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 801de0c:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 801de10:	33e2      	adds	r3, #226	; 0xe2
 801de12:	fa00 f303 	lsl.w	r3, r0, r3
 801de16:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 801de1a:	e73f      	b.n	801dc9c <_strtod_l+0x6d4>
 801de1c:	2200      	movs	r2, #0
 801de1e:	2301      	movs	r3, #1
 801de20:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801de24:	e73a      	b.n	801dc9c <_strtod_l+0x6d4>
 801de26:	9912      	ldr	r1, [sp, #72]	; 0x48
 801de28:	461a      	mov	r2, r3
 801de2a:	4620      	mov	r0, r4
 801de2c:	f7ff f962 	bl	801d0f4 <__lshift>
 801de30:	9012      	str	r0, [sp, #72]	; 0x48
 801de32:	2800      	cmp	r0, #0
 801de34:	f47f af64 	bne.w	801dd00 <_strtod_l+0x738>
 801de38:	e604      	b.n	801da44 <_strtod_l+0x47c>
 801de3a:	bf00      	nop
 801de3c:	f3af 8000 	nop.w
 801de40:	94a03595 	.word	0x94a03595
 801de44:	3fcfffff 	.word	0x3fcfffff
 801de48:	94a03595 	.word	0x94a03595
 801de4c:	3fdfffff 	.word	0x3fdfffff
 801de50:	35afe535 	.word	0x35afe535
 801de54:	3fe00000 	.word	0x3fe00000
 801de58:	00000000 	.word	0x00000000
 801de5c:	39500000 	.word	0x39500000
 801de60:	080205c0 	.word	0x080205c0
 801de64:	fffffc02 	.word	0xfffffc02
 801de68:	7ff00000 	.word	0x7ff00000
 801de6c:	46cb      	mov	fp, r9
 801de6e:	d15f      	bne.n	801df30 <_strtod_l+0x968>
 801de70:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801de74:	f1ba 0f00 	cmp.w	sl, #0
 801de78:	d02a      	beq.n	801ded0 <_strtod_l+0x908>
 801de7a:	4aa7      	ldr	r2, [pc, #668]	; (801e118 <_strtod_l+0xb50>)
 801de7c:	4293      	cmp	r3, r2
 801de7e:	d12b      	bne.n	801ded8 <_strtod_l+0x910>
 801de80:	9b05      	ldr	r3, [sp, #20]
 801de82:	4642      	mov	r2, r8
 801de84:	b1fb      	cbz	r3, 801dec6 <_strtod_l+0x8fe>
 801de86:	4ba5      	ldr	r3, [pc, #660]	; (801e11c <_strtod_l+0xb54>)
 801de88:	ea09 0303 	and.w	r3, r9, r3
 801de8c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801de90:	f04f 31ff 	mov.w	r1, #4294967295
 801de94:	d81a      	bhi.n	801decc <_strtod_l+0x904>
 801de96:	0d1b      	lsrs	r3, r3, #20
 801de98:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801de9c:	fa01 f303 	lsl.w	r3, r1, r3
 801dea0:	429a      	cmp	r2, r3
 801dea2:	d119      	bne.n	801ded8 <_strtod_l+0x910>
 801dea4:	4b9e      	ldr	r3, [pc, #632]	; (801e120 <_strtod_l+0xb58>)
 801dea6:	459b      	cmp	fp, r3
 801dea8:	d102      	bne.n	801deb0 <_strtod_l+0x8e8>
 801deaa:	3201      	adds	r2, #1
 801deac:	f43f adca 	beq.w	801da44 <_strtod_l+0x47c>
 801deb0:	4b9a      	ldr	r3, [pc, #616]	; (801e11c <_strtod_l+0xb54>)
 801deb2:	ea0b 0303 	and.w	r3, fp, r3
 801deb6:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 801deba:	f04f 0800 	mov.w	r8, #0
 801debe:	9b05      	ldr	r3, [sp, #20]
 801dec0:	2b00      	cmp	r3, #0
 801dec2:	d186      	bne.n	801ddd2 <_strtod_l+0x80a>
 801dec4:	e5c8      	b.n	801da58 <_strtod_l+0x490>
 801dec6:	f04f 33ff 	mov.w	r3, #4294967295
 801deca:	e7e9      	b.n	801dea0 <_strtod_l+0x8d8>
 801decc:	460b      	mov	r3, r1
 801dece:	e7e7      	b.n	801dea0 <_strtod_l+0x8d8>
 801ded0:	ea53 0308 	orrs.w	r3, r3, r8
 801ded4:	f43f af6d 	beq.w	801ddb2 <_strtod_l+0x7ea>
 801ded8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801deda:	b1cb      	cbz	r3, 801df10 <_strtod_l+0x948>
 801dedc:	ea13 0f0b 	tst.w	r3, fp
 801dee0:	d0ed      	beq.n	801debe <_strtod_l+0x8f6>
 801dee2:	9a05      	ldr	r2, [sp, #20]
 801dee4:	4640      	mov	r0, r8
 801dee6:	4649      	mov	r1, r9
 801dee8:	f1ba 0f00 	cmp.w	sl, #0
 801deec:	d014      	beq.n	801df18 <_strtod_l+0x950>
 801deee:	f7ff fb51 	bl	801d594 <sulp>
 801def2:	ee38 7b00 	vadd.f64	d7, d8, d0
 801def6:	ec59 8b17 	vmov	r8, r9, d7
 801defa:	e7e0      	b.n	801debe <_strtod_l+0x8f6>
 801defc:	4013      	ands	r3, r2
 801defe:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801df02:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 801df06:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 801df0a:	f04f 38ff 	mov.w	r8, #4294967295
 801df0e:	e7d6      	b.n	801debe <_strtod_l+0x8f6>
 801df10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801df12:	ea13 0f08 	tst.w	r3, r8
 801df16:	e7e3      	b.n	801dee0 <_strtod_l+0x918>
 801df18:	f7ff fb3c 	bl	801d594 <sulp>
 801df1c:	ee38 0b40 	vsub.f64	d0, d8, d0
 801df20:	eeb5 0b40 	vcmp.f64	d0, #0.0
 801df24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801df28:	ec59 8b10 	vmov	r8, r9, d0
 801df2c:	d1c7      	bne.n	801debe <_strtod_l+0x8f6>
 801df2e:	e5f8      	b.n	801db22 <_strtod_l+0x55a>
 801df30:	4631      	mov	r1, r6
 801df32:	4628      	mov	r0, r5
 801df34:	f7ff faba 	bl	801d4ac <__ratio>
 801df38:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 801df3c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801df40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801df44:	d85f      	bhi.n	801e006 <_strtod_l+0xa3e>
 801df46:	f1ba 0f00 	cmp.w	sl, #0
 801df4a:	d166      	bne.n	801e01a <_strtod_l+0xa52>
 801df4c:	f1b8 0f00 	cmp.w	r8, #0
 801df50:	d14d      	bne.n	801dfee <_strtod_l+0xa26>
 801df52:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801df56:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 801df5a:	2b00      	cmp	r3, #0
 801df5c:	d162      	bne.n	801e024 <_strtod_l+0xa5c>
 801df5e:	eeb4 0bcd 	vcmpe.f64	d0, d13
 801df62:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 801df66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801df6a:	d401      	bmi.n	801df70 <_strtod_l+0x9a8>
 801df6c:	ee20 db0d 	vmul.f64	d13, d0, d13
 801df70:	eeb1 cb4d 	vneg.f64	d12, d13
 801df74:	4869      	ldr	r0, [pc, #420]	; (801e11c <_strtod_l+0xb54>)
 801df76:	f8df c1b0 	ldr.w	ip, [pc, #432]	; 801e128 <_strtod_l+0xb60>
 801df7a:	ea0b 0100 	and.w	r1, fp, r0
 801df7e:	4561      	cmp	r1, ip
 801df80:	ec53 2b1c 	vmov	r2, r3, d12
 801df84:	d17a      	bne.n	801e07c <_strtod_l+0xab4>
 801df86:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 801df8a:	ec49 8b10 	vmov	d0, r8, r9
 801df8e:	910a      	str	r1, [sp, #40]	; 0x28
 801df90:	f7ff f9c2 	bl	801d318 <__ulp>
 801df94:	ec49 8b1e 	vmov	d14, r8, r9
 801df98:	4860      	ldr	r0, [pc, #384]	; (801e11c <_strtod_l+0xb54>)
 801df9a:	eea0 eb0c 	vfma.f64	d14, d0, d12
 801df9e:	ee1e 3a90 	vmov	r3, s29
 801dfa2:	4a60      	ldr	r2, [pc, #384]	; (801e124 <_strtod_l+0xb5c>)
 801dfa4:	990a      	ldr	r1, [sp, #40]	; 0x28
 801dfa6:	4018      	ands	r0, r3
 801dfa8:	4290      	cmp	r0, r2
 801dfaa:	ec59 8b1e 	vmov	r8, r9, d14
 801dfae:	d93c      	bls.n	801e02a <_strtod_l+0xa62>
 801dfb0:	ee18 2a90 	vmov	r2, s17
 801dfb4:	4b5a      	ldr	r3, [pc, #360]	; (801e120 <_strtod_l+0xb58>)
 801dfb6:	429a      	cmp	r2, r3
 801dfb8:	d104      	bne.n	801dfc4 <_strtod_l+0x9fc>
 801dfba:	ee18 3a10 	vmov	r3, s16
 801dfbe:	3301      	adds	r3, #1
 801dfc0:	f43f ad40 	beq.w	801da44 <_strtod_l+0x47c>
 801dfc4:	f8df 9158 	ldr.w	r9, [pc, #344]	; 801e120 <_strtod_l+0xb58>
 801dfc8:	f04f 38ff 	mov.w	r8, #4294967295
 801dfcc:	9912      	ldr	r1, [sp, #72]	; 0x48
 801dfce:	4620      	mov	r0, r4
 801dfd0:	f7fe fe76 	bl	801ccc0 <_Bfree>
 801dfd4:	4639      	mov	r1, r7
 801dfd6:	4620      	mov	r0, r4
 801dfd8:	f7fe fe72 	bl	801ccc0 <_Bfree>
 801dfdc:	4631      	mov	r1, r6
 801dfde:	4620      	mov	r0, r4
 801dfe0:	f7fe fe6e 	bl	801ccc0 <_Bfree>
 801dfe4:	4629      	mov	r1, r5
 801dfe6:	4620      	mov	r0, r4
 801dfe8:	f7fe fe6a 	bl	801ccc0 <_Bfree>
 801dfec:	e609      	b.n	801dc02 <_strtod_l+0x63a>
 801dfee:	f1b8 0f01 	cmp.w	r8, #1
 801dff2:	d103      	bne.n	801dffc <_strtod_l+0xa34>
 801dff4:	f1b9 0f00 	cmp.w	r9, #0
 801dff8:	f43f ad93 	beq.w	801db22 <_strtod_l+0x55a>
 801dffc:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 801e000:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 801e004:	e7b6      	b.n	801df74 <_strtod_l+0x9ac>
 801e006:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 801e00a:	ee20 db0d 	vmul.f64	d13, d0, d13
 801e00e:	f1ba 0f00 	cmp.w	sl, #0
 801e012:	d0ad      	beq.n	801df70 <_strtod_l+0x9a8>
 801e014:	eeb0 cb4d 	vmov.f64	d12, d13
 801e018:	e7ac      	b.n	801df74 <_strtod_l+0x9ac>
 801e01a:	eeb7 cb00 	vmov.f64	d12, #112	; 0x3f800000  1.0
 801e01e:	eeb0 db4c 	vmov.f64	d13, d12
 801e022:	e7a7      	b.n	801df74 <_strtod_l+0x9ac>
 801e024:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 801e028:	e7a4      	b.n	801df74 <_strtod_l+0x9ac>
 801e02a:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 801e02e:	9b05      	ldr	r3, [sp, #20]
 801e030:	46cb      	mov	fp, r9
 801e032:	2b00      	cmp	r3, #0
 801e034:	d1ca      	bne.n	801dfcc <_strtod_l+0xa04>
 801e036:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801e03a:	0d1b      	lsrs	r3, r3, #20
 801e03c:	051b      	lsls	r3, r3, #20
 801e03e:	4299      	cmp	r1, r3
 801e040:	d1c4      	bne.n	801dfcc <_strtod_l+0xa04>
 801e042:	ec51 0b1d 	vmov	r0, r1, d13
 801e046:	f7e2 fb9f 	bl	8000788 <__aeabi_d2lz>
 801e04a:	f7e2 fb57 	bl	80006fc <__aeabi_l2d>
 801e04e:	f3c9 0b13 	ubfx	fp, r9, #0, #20
 801e052:	ec41 0b17 	vmov	d7, r0, r1
 801e056:	ea4b 0b08 	orr.w	fp, fp, r8
 801e05a:	ea5b 0b0a 	orrs.w	fp, fp, sl
 801e05e:	ee3d db47 	vsub.f64	d13, d13, d7
 801e062:	d03c      	beq.n	801e0de <_strtod_l+0xb16>
 801e064:	eeb4 dbca 	vcmpe.f64	d13, d10
 801e068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e06c:	f53f acf4 	bmi.w	801da58 <_strtod_l+0x490>
 801e070:	eeb4 dbcb 	vcmpe.f64	d13, d11
 801e074:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e078:	dda8      	ble.n	801dfcc <_strtod_l+0xa04>
 801e07a:	e4ed      	b.n	801da58 <_strtod_l+0x490>
 801e07c:	9805      	ldr	r0, [sp, #20]
 801e07e:	b1f0      	cbz	r0, 801e0be <_strtod_l+0xaf6>
 801e080:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 801e084:	d81b      	bhi.n	801e0be <_strtod_l+0xaf6>
 801e086:	ed9f 7b22 	vldr	d7, [pc, #136]	; 801e110 <_strtod_l+0xb48>
 801e08a:	eeb4 dbc7 	vcmpe.f64	d13, d7
 801e08e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e092:	d811      	bhi.n	801e0b8 <_strtod_l+0xaf0>
 801e094:	eebc dbcd 	vcvt.u32.f64	s26, d13
 801e098:	ee1d 3a10 	vmov	r3, s26
 801e09c:	2b01      	cmp	r3, #1
 801e09e:	bf38      	it	cc
 801e0a0:	2301      	movcc	r3, #1
 801e0a2:	ee0d 3a10 	vmov	s26, r3
 801e0a6:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 801e0aa:	f1ba 0f00 	cmp.w	sl, #0
 801e0ae:	d113      	bne.n	801e0d8 <_strtod_l+0xb10>
 801e0b0:	eeb1 7b4d 	vneg.f64	d7, d13
 801e0b4:	ec53 2b17 	vmov	r2, r3, d7
 801e0b8:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 801e0bc:	1a43      	subs	r3, r0, r1
 801e0be:	eeb0 0b48 	vmov.f64	d0, d8
 801e0c2:	ec43 2b1c 	vmov	d12, r2, r3
 801e0c6:	910a      	str	r1, [sp, #40]	; 0x28
 801e0c8:	f7ff f926 	bl	801d318 <__ulp>
 801e0cc:	990a      	ldr	r1, [sp, #40]	; 0x28
 801e0ce:	eeac 8b00 	vfma.f64	d8, d12, d0
 801e0d2:	ec59 8b18 	vmov	r8, r9, d8
 801e0d6:	e7aa      	b.n	801e02e <_strtod_l+0xa66>
 801e0d8:	eeb0 7b4d 	vmov.f64	d7, d13
 801e0dc:	e7ea      	b.n	801e0b4 <_strtod_l+0xaec>
 801e0de:	eeb4 dbc9 	vcmpe.f64	d13, d9
 801e0e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e0e6:	f57f af71 	bpl.w	801dfcc <_strtod_l+0xa04>
 801e0ea:	e4b5      	b.n	801da58 <_strtod_l+0x490>
 801e0ec:	2300      	movs	r3, #0
 801e0ee:	9308      	str	r3, [sp, #32]
 801e0f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801e0f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801e0f4:	6013      	str	r3, [r2, #0]
 801e0f6:	f7ff baa6 	b.w	801d646 <_strtod_l+0x7e>
 801e0fa:	2a65      	cmp	r2, #101	; 0x65
 801e0fc:	f43f aba2 	beq.w	801d844 <_strtod_l+0x27c>
 801e100:	2a45      	cmp	r2, #69	; 0x45
 801e102:	f43f ab9f 	beq.w	801d844 <_strtod_l+0x27c>
 801e106:	2101      	movs	r1, #1
 801e108:	f7ff bbd8 	b.w	801d8bc <_strtod_l+0x2f4>
 801e10c:	f3af 8000 	nop.w
 801e110:	ffc00000 	.word	0xffc00000
 801e114:	41dfffff 	.word	0x41dfffff
 801e118:	000fffff 	.word	0x000fffff
 801e11c:	7ff00000 	.word	0x7ff00000
 801e120:	7fefffff 	.word	0x7fefffff
 801e124:	7c9fffff 	.word	0x7c9fffff
 801e128:	7fe00000 	.word	0x7fe00000

0801e12c <_strtod_r>:
 801e12c:	4b01      	ldr	r3, [pc, #4]	; (801e134 <_strtod_r+0x8>)
 801e12e:	f7ff ba4b 	b.w	801d5c8 <_strtod_l>
 801e132:	bf00      	nop
 801e134:	2400015c 	.word	0x2400015c

0801e138 <_strtol_l.constprop.0>:
 801e138:	2b01      	cmp	r3, #1
 801e13a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e13e:	d001      	beq.n	801e144 <_strtol_l.constprop.0+0xc>
 801e140:	2b24      	cmp	r3, #36	; 0x24
 801e142:	d906      	bls.n	801e152 <_strtol_l.constprop.0+0x1a>
 801e144:	f7fd fe3c 	bl	801bdc0 <__errno>
 801e148:	2316      	movs	r3, #22
 801e14a:	6003      	str	r3, [r0, #0]
 801e14c:	2000      	movs	r0, #0
 801e14e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e152:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 801e238 <_strtol_l.constprop.0+0x100>
 801e156:	460d      	mov	r5, r1
 801e158:	462e      	mov	r6, r5
 801e15a:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e15e:	f81c 7004 	ldrb.w	r7, [ip, r4]
 801e162:	f017 0708 	ands.w	r7, r7, #8
 801e166:	d1f7      	bne.n	801e158 <_strtol_l.constprop.0+0x20>
 801e168:	2c2d      	cmp	r4, #45	; 0x2d
 801e16a:	d132      	bne.n	801e1d2 <_strtol_l.constprop.0+0x9a>
 801e16c:	782c      	ldrb	r4, [r5, #0]
 801e16e:	2701      	movs	r7, #1
 801e170:	1cb5      	adds	r5, r6, #2
 801e172:	2b00      	cmp	r3, #0
 801e174:	d05b      	beq.n	801e22e <_strtol_l.constprop.0+0xf6>
 801e176:	2b10      	cmp	r3, #16
 801e178:	d109      	bne.n	801e18e <_strtol_l.constprop.0+0x56>
 801e17a:	2c30      	cmp	r4, #48	; 0x30
 801e17c:	d107      	bne.n	801e18e <_strtol_l.constprop.0+0x56>
 801e17e:	782c      	ldrb	r4, [r5, #0]
 801e180:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801e184:	2c58      	cmp	r4, #88	; 0x58
 801e186:	d14d      	bne.n	801e224 <_strtol_l.constprop.0+0xec>
 801e188:	786c      	ldrb	r4, [r5, #1]
 801e18a:	2310      	movs	r3, #16
 801e18c:	3502      	adds	r5, #2
 801e18e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 801e192:	f108 38ff 	add.w	r8, r8, #4294967295
 801e196:	f04f 0e00 	mov.w	lr, #0
 801e19a:	fbb8 f9f3 	udiv	r9, r8, r3
 801e19e:	4676      	mov	r6, lr
 801e1a0:	fb03 8a19 	mls	sl, r3, r9, r8
 801e1a4:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 801e1a8:	f1bc 0f09 	cmp.w	ip, #9
 801e1ac:	d816      	bhi.n	801e1dc <_strtol_l.constprop.0+0xa4>
 801e1ae:	4664      	mov	r4, ip
 801e1b0:	42a3      	cmp	r3, r4
 801e1b2:	dd24      	ble.n	801e1fe <_strtol_l.constprop.0+0xc6>
 801e1b4:	f1be 3fff 	cmp.w	lr, #4294967295
 801e1b8:	d008      	beq.n	801e1cc <_strtol_l.constprop.0+0x94>
 801e1ba:	45b1      	cmp	r9, r6
 801e1bc:	d31c      	bcc.n	801e1f8 <_strtol_l.constprop.0+0xc0>
 801e1be:	d101      	bne.n	801e1c4 <_strtol_l.constprop.0+0x8c>
 801e1c0:	45a2      	cmp	sl, r4
 801e1c2:	db19      	blt.n	801e1f8 <_strtol_l.constprop.0+0xc0>
 801e1c4:	fb06 4603 	mla	r6, r6, r3, r4
 801e1c8:	f04f 0e01 	mov.w	lr, #1
 801e1cc:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e1d0:	e7e8      	b.n	801e1a4 <_strtol_l.constprop.0+0x6c>
 801e1d2:	2c2b      	cmp	r4, #43	; 0x2b
 801e1d4:	bf04      	itt	eq
 801e1d6:	782c      	ldrbeq	r4, [r5, #0]
 801e1d8:	1cb5      	addeq	r5, r6, #2
 801e1da:	e7ca      	b.n	801e172 <_strtol_l.constprop.0+0x3a>
 801e1dc:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 801e1e0:	f1bc 0f19 	cmp.w	ip, #25
 801e1e4:	d801      	bhi.n	801e1ea <_strtol_l.constprop.0+0xb2>
 801e1e6:	3c37      	subs	r4, #55	; 0x37
 801e1e8:	e7e2      	b.n	801e1b0 <_strtol_l.constprop.0+0x78>
 801e1ea:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801e1ee:	f1bc 0f19 	cmp.w	ip, #25
 801e1f2:	d804      	bhi.n	801e1fe <_strtol_l.constprop.0+0xc6>
 801e1f4:	3c57      	subs	r4, #87	; 0x57
 801e1f6:	e7db      	b.n	801e1b0 <_strtol_l.constprop.0+0x78>
 801e1f8:	f04f 3eff 	mov.w	lr, #4294967295
 801e1fc:	e7e6      	b.n	801e1cc <_strtol_l.constprop.0+0x94>
 801e1fe:	f1be 3fff 	cmp.w	lr, #4294967295
 801e202:	d105      	bne.n	801e210 <_strtol_l.constprop.0+0xd8>
 801e204:	2322      	movs	r3, #34	; 0x22
 801e206:	6003      	str	r3, [r0, #0]
 801e208:	4646      	mov	r6, r8
 801e20a:	b942      	cbnz	r2, 801e21e <_strtol_l.constprop.0+0xe6>
 801e20c:	4630      	mov	r0, r6
 801e20e:	e79e      	b.n	801e14e <_strtol_l.constprop.0+0x16>
 801e210:	b107      	cbz	r7, 801e214 <_strtol_l.constprop.0+0xdc>
 801e212:	4276      	negs	r6, r6
 801e214:	2a00      	cmp	r2, #0
 801e216:	d0f9      	beq.n	801e20c <_strtol_l.constprop.0+0xd4>
 801e218:	f1be 0f00 	cmp.w	lr, #0
 801e21c:	d000      	beq.n	801e220 <_strtol_l.constprop.0+0xe8>
 801e21e:	1e69      	subs	r1, r5, #1
 801e220:	6011      	str	r1, [r2, #0]
 801e222:	e7f3      	b.n	801e20c <_strtol_l.constprop.0+0xd4>
 801e224:	2430      	movs	r4, #48	; 0x30
 801e226:	2b00      	cmp	r3, #0
 801e228:	d1b1      	bne.n	801e18e <_strtol_l.constprop.0+0x56>
 801e22a:	2308      	movs	r3, #8
 801e22c:	e7af      	b.n	801e18e <_strtol_l.constprop.0+0x56>
 801e22e:	2c30      	cmp	r4, #48	; 0x30
 801e230:	d0a5      	beq.n	801e17e <_strtol_l.constprop.0+0x46>
 801e232:	230a      	movs	r3, #10
 801e234:	e7ab      	b.n	801e18e <_strtol_l.constprop.0+0x56>
 801e236:	bf00      	nop
 801e238:	080205e9 	.word	0x080205e9

0801e23c <_strtol_r>:
 801e23c:	f7ff bf7c 	b.w	801e138 <_strtol_l.constprop.0>

0801e240 <__ssputs_r>:
 801e240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e244:	688e      	ldr	r6, [r1, #8]
 801e246:	461f      	mov	r7, r3
 801e248:	42be      	cmp	r6, r7
 801e24a:	680b      	ldr	r3, [r1, #0]
 801e24c:	4682      	mov	sl, r0
 801e24e:	460c      	mov	r4, r1
 801e250:	4690      	mov	r8, r2
 801e252:	d82c      	bhi.n	801e2ae <__ssputs_r+0x6e>
 801e254:	898a      	ldrh	r2, [r1, #12]
 801e256:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801e25a:	d026      	beq.n	801e2aa <__ssputs_r+0x6a>
 801e25c:	6965      	ldr	r5, [r4, #20]
 801e25e:	6909      	ldr	r1, [r1, #16]
 801e260:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801e264:	eba3 0901 	sub.w	r9, r3, r1
 801e268:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801e26c:	1c7b      	adds	r3, r7, #1
 801e26e:	444b      	add	r3, r9
 801e270:	106d      	asrs	r5, r5, #1
 801e272:	429d      	cmp	r5, r3
 801e274:	bf38      	it	cc
 801e276:	461d      	movcc	r5, r3
 801e278:	0553      	lsls	r3, r2, #21
 801e27a:	d527      	bpl.n	801e2cc <__ssputs_r+0x8c>
 801e27c:	4629      	mov	r1, r5
 801e27e:	f7fe fc53 	bl	801cb28 <_malloc_r>
 801e282:	4606      	mov	r6, r0
 801e284:	b360      	cbz	r0, 801e2e0 <__ssputs_r+0xa0>
 801e286:	6921      	ldr	r1, [r4, #16]
 801e288:	464a      	mov	r2, r9
 801e28a:	f7fd fdce 	bl	801be2a <memcpy>
 801e28e:	89a3      	ldrh	r3, [r4, #12]
 801e290:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801e294:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801e298:	81a3      	strh	r3, [r4, #12]
 801e29a:	6126      	str	r6, [r4, #16]
 801e29c:	6165      	str	r5, [r4, #20]
 801e29e:	444e      	add	r6, r9
 801e2a0:	eba5 0509 	sub.w	r5, r5, r9
 801e2a4:	6026      	str	r6, [r4, #0]
 801e2a6:	60a5      	str	r5, [r4, #8]
 801e2a8:	463e      	mov	r6, r7
 801e2aa:	42be      	cmp	r6, r7
 801e2ac:	d900      	bls.n	801e2b0 <__ssputs_r+0x70>
 801e2ae:	463e      	mov	r6, r7
 801e2b0:	6820      	ldr	r0, [r4, #0]
 801e2b2:	4632      	mov	r2, r6
 801e2b4:	4641      	mov	r1, r8
 801e2b6:	f000 fd5c 	bl	801ed72 <memmove>
 801e2ba:	68a3      	ldr	r3, [r4, #8]
 801e2bc:	1b9b      	subs	r3, r3, r6
 801e2be:	60a3      	str	r3, [r4, #8]
 801e2c0:	6823      	ldr	r3, [r4, #0]
 801e2c2:	4433      	add	r3, r6
 801e2c4:	6023      	str	r3, [r4, #0]
 801e2c6:	2000      	movs	r0, #0
 801e2c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e2cc:	462a      	mov	r2, r5
 801e2ce:	f001 f934 	bl	801f53a <_realloc_r>
 801e2d2:	4606      	mov	r6, r0
 801e2d4:	2800      	cmp	r0, #0
 801e2d6:	d1e0      	bne.n	801e29a <__ssputs_r+0x5a>
 801e2d8:	6921      	ldr	r1, [r4, #16]
 801e2da:	4650      	mov	r0, sl
 801e2dc:	f7fe fbb0 	bl	801ca40 <_free_r>
 801e2e0:	230c      	movs	r3, #12
 801e2e2:	f8ca 3000 	str.w	r3, [sl]
 801e2e6:	89a3      	ldrh	r3, [r4, #12]
 801e2e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801e2ec:	81a3      	strh	r3, [r4, #12]
 801e2ee:	f04f 30ff 	mov.w	r0, #4294967295
 801e2f2:	e7e9      	b.n	801e2c8 <__ssputs_r+0x88>

0801e2f4 <_svfiprintf_r>:
 801e2f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e2f8:	4698      	mov	r8, r3
 801e2fa:	898b      	ldrh	r3, [r1, #12]
 801e2fc:	061b      	lsls	r3, r3, #24
 801e2fe:	b09d      	sub	sp, #116	; 0x74
 801e300:	4607      	mov	r7, r0
 801e302:	460d      	mov	r5, r1
 801e304:	4614      	mov	r4, r2
 801e306:	d50e      	bpl.n	801e326 <_svfiprintf_r+0x32>
 801e308:	690b      	ldr	r3, [r1, #16]
 801e30a:	b963      	cbnz	r3, 801e326 <_svfiprintf_r+0x32>
 801e30c:	2140      	movs	r1, #64	; 0x40
 801e30e:	f7fe fc0b 	bl	801cb28 <_malloc_r>
 801e312:	6028      	str	r0, [r5, #0]
 801e314:	6128      	str	r0, [r5, #16]
 801e316:	b920      	cbnz	r0, 801e322 <_svfiprintf_r+0x2e>
 801e318:	230c      	movs	r3, #12
 801e31a:	603b      	str	r3, [r7, #0]
 801e31c:	f04f 30ff 	mov.w	r0, #4294967295
 801e320:	e0d0      	b.n	801e4c4 <_svfiprintf_r+0x1d0>
 801e322:	2340      	movs	r3, #64	; 0x40
 801e324:	616b      	str	r3, [r5, #20]
 801e326:	2300      	movs	r3, #0
 801e328:	9309      	str	r3, [sp, #36]	; 0x24
 801e32a:	2320      	movs	r3, #32
 801e32c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801e330:	f8cd 800c 	str.w	r8, [sp, #12]
 801e334:	2330      	movs	r3, #48	; 0x30
 801e336:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 801e4dc <_svfiprintf_r+0x1e8>
 801e33a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801e33e:	f04f 0901 	mov.w	r9, #1
 801e342:	4623      	mov	r3, r4
 801e344:	469a      	mov	sl, r3
 801e346:	f813 2b01 	ldrb.w	r2, [r3], #1
 801e34a:	b10a      	cbz	r2, 801e350 <_svfiprintf_r+0x5c>
 801e34c:	2a25      	cmp	r2, #37	; 0x25
 801e34e:	d1f9      	bne.n	801e344 <_svfiprintf_r+0x50>
 801e350:	ebba 0b04 	subs.w	fp, sl, r4
 801e354:	d00b      	beq.n	801e36e <_svfiprintf_r+0x7a>
 801e356:	465b      	mov	r3, fp
 801e358:	4622      	mov	r2, r4
 801e35a:	4629      	mov	r1, r5
 801e35c:	4638      	mov	r0, r7
 801e35e:	f7ff ff6f 	bl	801e240 <__ssputs_r>
 801e362:	3001      	adds	r0, #1
 801e364:	f000 80a9 	beq.w	801e4ba <_svfiprintf_r+0x1c6>
 801e368:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801e36a:	445a      	add	r2, fp
 801e36c:	9209      	str	r2, [sp, #36]	; 0x24
 801e36e:	f89a 3000 	ldrb.w	r3, [sl]
 801e372:	2b00      	cmp	r3, #0
 801e374:	f000 80a1 	beq.w	801e4ba <_svfiprintf_r+0x1c6>
 801e378:	2300      	movs	r3, #0
 801e37a:	f04f 32ff 	mov.w	r2, #4294967295
 801e37e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801e382:	f10a 0a01 	add.w	sl, sl, #1
 801e386:	9304      	str	r3, [sp, #16]
 801e388:	9307      	str	r3, [sp, #28]
 801e38a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801e38e:	931a      	str	r3, [sp, #104]	; 0x68
 801e390:	4654      	mov	r4, sl
 801e392:	2205      	movs	r2, #5
 801e394:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e398:	4850      	ldr	r0, [pc, #320]	; (801e4dc <_svfiprintf_r+0x1e8>)
 801e39a:	f7e1 ffc9 	bl	8000330 <memchr>
 801e39e:	9a04      	ldr	r2, [sp, #16]
 801e3a0:	b9d8      	cbnz	r0, 801e3da <_svfiprintf_r+0xe6>
 801e3a2:	06d0      	lsls	r0, r2, #27
 801e3a4:	bf44      	itt	mi
 801e3a6:	2320      	movmi	r3, #32
 801e3a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801e3ac:	0711      	lsls	r1, r2, #28
 801e3ae:	bf44      	itt	mi
 801e3b0:	232b      	movmi	r3, #43	; 0x2b
 801e3b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801e3b6:	f89a 3000 	ldrb.w	r3, [sl]
 801e3ba:	2b2a      	cmp	r3, #42	; 0x2a
 801e3bc:	d015      	beq.n	801e3ea <_svfiprintf_r+0xf6>
 801e3be:	9a07      	ldr	r2, [sp, #28]
 801e3c0:	4654      	mov	r4, sl
 801e3c2:	2000      	movs	r0, #0
 801e3c4:	f04f 0c0a 	mov.w	ip, #10
 801e3c8:	4621      	mov	r1, r4
 801e3ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 801e3ce:	3b30      	subs	r3, #48	; 0x30
 801e3d0:	2b09      	cmp	r3, #9
 801e3d2:	d94d      	bls.n	801e470 <_svfiprintf_r+0x17c>
 801e3d4:	b1b0      	cbz	r0, 801e404 <_svfiprintf_r+0x110>
 801e3d6:	9207      	str	r2, [sp, #28]
 801e3d8:	e014      	b.n	801e404 <_svfiprintf_r+0x110>
 801e3da:	eba0 0308 	sub.w	r3, r0, r8
 801e3de:	fa09 f303 	lsl.w	r3, r9, r3
 801e3e2:	4313      	orrs	r3, r2
 801e3e4:	9304      	str	r3, [sp, #16]
 801e3e6:	46a2      	mov	sl, r4
 801e3e8:	e7d2      	b.n	801e390 <_svfiprintf_r+0x9c>
 801e3ea:	9b03      	ldr	r3, [sp, #12]
 801e3ec:	1d19      	adds	r1, r3, #4
 801e3ee:	681b      	ldr	r3, [r3, #0]
 801e3f0:	9103      	str	r1, [sp, #12]
 801e3f2:	2b00      	cmp	r3, #0
 801e3f4:	bfbb      	ittet	lt
 801e3f6:	425b      	neglt	r3, r3
 801e3f8:	f042 0202 	orrlt.w	r2, r2, #2
 801e3fc:	9307      	strge	r3, [sp, #28]
 801e3fe:	9307      	strlt	r3, [sp, #28]
 801e400:	bfb8      	it	lt
 801e402:	9204      	strlt	r2, [sp, #16]
 801e404:	7823      	ldrb	r3, [r4, #0]
 801e406:	2b2e      	cmp	r3, #46	; 0x2e
 801e408:	d10c      	bne.n	801e424 <_svfiprintf_r+0x130>
 801e40a:	7863      	ldrb	r3, [r4, #1]
 801e40c:	2b2a      	cmp	r3, #42	; 0x2a
 801e40e:	d134      	bne.n	801e47a <_svfiprintf_r+0x186>
 801e410:	9b03      	ldr	r3, [sp, #12]
 801e412:	1d1a      	adds	r2, r3, #4
 801e414:	681b      	ldr	r3, [r3, #0]
 801e416:	9203      	str	r2, [sp, #12]
 801e418:	2b00      	cmp	r3, #0
 801e41a:	bfb8      	it	lt
 801e41c:	f04f 33ff 	movlt.w	r3, #4294967295
 801e420:	3402      	adds	r4, #2
 801e422:	9305      	str	r3, [sp, #20]
 801e424:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 801e4ec <_svfiprintf_r+0x1f8>
 801e428:	7821      	ldrb	r1, [r4, #0]
 801e42a:	2203      	movs	r2, #3
 801e42c:	4650      	mov	r0, sl
 801e42e:	f7e1 ff7f 	bl	8000330 <memchr>
 801e432:	b138      	cbz	r0, 801e444 <_svfiprintf_r+0x150>
 801e434:	9b04      	ldr	r3, [sp, #16]
 801e436:	eba0 000a 	sub.w	r0, r0, sl
 801e43a:	2240      	movs	r2, #64	; 0x40
 801e43c:	4082      	lsls	r2, r0
 801e43e:	4313      	orrs	r3, r2
 801e440:	3401      	adds	r4, #1
 801e442:	9304      	str	r3, [sp, #16]
 801e444:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e448:	4825      	ldr	r0, [pc, #148]	; (801e4e0 <_svfiprintf_r+0x1ec>)
 801e44a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801e44e:	2206      	movs	r2, #6
 801e450:	f7e1 ff6e 	bl	8000330 <memchr>
 801e454:	2800      	cmp	r0, #0
 801e456:	d038      	beq.n	801e4ca <_svfiprintf_r+0x1d6>
 801e458:	4b22      	ldr	r3, [pc, #136]	; (801e4e4 <_svfiprintf_r+0x1f0>)
 801e45a:	bb1b      	cbnz	r3, 801e4a4 <_svfiprintf_r+0x1b0>
 801e45c:	9b03      	ldr	r3, [sp, #12]
 801e45e:	3307      	adds	r3, #7
 801e460:	f023 0307 	bic.w	r3, r3, #7
 801e464:	3308      	adds	r3, #8
 801e466:	9303      	str	r3, [sp, #12]
 801e468:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e46a:	4433      	add	r3, r6
 801e46c:	9309      	str	r3, [sp, #36]	; 0x24
 801e46e:	e768      	b.n	801e342 <_svfiprintf_r+0x4e>
 801e470:	fb0c 3202 	mla	r2, ip, r2, r3
 801e474:	460c      	mov	r4, r1
 801e476:	2001      	movs	r0, #1
 801e478:	e7a6      	b.n	801e3c8 <_svfiprintf_r+0xd4>
 801e47a:	2300      	movs	r3, #0
 801e47c:	3401      	adds	r4, #1
 801e47e:	9305      	str	r3, [sp, #20]
 801e480:	4619      	mov	r1, r3
 801e482:	f04f 0c0a 	mov.w	ip, #10
 801e486:	4620      	mov	r0, r4
 801e488:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e48c:	3a30      	subs	r2, #48	; 0x30
 801e48e:	2a09      	cmp	r2, #9
 801e490:	d903      	bls.n	801e49a <_svfiprintf_r+0x1a6>
 801e492:	2b00      	cmp	r3, #0
 801e494:	d0c6      	beq.n	801e424 <_svfiprintf_r+0x130>
 801e496:	9105      	str	r1, [sp, #20]
 801e498:	e7c4      	b.n	801e424 <_svfiprintf_r+0x130>
 801e49a:	fb0c 2101 	mla	r1, ip, r1, r2
 801e49e:	4604      	mov	r4, r0
 801e4a0:	2301      	movs	r3, #1
 801e4a2:	e7f0      	b.n	801e486 <_svfiprintf_r+0x192>
 801e4a4:	ab03      	add	r3, sp, #12
 801e4a6:	9300      	str	r3, [sp, #0]
 801e4a8:	462a      	mov	r2, r5
 801e4aa:	4b0f      	ldr	r3, [pc, #60]	; (801e4e8 <_svfiprintf_r+0x1f4>)
 801e4ac:	a904      	add	r1, sp, #16
 801e4ae:	4638      	mov	r0, r7
 801e4b0:	f7fc fd32 	bl	801af18 <_printf_float>
 801e4b4:	1c42      	adds	r2, r0, #1
 801e4b6:	4606      	mov	r6, r0
 801e4b8:	d1d6      	bne.n	801e468 <_svfiprintf_r+0x174>
 801e4ba:	89ab      	ldrh	r3, [r5, #12]
 801e4bc:	065b      	lsls	r3, r3, #25
 801e4be:	f53f af2d 	bmi.w	801e31c <_svfiprintf_r+0x28>
 801e4c2:	9809      	ldr	r0, [sp, #36]	; 0x24
 801e4c4:	b01d      	add	sp, #116	; 0x74
 801e4c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e4ca:	ab03      	add	r3, sp, #12
 801e4cc:	9300      	str	r3, [sp, #0]
 801e4ce:	462a      	mov	r2, r5
 801e4d0:	4b05      	ldr	r3, [pc, #20]	; (801e4e8 <_svfiprintf_r+0x1f4>)
 801e4d2:	a904      	add	r1, sp, #16
 801e4d4:	4638      	mov	r0, r7
 801e4d6:	f7fc ffa7 	bl	801b428 <_printf_i>
 801e4da:	e7eb      	b.n	801e4b4 <_svfiprintf_r+0x1c0>
 801e4dc:	080206e9 	.word	0x080206e9
 801e4e0:	080206f3 	.word	0x080206f3
 801e4e4:	0801af19 	.word	0x0801af19
 801e4e8:	0801e241 	.word	0x0801e241
 801e4ec:	080206ef 	.word	0x080206ef

0801e4f0 <_sungetc_r>:
 801e4f0:	b538      	push	{r3, r4, r5, lr}
 801e4f2:	1c4b      	adds	r3, r1, #1
 801e4f4:	4614      	mov	r4, r2
 801e4f6:	d103      	bne.n	801e500 <_sungetc_r+0x10>
 801e4f8:	f04f 35ff 	mov.w	r5, #4294967295
 801e4fc:	4628      	mov	r0, r5
 801e4fe:	bd38      	pop	{r3, r4, r5, pc}
 801e500:	8993      	ldrh	r3, [r2, #12]
 801e502:	f023 0320 	bic.w	r3, r3, #32
 801e506:	8193      	strh	r3, [r2, #12]
 801e508:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801e50a:	6852      	ldr	r2, [r2, #4]
 801e50c:	b2cd      	uxtb	r5, r1
 801e50e:	b18b      	cbz	r3, 801e534 <_sungetc_r+0x44>
 801e510:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801e512:	4293      	cmp	r3, r2
 801e514:	dd08      	ble.n	801e528 <_sungetc_r+0x38>
 801e516:	6823      	ldr	r3, [r4, #0]
 801e518:	1e5a      	subs	r2, r3, #1
 801e51a:	6022      	str	r2, [r4, #0]
 801e51c:	f803 5c01 	strb.w	r5, [r3, #-1]
 801e520:	6863      	ldr	r3, [r4, #4]
 801e522:	3301      	adds	r3, #1
 801e524:	6063      	str	r3, [r4, #4]
 801e526:	e7e9      	b.n	801e4fc <_sungetc_r+0xc>
 801e528:	4621      	mov	r1, r4
 801e52a:	f000 fbe8 	bl	801ecfe <__submore>
 801e52e:	2800      	cmp	r0, #0
 801e530:	d0f1      	beq.n	801e516 <_sungetc_r+0x26>
 801e532:	e7e1      	b.n	801e4f8 <_sungetc_r+0x8>
 801e534:	6921      	ldr	r1, [r4, #16]
 801e536:	6823      	ldr	r3, [r4, #0]
 801e538:	b151      	cbz	r1, 801e550 <_sungetc_r+0x60>
 801e53a:	4299      	cmp	r1, r3
 801e53c:	d208      	bcs.n	801e550 <_sungetc_r+0x60>
 801e53e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801e542:	42a9      	cmp	r1, r5
 801e544:	d104      	bne.n	801e550 <_sungetc_r+0x60>
 801e546:	3b01      	subs	r3, #1
 801e548:	3201      	adds	r2, #1
 801e54a:	6023      	str	r3, [r4, #0]
 801e54c:	6062      	str	r2, [r4, #4]
 801e54e:	e7d5      	b.n	801e4fc <_sungetc_r+0xc>
 801e550:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 801e554:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801e558:	6363      	str	r3, [r4, #52]	; 0x34
 801e55a:	2303      	movs	r3, #3
 801e55c:	63a3      	str	r3, [r4, #56]	; 0x38
 801e55e:	4623      	mov	r3, r4
 801e560:	f803 5f46 	strb.w	r5, [r3, #70]!
 801e564:	6023      	str	r3, [r4, #0]
 801e566:	2301      	movs	r3, #1
 801e568:	e7dc      	b.n	801e524 <_sungetc_r+0x34>

0801e56a <__ssrefill_r>:
 801e56a:	b510      	push	{r4, lr}
 801e56c:	460c      	mov	r4, r1
 801e56e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801e570:	b169      	cbz	r1, 801e58e <__ssrefill_r+0x24>
 801e572:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801e576:	4299      	cmp	r1, r3
 801e578:	d001      	beq.n	801e57e <__ssrefill_r+0x14>
 801e57a:	f7fe fa61 	bl	801ca40 <_free_r>
 801e57e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801e580:	6063      	str	r3, [r4, #4]
 801e582:	2000      	movs	r0, #0
 801e584:	6360      	str	r0, [r4, #52]	; 0x34
 801e586:	b113      	cbz	r3, 801e58e <__ssrefill_r+0x24>
 801e588:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801e58a:	6023      	str	r3, [r4, #0]
 801e58c:	bd10      	pop	{r4, pc}
 801e58e:	6923      	ldr	r3, [r4, #16]
 801e590:	6023      	str	r3, [r4, #0]
 801e592:	2300      	movs	r3, #0
 801e594:	6063      	str	r3, [r4, #4]
 801e596:	89a3      	ldrh	r3, [r4, #12]
 801e598:	f043 0320 	orr.w	r3, r3, #32
 801e59c:	81a3      	strh	r3, [r4, #12]
 801e59e:	f04f 30ff 	mov.w	r0, #4294967295
 801e5a2:	e7f3      	b.n	801e58c <__ssrefill_r+0x22>

0801e5a4 <__ssvfiscanf_r>:
 801e5a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e5a8:	460c      	mov	r4, r1
 801e5aa:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 801e5ae:	2100      	movs	r1, #0
 801e5b0:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 801e5b4:	49a6      	ldr	r1, [pc, #664]	; (801e850 <__ssvfiscanf_r+0x2ac>)
 801e5b6:	91a0      	str	r1, [sp, #640]	; 0x280
 801e5b8:	f10d 0804 	add.w	r8, sp, #4
 801e5bc:	49a5      	ldr	r1, [pc, #660]	; (801e854 <__ssvfiscanf_r+0x2b0>)
 801e5be:	4fa6      	ldr	r7, [pc, #664]	; (801e858 <__ssvfiscanf_r+0x2b4>)
 801e5c0:	f8df 9298 	ldr.w	r9, [pc, #664]	; 801e85c <__ssvfiscanf_r+0x2b8>
 801e5c4:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 801e5c8:	4606      	mov	r6, r0
 801e5ca:	91a1      	str	r1, [sp, #644]	; 0x284
 801e5cc:	9300      	str	r3, [sp, #0]
 801e5ce:	7813      	ldrb	r3, [r2, #0]
 801e5d0:	2b00      	cmp	r3, #0
 801e5d2:	f000 815a 	beq.w	801e88a <__ssvfiscanf_r+0x2e6>
 801e5d6:	5cf9      	ldrb	r1, [r7, r3]
 801e5d8:	f011 0108 	ands.w	r1, r1, #8
 801e5dc:	f102 0501 	add.w	r5, r2, #1
 801e5e0:	d019      	beq.n	801e616 <__ssvfiscanf_r+0x72>
 801e5e2:	6863      	ldr	r3, [r4, #4]
 801e5e4:	2b00      	cmp	r3, #0
 801e5e6:	dd0f      	ble.n	801e608 <__ssvfiscanf_r+0x64>
 801e5e8:	6823      	ldr	r3, [r4, #0]
 801e5ea:	781a      	ldrb	r2, [r3, #0]
 801e5ec:	5cba      	ldrb	r2, [r7, r2]
 801e5ee:	0712      	lsls	r2, r2, #28
 801e5f0:	d401      	bmi.n	801e5f6 <__ssvfiscanf_r+0x52>
 801e5f2:	462a      	mov	r2, r5
 801e5f4:	e7eb      	b.n	801e5ce <__ssvfiscanf_r+0x2a>
 801e5f6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801e5f8:	3201      	adds	r2, #1
 801e5fa:	9245      	str	r2, [sp, #276]	; 0x114
 801e5fc:	6862      	ldr	r2, [r4, #4]
 801e5fe:	3301      	adds	r3, #1
 801e600:	3a01      	subs	r2, #1
 801e602:	6062      	str	r2, [r4, #4]
 801e604:	6023      	str	r3, [r4, #0]
 801e606:	e7ec      	b.n	801e5e2 <__ssvfiscanf_r+0x3e>
 801e608:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801e60a:	4621      	mov	r1, r4
 801e60c:	4630      	mov	r0, r6
 801e60e:	4798      	blx	r3
 801e610:	2800      	cmp	r0, #0
 801e612:	d0e9      	beq.n	801e5e8 <__ssvfiscanf_r+0x44>
 801e614:	e7ed      	b.n	801e5f2 <__ssvfiscanf_r+0x4e>
 801e616:	2b25      	cmp	r3, #37	; 0x25
 801e618:	d012      	beq.n	801e640 <__ssvfiscanf_r+0x9c>
 801e61a:	469a      	mov	sl, r3
 801e61c:	6863      	ldr	r3, [r4, #4]
 801e61e:	2b00      	cmp	r3, #0
 801e620:	f340 8091 	ble.w	801e746 <__ssvfiscanf_r+0x1a2>
 801e624:	6822      	ldr	r2, [r4, #0]
 801e626:	7813      	ldrb	r3, [r2, #0]
 801e628:	4553      	cmp	r3, sl
 801e62a:	f040 812e 	bne.w	801e88a <__ssvfiscanf_r+0x2e6>
 801e62e:	6863      	ldr	r3, [r4, #4]
 801e630:	3b01      	subs	r3, #1
 801e632:	6063      	str	r3, [r4, #4]
 801e634:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801e636:	3201      	adds	r2, #1
 801e638:	3301      	adds	r3, #1
 801e63a:	6022      	str	r2, [r4, #0]
 801e63c:	9345      	str	r3, [sp, #276]	; 0x114
 801e63e:	e7d8      	b.n	801e5f2 <__ssvfiscanf_r+0x4e>
 801e640:	9141      	str	r1, [sp, #260]	; 0x104
 801e642:	9143      	str	r1, [sp, #268]	; 0x10c
 801e644:	7853      	ldrb	r3, [r2, #1]
 801e646:	2b2a      	cmp	r3, #42	; 0x2a
 801e648:	bf02      	ittt	eq
 801e64a:	2310      	moveq	r3, #16
 801e64c:	1c95      	addeq	r5, r2, #2
 801e64e:	9341      	streq	r3, [sp, #260]	; 0x104
 801e650:	220a      	movs	r2, #10
 801e652:	46aa      	mov	sl, r5
 801e654:	f81a 1b01 	ldrb.w	r1, [sl], #1
 801e658:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 801e65c:	2b09      	cmp	r3, #9
 801e65e:	d91c      	bls.n	801e69a <__ssvfiscanf_r+0xf6>
 801e660:	487e      	ldr	r0, [pc, #504]	; (801e85c <__ssvfiscanf_r+0x2b8>)
 801e662:	2203      	movs	r2, #3
 801e664:	f7e1 fe64 	bl	8000330 <memchr>
 801e668:	b138      	cbz	r0, 801e67a <__ssvfiscanf_r+0xd6>
 801e66a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801e66c:	eba0 0009 	sub.w	r0, r0, r9
 801e670:	2301      	movs	r3, #1
 801e672:	4083      	lsls	r3, r0
 801e674:	4313      	orrs	r3, r2
 801e676:	9341      	str	r3, [sp, #260]	; 0x104
 801e678:	4655      	mov	r5, sl
 801e67a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801e67e:	2b78      	cmp	r3, #120	; 0x78
 801e680:	d806      	bhi.n	801e690 <__ssvfiscanf_r+0xec>
 801e682:	2b57      	cmp	r3, #87	; 0x57
 801e684:	d810      	bhi.n	801e6a8 <__ssvfiscanf_r+0x104>
 801e686:	2b25      	cmp	r3, #37	; 0x25
 801e688:	d0c7      	beq.n	801e61a <__ssvfiscanf_r+0x76>
 801e68a:	d857      	bhi.n	801e73c <__ssvfiscanf_r+0x198>
 801e68c:	2b00      	cmp	r3, #0
 801e68e:	d065      	beq.n	801e75c <__ssvfiscanf_r+0x1b8>
 801e690:	2303      	movs	r3, #3
 801e692:	9347      	str	r3, [sp, #284]	; 0x11c
 801e694:	230a      	movs	r3, #10
 801e696:	9342      	str	r3, [sp, #264]	; 0x108
 801e698:	e076      	b.n	801e788 <__ssvfiscanf_r+0x1e4>
 801e69a:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801e69c:	fb02 1103 	mla	r1, r2, r3, r1
 801e6a0:	3930      	subs	r1, #48	; 0x30
 801e6a2:	9143      	str	r1, [sp, #268]	; 0x10c
 801e6a4:	4655      	mov	r5, sl
 801e6a6:	e7d4      	b.n	801e652 <__ssvfiscanf_r+0xae>
 801e6a8:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 801e6ac:	2a20      	cmp	r2, #32
 801e6ae:	d8ef      	bhi.n	801e690 <__ssvfiscanf_r+0xec>
 801e6b0:	a101      	add	r1, pc, #4	; (adr r1, 801e6b8 <__ssvfiscanf_r+0x114>)
 801e6b2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801e6b6:	bf00      	nop
 801e6b8:	0801e76b 	.word	0x0801e76b
 801e6bc:	0801e691 	.word	0x0801e691
 801e6c0:	0801e691 	.word	0x0801e691
 801e6c4:	0801e7c9 	.word	0x0801e7c9
 801e6c8:	0801e691 	.word	0x0801e691
 801e6cc:	0801e691 	.word	0x0801e691
 801e6d0:	0801e691 	.word	0x0801e691
 801e6d4:	0801e691 	.word	0x0801e691
 801e6d8:	0801e691 	.word	0x0801e691
 801e6dc:	0801e691 	.word	0x0801e691
 801e6e0:	0801e691 	.word	0x0801e691
 801e6e4:	0801e7df 	.word	0x0801e7df
 801e6e8:	0801e7c5 	.word	0x0801e7c5
 801e6ec:	0801e743 	.word	0x0801e743
 801e6f0:	0801e743 	.word	0x0801e743
 801e6f4:	0801e743 	.word	0x0801e743
 801e6f8:	0801e691 	.word	0x0801e691
 801e6fc:	0801e781 	.word	0x0801e781
 801e700:	0801e691 	.word	0x0801e691
 801e704:	0801e691 	.word	0x0801e691
 801e708:	0801e691 	.word	0x0801e691
 801e70c:	0801e691 	.word	0x0801e691
 801e710:	0801e7ef 	.word	0x0801e7ef
 801e714:	0801e7bd 	.word	0x0801e7bd
 801e718:	0801e763 	.word	0x0801e763
 801e71c:	0801e691 	.word	0x0801e691
 801e720:	0801e691 	.word	0x0801e691
 801e724:	0801e7eb 	.word	0x0801e7eb
 801e728:	0801e691 	.word	0x0801e691
 801e72c:	0801e7c5 	.word	0x0801e7c5
 801e730:	0801e691 	.word	0x0801e691
 801e734:	0801e691 	.word	0x0801e691
 801e738:	0801e76b 	.word	0x0801e76b
 801e73c:	3b45      	subs	r3, #69	; 0x45
 801e73e:	2b02      	cmp	r3, #2
 801e740:	d8a6      	bhi.n	801e690 <__ssvfiscanf_r+0xec>
 801e742:	2305      	movs	r3, #5
 801e744:	e01f      	b.n	801e786 <__ssvfiscanf_r+0x1e2>
 801e746:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801e748:	4621      	mov	r1, r4
 801e74a:	4630      	mov	r0, r6
 801e74c:	4798      	blx	r3
 801e74e:	2800      	cmp	r0, #0
 801e750:	f43f af68 	beq.w	801e624 <__ssvfiscanf_r+0x80>
 801e754:	9844      	ldr	r0, [sp, #272]	; 0x110
 801e756:	2800      	cmp	r0, #0
 801e758:	f040 808d 	bne.w	801e876 <__ssvfiscanf_r+0x2d2>
 801e75c:	f04f 30ff 	mov.w	r0, #4294967295
 801e760:	e08f      	b.n	801e882 <__ssvfiscanf_r+0x2de>
 801e762:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801e764:	f042 0220 	orr.w	r2, r2, #32
 801e768:	9241      	str	r2, [sp, #260]	; 0x104
 801e76a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801e76c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801e770:	9241      	str	r2, [sp, #260]	; 0x104
 801e772:	2210      	movs	r2, #16
 801e774:	2b6f      	cmp	r3, #111	; 0x6f
 801e776:	9242      	str	r2, [sp, #264]	; 0x108
 801e778:	bf34      	ite	cc
 801e77a:	2303      	movcc	r3, #3
 801e77c:	2304      	movcs	r3, #4
 801e77e:	e002      	b.n	801e786 <__ssvfiscanf_r+0x1e2>
 801e780:	2300      	movs	r3, #0
 801e782:	9342      	str	r3, [sp, #264]	; 0x108
 801e784:	2303      	movs	r3, #3
 801e786:	9347      	str	r3, [sp, #284]	; 0x11c
 801e788:	6863      	ldr	r3, [r4, #4]
 801e78a:	2b00      	cmp	r3, #0
 801e78c:	dd3d      	ble.n	801e80a <__ssvfiscanf_r+0x266>
 801e78e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801e790:	0659      	lsls	r1, r3, #25
 801e792:	d404      	bmi.n	801e79e <__ssvfiscanf_r+0x1fa>
 801e794:	6823      	ldr	r3, [r4, #0]
 801e796:	781a      	ldrb	r2, [r3, #0]
 801e798:	5cba      	ldrb	r2, [r7, r2]
 801e79a:	0712      	lsls	r2, r2, #28
 801e79c:	d43c      	bmi.n	801e818 <__ssvfiscanf_r+0x274>
 801e79e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 801e7a0:	2b02      	cmp	r3, #2
 801e7a2:	dc4b      	bgt.n	801e83c <__ssvfiscanf_r+0x298>
 801e7a4:	466b      	mov	r3, sp
 801e7a6:	4622      	mov	r2, r4
 801e7a8:	a941      	add	r1, sp, #260	; 0x104
 801e7aa:	4630      	mov	r0, r6
 801e7ac:	f000 f872 	bl	801e894 <_scanf_chars>
 801e7b0:	2801      	cmp	r0, #1
 801e7b2:	d06a      	beq.n	801e88a <__ssvfiscanf_r+0x2e6>
 801e7b4:	2802      	cmp	r0, #2
 801e7b6:	f47f af1c 	bne.w	801e5f2 <__ssvfiscanf_r+0x4e>
 801e7ba:	e7cb      	b.n	801e754 <__ssvfiscanf_r+0x1b0>
 801e7bc:	2308      	movs	r3, #8
 801e7be:	9342      	str	r3, [sp, #264]	; 0x108
 801e7c0:	2304      	movs	r3, #4
 801e7c2:	e7e0      	b.n	801e786 <__ssvfiscanf_r+0x1e2>
 801e7c4:	220a      	movs	r2, #10
 801e7c6:	e7d5      	b.n	801e774 <__ssvfiscanf_r+0x1d0>
 801e7c8:	4629      	mov	r1, r5
 801e7ca:	4640      	mov	r0, r8
 801e7cc:	f000 fa5e 	bl	801ec8c <__sccl>
 801e7d0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801e7d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801e7d6:	9341      	str	r3, [sp, #260]	; 0x104
 801e7d8:	4605      	mov	r5, r0
 801e7da:	2301      	movs	r3, #1
 801e7dc:	e7d3      	b.n	801e786 <__ssvfiscanf_r+0x1e2>
 801e7de:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801e7e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801e7e4:	9341      	str	r3, [sp, #260]	; 0x104
 801e7e6:	2300      	movs	r3, #0
 801e7e8:	e7cd      	b.n	801e786 <__ssvfiscanf_r+0x1e2>
 801e7ea:	2302      	movs	r3, #2
 801e7ec:	e7cb      	b.n	801e786 <__ssvfiscanf_r+0x1e2>
 801e7ee:	9841      	ldr	r0, [sp, #260]	; 0x104
 801e7f0:	06c3      	lsls	r3, r0, #27
 801e7f2:	f53f aefe 	bmi.w	801e5f2 <__ssvfiscanf_r+0x4e>
 801e7f6:	9b00      	ldr	r3, [sp, #0]
 801e7f8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801e7fa:	1d19      	adds	r1, r3, #4
 801e7fc:	9100      	str	r1, [sp, #0]
 801e7fe:	681b      	ldr	r3, [r3, #0]
 801e800:	07c0      	lsls	r0, r0, #31
 801e802:	bf4c      	ite	mi
 801e804:	801a      	strhmi	r2, [r3, #0]
 801e806:	601a      	strpl	r2, [r3, #0]
 801e808:	e6f3      	b.n	801e5f2 <__ssvfiscanf_r+0x4e>
 801e80a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801e80c:	4621      	mov	r1, r4
 801e80e:	4630      	mov	r0, r6
 801e810:	4798      	blx	r3
 801e812:	2800      	cmp	r0, #0
 801e814:	d0bb      	beq.n	801e78e <__ssvfiscanf_r+0x1ea>
 801e816:	e79d      	b.n	801e754 <__ssvfiscanf_r+0x1b0>
 801e818:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801e81a:	3201      	adds	r2, #1
 801e81c:	9245      	str	r2, [sp, #276]	; 0x114
 801e81e:	6862      	ldr	r2, [r4, #4]
 801e820:	3a01      	subs	r2, #1
 801e822:	2a00      	cmp	r2, #0
 801e824:	6062      	str	r2, [r4, #4]
 801e826:	dd02      	ble.n	801e82e <__ssvfiscanf_r+0x28a>
 801e828:	3301      	adds	r3, #1
 801e82a:	6023      	str	r3, [r4, #0]
 801e82c:	e7b2      	b.n	801e794 <__ssvfiscanf_r+0x1f0>
 801e82e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801e830:	4621      	mov	r1, r4
 801e832:	4630      	mov	r0, r6
 801e834:	4798      	blx	r3
 801e836:	2800      	cmp	r0, #0
 801e838:	d0ac      	beq.n	801e794 <__ssvfiscanf_r+0x1f0>
 801e83a:	e78b      	b.n	801e754 <__ssvfiscanf_r+0x1b0>
 801e83c:	2b04      	cmp	r3, #4
 801e83e:	dc0f      	bgt.n	801e860 <__ssvfiscanf_r+0x2bc>
 801e840:	466b      	mov	r3, sp
 801e842:	4622      	mov	r2, r4
 801e844:	a941      	add	r1, sp, #260	; 0x104
 801e846:	4630      	mov	r0, r6
 801e848:	f000 f87e 	bl	801e948 <_scanf_i>
 801e84c:	e7b0      	b.n	801e7b0 <__ssvfiscanf_r+0x20c>
 801e84e:	bf00      	nop
 801e850:	0801e4f1 	.word	0x0801e4f1
 801e854:	0801e56b 	.word	0x0801e56b
 801e858:	080205e9 	.word	0x080205e9
 801e85c:	080206ef 	.word	0x080206ef
 801e860:	4b0b      	ldr	r3, [pc, #44]	; (801e890 <__ssvfiscanf_r+0x2ec>)
 801e862:	2b00      	cmp	r3, #0
 801e864:	f43f aec5 	beq.w	801e5f2 <__ssvfiscanf_r+0x4e>
 801e868:	466b      	mov	r3, sp
 801e86a:	4622      	mov	r2, r4
 801e86c:	a941      	add	r1, sp, #260	; 0x104
 801e86e:	4630      	mov	r0, r6
 801e870:	f7fc fefc 	bl	801b66c <_scanf_float>
 801e874:	e79c      	b.n	801e7b0 <__ssvfiscanf_r+0x20c>
 801e876:	89a3      	ldrh	r3, [r4, #12]
 801e878:	f013 0f40 	tst.w	r3, #64	; 0x40
 801e87c:	bf18      	it	ne
 801e87e:	f04f 30ff 	movne.w	r0, #4294967295
 801e882:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 801e886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e88a:	9844      	ldr	r0, [sp, #272]	; 0x110
 801e88c:	e7f9      	b.n	801e882 <__ssvfiscanf_r+0x2de>
 801e88e:	bf00      	nop
 801e890:	0801b66d 	.word	0x0801b66d

0801e894 <_scanf_chars>:
 801e894:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e898:	4615      	mov	r5, r2
 801e89a:	688a      	ldr	r2, [r1, #8]
 801e89c:	4680      	mov	r8, r0
 801e89e:	460c      	mov	r4, r1
 801e8a0:	b932      	cbnz	r2, 801e8b0 <_scanf_chars+0x1c>
 801e8a2:	698a      	ldr	r2, [r1, #24]
 801e8a4:	2a00      	cmp	r2, #0
 801e8a6:	bf0c      	ite	eq
 801e8a8:	2201      	moveq	r2, #1
 801e8aa:	f04f 32ff 	movne.w	r2, #4294967295
 801e8ae:	608a      	str	r2, [r1, #8]
 801e8b0:	6822      	ldr	r2, [r4, #0]
 801e8b2:	f8df 9090 	ldr.w	r9, [pc, #144]	; 801e944 <_scanf_chars+0xb0>
 801e8b6:	06d1      	lsls	r1, r2, #27
 801e8b8:	bf5f      	itttt	pl
 801e8ba:	681a      	ldrpl	r2, [r3, #0]
 801e8bc:	1d11      	addpl	r1, r2, #4
 801e8be:	6019      	strpl	r1, [r3, #0]
 801e8c0:	6816      	ldrpl	r6, [r2, #0]
 801e8c2:	2700      	movs	r7, #0
 801e8c4:	69a0      	ldr	r0, [r4, #24]
 801e8c6:	b188      	cbz	r0, 801e8ec <_scanf_chars+0x58>
 801e8c8:	2801      	cmp	r0, #1
 801e8ca:	d107      	bne.n	801e8dc <_scanf_chars+0x48>
 801e8cc:	682a      	ldr	r2, [r5, #0]
 801e8ce:	7811      	ldrb	r1, [r2, #0]
 801e8d0:	6962      	ldr	r2, [r4, #20]
 801e8d2:	5c52      	ldrb	r2, [r2, r1]
 801e8d4:	b952      	cbnz	r2, 801e8ec <_scanf_chars+0x58>
 801e8d6:	2f00      	cmp	r7, #0
 801e8d8:	d031      	beq.n	801e93e <_scanf_chars+0xaa>
 801e8da:	e022      	b.n	801e922 <_scanf_chars+0x8e>
 801e8dc:	2802      	cmp	r0, #2
 801e8de:	d120      	bne.n	801e922 <_scanf_chars+0x8e>
 801e8e0:	682b      	ldr	r3, [r5, #0]
 801e8e2:	781b      	ldrb	r3, [r3, #0]
 801e8e4:	f819 3003 	ldrb.w	r3, [r9, r3]
 801e8e8:	071b      	lsls	r3, r3, #28
 801e8ea:	d41a      	bmi.n	801e922 <_scanf_chars+0x8e>
 801e8ec:	6823      	ldr	r3, [r4, #0]
 801e8ee:	06da      	lsls	r2, r3, #27
 801e8f0:	bf5e      	ittt	pl
 801e8f2:	682b      	ldrpl	r3, [r5, #0]
 801e8f4:	781b      	ldrbpl	r3, [r3, #0]
 801e8f6:	f806 3b01 	strbpl.w	r3, [r6], #1
 801e8fa:	682a      	ldr	r2, [r5, #0]
 801e8fc:	686b      	ldr	r3, [r5, #4]
 801e8fe:	3201      	adds	r2, #1
 801e900:	602a      	str	r2, [r5, #0]
 801e902:	68a2      	ldr	r2, [r4, #8]
 801e904:	3b01      	subs	r3, #1
 801e906:	3a01      	subs	r2, #1
 801e908:	606b      	str	r3, [r5, #4]
 801e90a:	3701      	adds	r7, #1
 801e90c:	60a2      	str	r2, [r4, #8]
 801e90e:	b142      	cbz	r2, 801e922 <_scanf_chars+0x8e>
 801e910:	2b00      	cmp	r3, #0
 801e912:	dcd7      	bgt.n	801e8c4 <_scanf_chars+0x30>
 801e914:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801e918:	4629      	mov	r1, r5
 801e91a:	4640      	mov	r0, r8
 801e91c:	4798      	blx	r3
 801e91e:	2800      	cmp	r0, #0
 801e920:	d0d0      	beq.n	801e8c4 <_scanf_chars+0x30>
 801e922:	6823      	ldr	r3, [r4, #0]
 801e924:	f013 0310 	ands.w	r3, r3, #16
 801e928:	d105      	bne.n	801e936 <_scanf_chars+0xa2>
 801e92a:	68e2      	ldr	r2, [r4, #12]
 801e92c:	3201      	adds	r2, #1
 801e92e:	60e2      	str	r2, [r4, #12]
 801e930:	69a2      	ldr	r2, [r4, #24]
 801e932:	b102      	cbz	r2, 801e936 <_scanf_chars+0xa2>
 801e934:	7033      	strb	r3, [r6, #0]
 801e936:	6923      	ldr	r3, [r4, #16]
 801e938:	443b      	add	r3, r7
 801e93a:	6123      	str	r3, [r4, #16]
 801e93c:	2000      	movs	r0, #0
 801e93e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e942:	bf00      	nop
 801e944:	080205e9 	.word	0x080205e9

0801e948 <_scanf_i>:
 801e948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e94c:	4698      	mov	r8, r3
 801e94e:	4b74      	ldr	r3, [pc, #464]	; (801eb20 <_scanf_i+0x1d8>)
 801e950:	460c      	mov	r4, r1
 801e952:	4682      	mov	sl, r0
 801e954:	4616      	mov	r6, r2
 801e956:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801e95a:	b087      	sub	sp, #28
 801e95c:	ab03      	add	r3, sp, #12
 801e95e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801e962:	4b70      	ldr	r3, [pc, #448]	; (801eb24 <_scanf_i+0x1dc>)
 801e964:	69a1      	ldr	r1, [r4, #24]
 801e966:	4a70      	ldr	r2, [pc, #448]	; (801eb28 <_scanf_i+0x1e0>)
 801e968:	2903      	cmp	r1, #3
 801e96a:	bf18      	it	ne
 801e96c:	461a      	movne	r2, r3
 801e96e:	68a3      	ldr	r3, [r4, #8]
 801e970:	9201      	str	r2, [sp, #4]
 801e972:	1e5a      	subs	r2, r3, #1
 801e974:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801e978:	bf88      	it	hi
 801e97a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801e97e:	4627      	mov	r7, r4
 801e980:	bf82      	ittt	hi
 801e982:	eb03 0905 	addhi.w	r9, r3, r5
 801e986:	f240 135d 	movwhi	r3, #349	; 0x15d
 801e98a:	60a3      	strhi	r3, [r4, #8]
 801e98c:	f857 3b1c 	ldr.w	r3, [r7], #28
 801e990:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 801e994:	bf98      	it	ls
 801e996:	f04f 0900 	movls.w	r9, #0
 801e99a:	6023      	str	r3, [r4, #0]
 801e99c:	463d      	mov	r5, r7
 801e99e:	f04f 0b00 	mov.w	fp, #0
 801e9a2:	6831      	ldr	r1, [r6, #0]
 801e9a4:	ab03      	add	r3, sp, #12
 801e9a6:	7809      	ldrb	r1, [r1, #0]
 801e9a8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801e9ac:	2202      	movs	r2, #2
 801e9ae:	f7e1 fcbf 	bl	8000330 <memchr>
 801e9b2:	b328      	cbz	r0, 801ea00 <_scanf_i+0xb8>
 801e9b4:	f1bb 0f01 	cmp.w	fp, #1
 801e9b8:	d159      	bne.n	801ea6e <_scanf_i+0x126>
 801e9ba:	6862      	ldr	r2, [r4, #4]
 801e9bc:	b92a      	cbnz	r2, 801e9ca <_scanf_i+0x82>
 801e9be:	6822      	ldr	r2, [r4, #0]
 801e9c0:	2308      	movs	r3, #8
 801e9c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801e9c6:	6063      	str	r3, [r4, #4]
 801e9c8:	6022      	str	r2, [r4, #0]
 801e9ca:	6822      	ldr	r2, [r4, #0]
 801e9cc:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 801e9d0:	6022      	str	r2, [r4, #0]
 801e9d2:	68a2      	ldr	r2, [r4, #8]
 801e9d4:	1e51      	subs	r1, r2, #1
 801e9d6:	60a1      	str	r1, [r4, #8]
 801e9d8:	b192      	cbz	r2, 801ea00 <_scanf_i+0xb8>
 801e9da:	6832      	ldr	r2, [r6, #0]
 801e9dc:	1c51      	adds	r1, r2, #1
 801e9de:	6031      	str	r1, [r6, #0]
 801e9e0:	7812      	ldrb	r2, [r2, #0]
 801e9e2:	f805 2b01 	strb.w	r2, [r5], #1
 801e9e6:	6872      	ldr	r2, [r6, #4]
 801e9e8:	3a01      	subs	r2, #1
 801e9ea:	2a00      	cmp	r2, #0
 801e9ec:	6072      	str	r2, [r6, #4]
 801e9ee:	dc07      	bgt.n	801ea00 <_scanf_i+0xb8>
 801e9f0:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 801e9f4:	4631      	mov	r1, r6
 801e9f6:	4650      	mov	r0, sl
 801e9f8:	4790      	blx	r2
 801e9fa:	2800      	cmp	r0, #0
 801e9fc:	f040 8085 	bne.w	801eb0a <_scanf_i+0x1c2>
 801ea00:	f10b 0b01 	add.w	fp, fp, #1
 801ea04:	f1bb 0f03 	cmp.w	fp, #3
 801ea08:	d1cb      	bne.n	801e9a2 <_scanf_i+0x5a>
 801ea0a:	6863      	ldr	r3, [r4, #4]
 801ea0c:	b90b      	cbnz	r3, 801ea12 <_scanf_i+0xca>
 801ea0e:	230a      	movs	r3, #10
 801ea10:	6063      	str	r3, [r4, #4]
 801ea12:	6863      	ldr	r3, [r4, #4]
 801ea14:	4945      	ldr	r1, [pc, #276]	; (801eb2c <_scanf_i+0x1e4>)
 801ea16:	6960      	ldr	r0, [r4, #20]
 801ea18:	1ac9      	subs	r1, r1, r3
 801ea1a:	f000 f937 	bl	801ec8c <__sccl>
 801ea1e:	f04f 0b00 	mov.w	fp, #0
 801ea22:	68a3      	ldr	r3, [r4, #8]
 801ea24:	6822      	ldr	r2, [r4, #0]
 801ea26:	2b00      	cmp	r3, #0
 801ea28:	d03d      	beq.n	801eaa6 <_scanf_i+0x15e>
 801ea2a:	6831      	ldr	r1, [r6, #0]
 801ea2c:	6960      	ldr	r0, [r4, #20]
 801ea2e:	f891 c000 	ldrb.w	ip, [r1]
 801ea32:	f810 000c 	ldrb.w	r0, [r0, ip]
 801ea36:	2800      	cmp	r0, #0
 801ea38:	d035      	beq.n	801eaa6 <_scanf_i+0x15e>
 801ea3a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801ea3e:	d124      	bne.n	801ea8a <_scanf_i+0x142>
 801ea40:	0510      	lsls	r0, r2, #20
 801ea42:	d522      	bpl.n	801ea8a <_scanf_i+0x142>
 801ea44:	f10b 0b01 	add.w	fp, fp, #1
 801ea48:	f1b9 0f00 	cmp.w	r9, #0
 801ea4c:	d003      	beq.n	801ea56 <_scanf_i+0x10e>
 801ea4e:	3301      	adds	r3, #1
 801ea50:	f109 39ff 	add.w	r9, r9, #4294967295
 801ea54:	60a3      	str	r3, [r4, #8]
 801ea56:	6873      	ldr	r3, [r6, #4]
 801ea58:	3b01      	subs	r3, #1
 801ea5a:	2b00      	cmp	r3, #0
 801ea5c:	6073      	str	r3, [r6, #4]
 801ea5e:	dd1b      	ble.n	801ea98 <_scanf_i+0x150>
 801ea60:	6833      	ldr	r3, [r6, #0]
 801ea62:	3301      	adds	r3, #1
 801ea64:	6033      	str	r3, [r6, #0]
 801ea66:	68a3      	ldr	r3, [r4, #8]
 801ea68:	3b01      	subs	r3, #1
 801ea6a:	60a3      	str	r3, [r4, #8]
 801ea6c:	e7d9      	b.n	801ea22 <_scanf_i+0xda>
 801ea6e:	f1bb 0f02 	cmp.w	fp, #2
 801ea72:	d1ae      	bne.n	801e9d2 <_scanf_i+0x8a>
 801ea74:	6822      	ldr	r2, [r4, #0]
 801ea76:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 801ea7a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 801ea7e:	d1bf      	bne.n	801ea00 <_scanf_i+0xb8>
 801ea80:	2310      	movs	r3, #16
 801ea82:	6063      	str	r3, [r4, #4]
 801ea84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801ea88:	e7a2      	b.n	801e9d0 <_scanf_i+0x88>
 801ea8a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 801ea8e:	6022      	str	r2, [r4, #0]
 801ea90:	780b      	ldrb	r3, [r1, #0]
 801ea92:	f805 3b01 	strb.w	r3, [r5], #1
 801ea96:	e7de      	b.n	801ea56 <_scanf_i+0x10e>
 801ea98:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801ea9c:	4631      	mov	r1, r6
 801ea9e:	4650      	mov	r0, sl
 801eaa0:	4798      	blx	r3
 801eaa2:	2800      	cmp	r0, #0
 801eaa4:	d0df      	beq.n	801ea66 <_scanf_i+0x11e>
 801eaa6:	6823      	ldr	r3, [r4, #0]
 801eaa8:	05d9      	lsls	r1, r3, #23
 801eaaa:	d50d      	bpl.n	801eac8 <_scanf_i+0x180>
 801eaac:	42bd      	cmp	r5, r7
 801eaae:	d909      	bls.n	801eac4 <_scanf_i+0x17c>
 801eab0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801eab4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801eab8:	4632      	mov	r2, r6
 801eaba:	4650      	mov	r0, sl
 801eabc:	4798      	blx	r3
 801eabe:	f105 39ff 	add.w	r9, r5, #4294967295
 801eac2:	464d      	mov	r5, r9
 801eac4:	42bd      	cmp	r5, r7
 801eac6:	d028      	beq.n	801eb1a <_scanf_i+0x1d2>
 801eac8:	6822      	ldr	r2, [r4, #0]
 801eaca:	f012 0210 	ands.w	r2, r2, #16
 801eace:	d113      	bne.n	801eaf8 <_scanf_i+0x1b0>
 801ead0:	702a      	strb	r2, [r5, #0]
 801ead2:	6863      	ldr	r3, [r4, #4]
 801ead4:	9e01      	ldr	r6, [sp, #4]
 801ead6:	4639      	mov	r1, r7
 801ead8:	4650      	mov	r0, sl
 801eada:	47b0      	blx	r6
 801eadc:	f8d8 3000 	ldr.w	r3, [r8]
 801eae0:	6821      	ldr	r1, [r4, #0]
 801eae2:	1d1a      	adds	r2, r3, #4
 801eae4:	f8c8 2000 	str.w	r2, [r8]
 801eae8:	f011 0f20 	tst.w	r1, #32
 801eaec:	681b      	ldr	r3, [r3, #0]
 801eaee:	d00f      	beq.n	801eb10 <_scanf_i+0x1c8>
 801eaf0:	6018      	str	r0, [r3, #0]
 801eaf2:	68e3      	ldr	r3, [r4, #12]
 801eaf4:	3301      	adds	r3, #1
 801eaf6:	60e3      	str	r3, [r4, #12]
 801eaf8:	6923      	ldr	r3, [r4, #16]
 801eafa:	1bed      	subs	r5, r5, r7
 801eafc:	445d      	add	r5, fp
 801eafe:	442b      	add	r3, r5
 801eb00:	6123      	str	r3, [r4, #16]
 801eb02:	2000      	movs	r0, #0
 801eb04:	b007      	add	sp, #28
 801eb06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801eb0a:	f04f 0b00 	mov.w	fp, #0
 801eb0e:	e7ca      	b.n	801eaa6 <_scanf_i+0x15e>
 801eb10:	07ca      	lsls	r2, r1, #31
 801eb12:	bf4c      	ite	mi
 801eb14:	8018      	strhmi	r0, [r3, #0]
 801eb16:	6018      	strpl	r0, [r3, #0]
 801eb18:	e7eb      	b.n	801eaf2 <_scanf_i+0x1aa>
 801eb1a:	2001      	movs	r0, #1
 801eb1c:	e7f2      	b.n	801eb04 <_scanf_i+0x1bc>
 801eb1e:	bf00      	nop
 801eb20:	0801fe68 	.word	0x0801fe68
 801eb24:	0801f67d 	.word	0x0801f67d
 801eb28:	0801e23d 	.word	0x0801e23d
 801eb2c:	0802070a 	.word	0x0802070a

0801eb30 <__sflush_r>:
 801eb30:	898a      	ldrh	r2, [r1, #12]
 801eb32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801eb36:	4605      	mov	r5, r0
 801eb38:	0710      	lsls	r0, r2, #28
 801eb3a:	460c      	mov	r4, r1
 801eb3c:	d458      	bmi.n	801ebf0 <__sflush_r+0xc0>
 801eb3e:	684b      	ldr	r3, [r1, #4]
 801eb40:	2b00      	cmp	r3, #0
 801eb42:	dc05      	bgt.n	801eb50 <__sflush_r+0x20>
 801eb44:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801eb46:	2b00      	cmp	r3, #0
 801eb48:	dc02      	bgt.n	801eb50 <__sflush_r+0x20>
 801eb4a:	2000      	movs	r0, #0
 801eb4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801eb50:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801eb52:	2e00      	cmp	r6, #0
 801eb54:	d0f9      	beq.n	801eb4a <__sflush_r+0x1a>
 801eb56:	2300      	movs	r3, #0
 801eb58:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801eb5c:	682f      	ldr	r7, [r5, #0]
 801eb5e:	6a21      	ldr	r1, [r4, #32]
 801eb60:	602b      	str	r3, [r5, #0]
 801eb62:	d032      	beq.n	801ebca <__sflush_r+0x9a>
 801eb64:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801eb66:	89a3      	ldrh	r3, [r4, #12]
 801eb68:	075a      	lsls	r2, r3, #29
 801eb6a:	d505      	bpl.n	801eb78 <__sflush_r+0x48>
 801eb6c:	6863      	ldr	r3, [r4, #4]
 801eb6e:	1ac0      	subs	r0, r0, r3
 801eb70:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801eb72:	b10b      	cbz	r3, 801eb78 <__sflush_r+0x48>
 801eb74:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801eb76:	1ac0      	subs	r0, r0, r3
 801eb78:	2300      	movs	r3, #0
 801eb7a:	4602      	mov	r2, r0
 801eb7c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801eb7e:	6a21      	ldr	r1, [r4, #32]
 801eb80:	4628      	mov	r0, r5
 801eb82:	47b0      	blx	r6
 801eb84:	1c43      	adds	r3, r0, #1
 801eb86:	89a3      	ldrh	r3, [r4, #12]
 801eb88:	d106      	bne.n	801eb98 <__sflush_r+0x68>
 801eb8a:	6829      	ldr	r1, [r5, #0]
 801eb8c:	291d      	cmp	r1, #29
 801eb8e:	d82b      	bhi.n	801ebe8 <__sflush_r+0xb8>
 801eb90:	4a29      	ldr	r2, [pc, #164]	; (801ec38 <__sflush_r+0x108>)
 801eb92:	410a      	asrs	r2, r1
 801eb94:	07d6      	lsls	r6, r2, #31
 801eb96:	d427      	bmi.n	801ebe8 <__sflush_r+0xb8>
 801eb98:	2200      	movs	r2, #0
 801eb9a:	6062      	str	r2, [r4, #4]
 801eb9c:	04d9      	lsls	r1, r3, #19
 801eb9e:	6922      	ldr	r2, [r4, #16]
 801eba0:	6022      	str	r2, [r4, #0]
 801eba2:	d504      	bpl.n	801ebae <__sflush_r+0x7e>
 801eba4:	1c42      	adds	r2, r0, #1
 801eba6:	d101      	bne.n	801ebac <__sflush_r+0x7c>
 801eba8:	682b      	ldr	r3, [r5, #0]
 801ebaa:	b903      	cbnz	r3, 801ebae <__sflush_r+0x7e>
 801ebac:	6560      	str	r0, [r4, #84]	; 0x54
 801ebae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801ebb0:	602f      	str	r7, [r5, #0]
 801ebb2:	2900      	cmp	r1, #0
 801ebb4:	d0c9      	beq.n	801eb4a <__sflush_r+0x1a>
 801ebb6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801ebba:	4299      	cmp	r1, r3
 801ebbc:	d002      	beq.n	801ebc4 <__sflush_r+0x94>
 801ebbe:	4628      	mov	r0, r5
 801ebc0:	f7fd ff3e 	bl	801ca40 <_free_r>
 801ebc4:	2000      	movs	r0, #0
 801ebc6:	6360      	str	r0, [r4, #52]	; 0x34
 801ebc8:	e7c0      	b.n	801eb4c <__sflush_r+0x1c>
 801ebca:	2301      	movs	r3, #1
 801ebcc:	4628      	mov	r0, r5
 801ebce:	47b0      	blx	r6
 801ebd0:	1c41      	adds	r1, r0, #1
 801ebd2:	d1c8      	bne.n	801eb66 <__sflush_r+0x36>
 801ebd4:	682b      	ldr	r3, [r5, #0]
 801ebd6:	2b00      	cmp	r3, #0
 801ebd8:	d0c5      	beq.n	801eb66 <__sflush_r+0x36>
 801ebda:	2b1d      	cmp	r3, #29
 801ebdc:	d001      	beq.n	801ebe2 <__sflush_r+0xb2>
 801ebde:	2b16      	cmp	r3, #22
 801ebe0:	d101      	bne.n	801ebe6 <__sflush_r+0xb6>
 801ebe2:	602f      	str	r7, [r5, #0]
 801ebe4:	e7b1      	b.n	801eb4a <__sflush_r+0x1a>
 801ebe6:	89a3      	ldrh	r3, [r4, #12]
 801ebe8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ebec:	81a3      	strh	r3, [r4, #12]
 801ebee:	e7ad      	b.n	801eb4c <__sflush_r+0x1c>
 801ebf0:	690f      	ldr	r7, [r1, #16]
 801ebf2:	2f00      	cmp	r7, #0
 801ebf4:	d0a9      	beq.n	801eb4a <__sflush_r+0x1a>
 801ebf6:	0793      	lsls	r3, r2, #30
 801ebf8:	680e      	ldr	r6, [r1, #0]
 801ebfa:	bf08      	it	eq
 801ebfc:	694b      	ldreq	r3, [r1, #20]
 801ebfe:	600f      	str	r7, [r1, #0]
 801ec00:	bf18      	it	ne
 801ec02:	2300      	movne	r3, #0
 801ec04:	eba6 0807 	sub.w	r8, r6, r7
 801ec08:	608b      	str	r3, [r1, #8]
 801ec0a:	f1b8 0f00 	cmp.w	r8, #0
 801ec0e:	dd9c      	ble.n	801eb4a <__sflush_r+0x1a>
 801ec10:	6a21      	ldr	r1, [r4, #32]
 801ec12:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801ec14:	4643      	mov	r3, r8
 801ec16:	463a      	mov	r2, r7
 801ec18:	4628      	mov	r0, r5
 801ec1a:	47b0      	blx	r6
 801ec1c:	2800      	cmp	r0, #0
 801ec1e:	dc06      	bgt.n	801ec2e <__sflush_r+0xfe>
 801ec20:	89a3      	ldrh	r3, [r4, #12]
 801ec22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ec26:	81a3      	strh	r3, [r4, #12]
 801ec28:	f04f 30ff 	mov.w	r0, #4294967295
 801ec2c:	e78e      	b.n	801eb4c <__sflush_r+0x1c>
 801ec2e:	4407      	add	r7, r0
 801ec30:	eba8 0800 	sub.w	r8, r8, r0
 801ec34:	e7e9      	b.n	801ec0a <__sflush_r+0xda>
 801ec36:	bf00      	nop
 801ec38:	dfbffffe 	.word	0xdfbffffe

0801ec3c <_fflush_r>:
 801ec3c:	b538      	push	{r3, r4, r5, lr}
 801ec3e:	690b      	ldr	r3, [r1, #16]
 801ec40:	4605      	mov	r5, r0
 801ec42:	460c      	mov	r4, r1
 801ec44:	b913      	cbnz	r3, 801ec4c <_fflush_r+0x10>
 801ec46:	2500      	movs	r5, #0
 801ec48:	4628      	mov	r0, r5
 801ec4a:	bd38      	pop	{r3, r4, r5, pc}
 801ec4c:	b118      	cbz	r0, 801ec56 <_fflush_r+0x1a>
 801ec4e:	6a03      	ldr	r3, [r0, #32]
 801ec50:	b90b      	cbnz	r3, 801ec56 <_fflush_r+0x1a>
 801ec52:	f7fc ff9b 	bl	801bb8c <__sinit>
 801ec56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ec5a:	2b00      	cmp	r3, #0
 801ec5c:	d0f3      	beq.n	801ec46 <_fflush_r+0xa>
 801ec5e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801ec60:	07d0      	lsls	r0, r2, #31
 801ec62:	d404      	bmi.n	801ec6e <_fflush_r+0x32>
 801ec64:	0599      	lsls	r1, r3, #22
 801ec66:	d402      	bmi.n	801ec6e <_fflush_r+0x32>
 801ec68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801ec6a:	f7fd f8d4 	bl	801be16 <__retarget_lock_acquire_recursive>
 801ec6e:	4628      	mov	r0, r5
 801ec70:	4621      	mov	r1, r4
 801ec72:	f7ff ff5d 	bl	801eb30 <__sflush_r>
 801ec76:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801ec78:	07da      	lsls	r2, r3, #31
 801ec7a:	4605      	mov	r5, r0
 801ec7c:	d4e4      	bmi.n	801ec48 <_fflush_r+0xc>
 801ec7e:	89a3      	ldrh	r3, [r4, #12]
 801ec80:	059b      	lsls	r3, r3, #22
 801ec82:	d4e1      	bmi.n	801ec48 <_fflush_r+0xc>
 801ec84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801ec86:	f7fd f8c7 	bl	801be18 <__retarget_lock_release_recursive>
 801ec8a:	e7dd      	b.n	801ec48 <_fflush_r+0xc>

0801ec8c <__sccl>:
 801ec8c:	b570      	push	{r4, r5, r6, lr}
 801ec8e:	780b      	ldrb	r3, [r1, #0]
 801ec90:	4604      	mov	r4, r0
 801ec92:	2b5e      	cmp	r3, #94	; 0x5e
 801ec94:	bf0b      	itete	eq
 801ec96:	784b      	ldrbeq	r3, [r1, #1]
 801ec98:	1c4a      	addne	r2, r1, #1
 801ec9a:	1c8a      	addeq	r2, r1, #2
 801ec9c:	2100      	movne	r1, #0
 801ec9e:	bf08      	it	eq
 801eca0:	2101      	moveq	r1, #1
 801eca2:	3801      	subs	r0, #1
 801eca4:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 801eca8:	f800 1f01 	strb.w	r1, [r0, #1]!
 801ecac:	42a8      	cmp	r0, r5
 801ecae:	d1fb      	bne.n	801eca8 <__sccl+0x1c>
 801ecb0:	b90b      	cbnz	r3, 801ecb6 <__sccl+0x2a>
 801ecb2:	1e50      	subs	r0, r2, #1
 801ecb4:	bd70      	pop	{r4, r5, r6, pc}
 801ecb6:	f081 0101 	eor.w	r1, r1, #1
 801ecba:	54e1      	strb	r1, [r4, r3]
 801ecbc:	4610      	mov	r0, r2
 801ecbe:	4602      	mov	r2, r0
 801ecc0:	f812 5b01 	ldrb.w	r5, [r2], #1
 801ecc4:	2d2d      	cmp	r5, #45	; 0x2d
 801ecc6:	d005      	beq.n	801ecd4 <__sccl+0x48>
 801ecc8:	2d5d      	cmp	r5, #93	; 0x5d
 801ecca:	d016      	beq.n	801ecfa <__sccl+0x6e>
 801eccc:	2d00      	cmp	r5, #0
 801ecce:	d0f1      	beq.n	801ecb4 <__sccl+0x28>
 801ecd0:	462b      	mov	r3, r5
 801ecd2:	e7f2      	b.n	801ecba <__sccl+0x2e>
 801ecd4:	7846      	ldrb	r6, [r0, #1]
 801ecd6:	2e5d      	cmp	r6, #93	; 0x5d
 801ecd8:	d0fa      	beq.n	801ecd0 <__sccl+0x44>
 801ecda:	42b3      	cmp	r3, r6
 801ecdc:	dcf8      	bgt.n	801ecd0 <__sccl+0x44>
 801ecde:	3002      	adds	r0, #2
 801ece0:	461a      	mov	r2, r3
 801ece2:	3201      	adds	r2, #1
 801ece4:	4296      	cmp	r6, r2
 801ece6:	54a1      	strb	r1, [r4, r2]
 801ece8:	dcfb      	bgt.n	801ece2 <__sccl+0x56>
 801ecea:	1af2      	subs	r2, r6, r3
 801ecec:	3a01      	subs	r2, #1
 801ecee:	1c5d      	adds	r5, r3, #1
 801ecf0:	42b3      	cmp	r3, r6
 801ecf2:	bfa8      	it	ge
 801ecf4:	2200      	movge	r2, #0
 801ecf6:	18ab      	adds	r3, r5, r2
 801ecf8:	e7e1      	b.n	801ecbe <__sccl+0x32>
 801ecfa:	4610      	mov	r0, r2
 801ecfc:	e7da      	b.n	801ecb4 <__sccl+0x28>

0801ecfe <__submore>:
 801ecfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ed02:	460c      	mov	r4, r1
 801ed04:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801ed06:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801ed0a:	4299      	cmp	r1, r3
 801ed0c:	d11d      	bne.n	801ed4a <__submore+0x4c>
 801ed0e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801ed12:	f7fd ff09 	bl	801cb28 <_malloc_r>
 801ed16:	b918      	cbnz	r0, 801ed20 <__submore+0x22>
 801ed18:	f04f 30ff 	mov.w	r0, #4294967295
 801ed1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ed20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801ed24:	63a3      	str	r3, [r4, #56]	; 0x38
 801ed26:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 801ed2a:	6360      	str	r0, [r4, #52]	; 0x34
 801ed2c:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 801ed30:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801ed34:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801ed38:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801ed3c:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 801ed40:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 801ed44:	6020      	str	r0, [r4, #0]
 801ed46:	2000      	movs	r0, #0
 801ed48:	e7e8      	b.n	801ed1c <__submore+0x1e>
 801ed4a:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801ed4c:	0077      	lsls	r7, r6, #1
 801ed4e:	463a      	mov	r2, r7
 801ed50:	f000 fbf3 	bl	801f53a <_realloc_r>
 801ed54:	4605      	mov	r5, r0
 801ed56:	2800      	cmp	r0, #0
 801ed58:	d0de      	beq.n	801ed18 <__submore+0x1a>
 801ed5a:	eb00 0806 	add.w	r8, r0, r6
 801ed5e:	4601      	mov	r1, r0
 801ed60:	4632      	mov	r2, r6
 801ed62:	4640      	mov	r0, r8
 801ed64:	f7fd f861 	bl	801be2a <memcpy>
 801ed68:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801ed6c:	f8c4 8000 	str.w	r8, [r4]
 801ed70:	e7e9      	b.n	801ed46 <__submore+0x48>

0801ed72 <memmove>:
 801ed72:	4288      	cmp	r0, r1
 801ed74:	b510      	push	{r4, lr}
 801ed76:	eb01 0402 	add.w	r4, r1, r2
 801ed7a:	d902      	bls.n	801ed82 <memmove+0x10>
 801ed7c:	4284      	cmp	r4, r0
 801ed7e:	4623      	mov	r3, r4
 801ed80:	d807      	bhi.n	801ed92 <memmove+0x20>
 801ed82:	1e43      	subs	r3, r0, #1
 801ed84:	42a1      	cmp	r1, r4
 801ed86:	d008      	beq.n	801ed9a <memmove+0x28>
 801ed88:	f811 2b01 	ldrb.w	r2, [r1], #1
 801ed8c:	f803 2f01 	strb.w	r2, [r3, #1]!
 801ed90:	e7f8      	b.n	801ed84 <memmove+0x12>
 801ed92:	4402      	add	r2, r0
 801ed94:	4601      	mov	r1, r0
 801ed96:	428a      	cmp	r2, r1
 801ed98:	d100      	bne.n	801ed9c <memmove+0x2a>
 801ed9a:	bd10      	pop	{r4, pc}
 801ed9c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801eda0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801eda4:	e7f7      	b.n	801ed96 <memmove+0x24>

0801eda6 <strncmp>:
 801eda6:	b510      	push	{r4, lr}
 801eda8:	b16a      	cbz	r2, 801edc6 <strncmp+0x20>
 801edaa:	3901      	subs	r1, #1
 801edac:	1884      	adds	r4, r0, r2
 801edae:	f810 2b01 	ldrb.w	r2, [r0], #1
 801edb2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801edb6:	429a      	cmp	r2, r3
 801edb8:	d103      	bne.n	801edc2 <strncmp+0x1c>
 801edba:	42a0      	cmp	r0, r4
 801edbc:	d001      	beq.n	801edc2 <strncmp+0x1c>
 801edbe:	2a00      	cmp	r2, #0
 801edc0:	d1f5      	bne.n	801edae <strncmp+0x8>
 801edc2:	1ad0      	subs	r0, r2, r3
 801edc4:	bd10      	pop	{r4, pc}
 801edc6:	4610      	mov	r0, r2
 801edc8:	e7fc      	b.n	801edc4 <strncmp+0x1e>
	...

0801edcc <_sbrk_r>:
 801edcc:	b538      	push	{r3, r4, r5, lr}
 801edce:	4d06      	ldr	r5, [pc, #24]	; (801ede8 <_sbrk_r+0x1c>)
 801edd0:	2300      	movs	r3, #0
 801edd2:	4604      	mov	r4, r0
 801edd4:	4608      	mov	r0, r1
 801edd6:	602b      	str	r3, [r5, #0]
 801edd8:	f7e4 fffe 	bl	8003dd8 <_sbrk>
 801eddc:	1c43      	adds	r3, r0, #1
 801edde:	d102      	bne.n	801ede6 <_sbrk_r+0x1a>
 801ede0:	682b      	ldr	r3, [r5, #0]
 801ede2:	b103      	cbz	r3, 801ede6 <_sbrk_r+0x1a>
 801ede4:	6023      	str	r3, [r4, #0]
 801ede6:	bd38      	pop	{r3, r4, r5, pc}
 801ede8:	24003620 	.word	0x24003620
 801edec:	00000000 	.word	0x00000000

0801edf0 <nan>:
 801edf0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801edf8 <nan+0x8>
 801edf4:	4770      	bx	lr
 801edf6:	bf00      	nop
 801edf8:	00000000 	.word	0x00000000
 801edfc:	7ff80000 	.word	0x7ff80000

0801ee00 <__assert_func>:
 801ee00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801ee02:	4614      	mov	r4, r2
 801ee04:	461a      	mov	r2, r3
 801ee06:	4b09      	ldr	r3, [pc, #36]	; (801ee2c <__assert_func+0x2c>)
 801ee08:	681b      	ldr	r3, [r3, #0]
 801ee0a:	4605      	mov	r5, r0
 801ee0c:	68d8      	ldr	r0, [r3, #12]
 801ee0e:	b14c      	cbz	r4, 801ee24 <__assert_func+0x24>
 801ee10:	4b07      	ldr	r3, [pc, #28]	; (801ee30 <__assert_func+0x30>)
 801ee12:	9100      	str	r1, [sp, #0]
 801ee14:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801ee18:	4906      	ldr	r1, [pc, #24]	; (801ee34 <__assert_func+0x34>)
 801ee1a:	462b      	mov	r3, r5
 801ee1c:	f000 fc3e 	bl	801f69c <fiprintf>
 801ee20:	f000 fc4e 	bl	801f6c0 <abort>
 801ee24:	4b04      	ldr	r3, [pc, #16]	; (801ee38 <__assert_func+0x38>)
 801ee26:	461c      	mov	r4, r3
 801ee28:	e7f3      	b.n	801ee12 <__assert_func+0x12>
 801ee2a:	bf00      	nop
 801ee2c:	24000158 	.word	0x24000158
 801ee30:	0802071d 	.word	0x0802071d
 801ee34:	0802072a 	.word	0x0802072a
 801ee38:	08020758 	.word	0x08020758

0801ee3c <_calloc_r>:
 801ee3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801ee3e:	fba1 2402 	umull	r2, r4, r1, r2
 801ee42:	b94c      	cbnz	r4, 801ee58 <_calloc_r+0x1c>
 801ee44:	4611      	mov	r1, r2
 801ee46:	9201      	str	r2, [sp, #4]
 801ee48:	f7fd fe6e 	bl	801cb28 <_malloc_r>
 801ee4c:	9a01      	ldr	r2, [sp, #4]
 801ee4e:	4605      	mov	r5, r0
 801ee50:	b930      	cbnz	r0, 801ee60 <_calloc_r+0x24>
 801ee52:	4628      	mov	r0, r5
 801ee54:	b003      	add	sp, #12
 801ee56:	bd30      	pop	{r4, r5, pc}
 801ee58:	220c      	movs	r2, #12
 801ee5a:	6002      	str	r2, [r0, #0]
 801ee5c:	2500      	movs	r5, #0
 801ee5e:	e7f8      	b.n	801ee52 <_calloc_r+0x16>
 801ee60:	4621      	mov	r1, r4
 801ee62:	f7fc ff5a 	bl	801bd1a <memset>
 801ee66:	e7f4      	b.n	801ee52 <_calloc_r+0x16>

0801ee68 <rshift>:
 801ee68:	6903      	ldr	r3, [r0, #16]
 801ee6a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801ee6e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801ee72:	ea4f 1261 	mov.w	r2, r1, asr #5
 801ee76:	f100 0414 	add.w	r4, r0, #20
 801ee7a:	dd45      	ble.n	801ef08 <rshift+0xa0>
 801ee7c:	f011 011f 	ands.w	r1, r1, #31
 801ee80:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801ee84:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801ee88:	d10c      	bne.n	801eea4 <rshift+0x3c>
 801ee8a:	f100 0710 	add.w	r7, r0, #16
 801ee8e:	4629      	mov	r1, r5
 801ee90:	42b1      	cmp	r1, r6
 801ee92:	d334      	bcc.n	801eefe <rshift+0x96>
 801ee94:	1a9b      	subs	r3, r3, r2
 801ee96:	009b      	lsls	r3, r3, #2
 801ee98:	1eea      	subs	r2, r5, #3
 801ee9a:	4296      	cmp	r6, r2
 801ee9c:	bf38      	it	cc
 801ee9e:	2300      	movcc	r3, #0
 801eea0:	4423      	add	r3, r4
 801eea2:	e015      	b.n	801eed0 <rshift+0x68>
 801eea4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801eea8:	f1c1 0820 	rsb	r8, r1, #32
 801eeac:	40cf      	lsrs	r7, r1
 801eeae:	f105 0e04 	add.w	lr, r5, #4
 801eeb2:	46a1      	mov	r9, r4
 801eeb4:	4576      	cmp	r6, lr
 801eeb6:	46f4      	mov	ip, lr
 801eeb8:	d815      	bhi.n	801eee6 <rshift+0x7e>
 801eeba:	1a9a      	subs	r2, r3, r2
 801eebc:	0092      	lsls	r2, r2, #2
 801eebe:	3a04      	subs	r2, #4
 801eec0:	3501      	adds	r5, #1
 801eec2:	42ae      	cmp	r6, r5
 801eec4:	bf38      	it	cc
 801eec6:	2200      	movcc	r2, #0
 801eec8:	18a3      	adds	r3, r4, r2
 801eeca:	50a7      	str	r7, [r4, r2]
 801eecc:	b107      	cbz	r7, 801eed0 <rshift+0x68>
 801eece:	3304      	adds	r3, #4
 801eed0:	1b1a      	subs	r2, r3, r4
 801eed2:	42a3      	cmp	r3, r4
 801eed4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801eed8:	bf08      	it	eq
 801eeda:	2300      	moveq	r3, #0
 801eedc:	6102      	str	r2, [r0, #16]
 801eede:	bf08      	it	eq
 801eee0:	6143      	streq	r3, [r0, #20]
 801eee2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801eee6:	f8dc c000 	ldr.w	ip, [ip]
 801eeea:	fa0c fc08 	lsl.w	ip, ip, r8
 801eeee:	ea4c 0707 	orr.w	r7, ip, r7
 801eef2:	f849 7b04 	str.w	r7, [r9], #4
 801eef6:	f85e 7b04 	ldr.w	r7, [lr], #4
 801eefa:	40cf      	lsrs	r7, r1
 801eefc:	e7da      	b.n	801eeb4 <rshift+0x4c>
 801eefe:	f851 cb04 	ldr.w	ip, [r1], #4
 801ef02:	f847 cf04 	str.w	ip, [r7, #4]!
 801ef06:	e7c3      	b.n	801ee90 <rshift+0x28>
 801ef08:	4623      	mov	r3, r4
 801ef0a:	e7e1      	b.n	801eed0 <rshift+0x68>

0801ef0c <__hexdig_fun>:
 801ef0c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801ef10:	2b09      	cmp	r3, #9
 801ef12:	d802      	bhi.n	801ef1a <__hexdig_fun+0xe>
 801ef14:	3820      	subs	r0, #32
 801ef16:	b2c0      	uxtb	r0, r0
 801ef18:	4770      	bx	lr
 801ef1a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801ef1e:	2b05      	cmp	r3, #5
 801ef20:	d801      	bhi.n	801ef26 <__hexdig_fun+0x1a>
 801ef22:	3847      	subs	r0, #71	; 0x47
 801ef24:	e7f7      	b.n	801ef16 <__hexdig_fun+0xa>
 801ef26:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801ef2a:	2b05      	cmp	r3, #5
 801ef2c:	d801      	bhi.n	801ef32 <__hexdig_fun+0x26>
 801ef2e:	3827      	subs	r0, #39	; 0x27
 801ef30:	e7f1      	b.n	801ef16 <__hexdig_fun+0xa>
 801ef32:	2000      	movs	r0, #0
 801ef34:	4770      	bx	lr
	...

0801ef38 <__gethex>:
 801ef38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ef3c:	4617      	mov	r7, r2
 801ef3e:	680a      	ldr	r2, [r1, #0]
 801ef40:	b085      	sub	sp, #20
 801ef42:	f102 0b02 	add.w	fp, r2, #2
 801ef46:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801ef4a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801ef4e:	4681      	mov	r9, r0
 801ef50:	468a      	mov	sl, r1
 801ef52:	9302      	str	r3, [sp, #8]
 801ef54:	32fe      	adds	r2, #254	; 0xfe
 801ef56:	eb02 030b 	add.w	r3, r2, fp
 801ef5a:	46d8      	mov	r8, fp
 801ef5c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 801ef60:	9301      	str	r3, [sp, #4]
 801ef62:	2830      	cmp	r0, #48	; 0x30
 801ef64:	d0f7      	beq.n	801ef56 <__gethex+0x1e>
 801ef66:	f7ff ffd1 	bl	801ef0c <__hexdig_fun>
 801ef6a:	4604      	mov	r4, r0
 801ef6c:	2800      	cmp	r0, #0
 801ef6e:	d138      	bne.n	801efe2 <__gethex+0xaa>
 801ef70:	49a7      	ldr	r1, [pc, #668]	; (801f210 <__gethex+0x2d8>)
 801ef72:	2201      	movs	r2, #1
 801ef74:	4640      	mov	r0, r8
 801ef76:	f7ff ff16 	bl	801eda6 <strncmp>
 801ef7a:	4606      	mov	r6, r0
 801ef7c:	2800      	cmp	r0, #0
 801ef7e:	d169      	bne.n	801f054 <__gethex+0x11c>
 801ef80:	f898 0001 	ldrb.w	r0, [r8, #1]
 801ef84:	465d      	mov	r5, fp
 801ef86:	f7ff ffc1 	bl	801ef0c <__hexdig_fun>
 801ef8a:	2800      	cmp	r0, #0
 801ef8c:	d064      	beq.n	801f058 <__gethex+0x120>
 801ef8e:	465a      	mov	r2, fp
 801ef90:	7810      	ldrb	r0, [r2, #0]
 801ef92:	2830      	cmp	r0, #48	; 0x30
 801ef94:	4690      	mov	r8, r2
 801ef96:	f102 0201 	add.w	r2, r2, #1
 801ef9a:	d0f9      	beq.n	801ef90 <__gethex+0x58>
 801ef9c:	f7ff ffb6 	bl	801ef0c <__hexdig_fun>
 801efa0:	2301      	movs	r3, #1
 801efa2:	fab0 f480 	clz	r4, r0
 801efa6:	0964      	lsrs	r4, r4, #5
 801efa8:	465e      	mov	r6, fp
 801efaa:	9301      	str	r3, [sp, #4]
 801efac:	4642      	mov	r2, r8
 801efae:	4615      	mov	r5, r2
 801efb0:	3201      	adds	r2, #1
 801efb2:	7828      	ldrb	r0, [r5, #0]
 801efb4:	f7ff ffaa 	bl	801ef0c <__hexdig_fun>
 801efb8:	2800      	cmp	r0, #0
 801efba:	d1f8      	bne.n	801efae <__gethex+0x76>
 801efbc:	4994      	ldr	r1, [pc, #592]	; (801f210 <__gethex+0x2d8>)
 801efbe:	2201      	movs	r2, #1
 801efc0:	4628      	mov	r0, r5
 801efc2:	f7ff fef0 	bl	801eda6 <strncmp>
 801efc6:	b978      	cbnz	r0, 801efe8 <__gethex+0xb0>
 801efc8:	b946      	cbnz	r6, 801efdc <__gethex+0xa4>
 801efca:	1c6e      	adds	r6, r5, #1
 801efcc:	4632      	mov	r2, r6
 801efce:	4615      	mov	r5, r2
 801efd0:	3201      	adds	r2, #1
 801efd2:	7828      	ldrb	r0, [r5, #0]
 801efd4:	f7ff ff9a 	bl	801ef0c <__hexdig_fun>
 801efd8:	2800      	cmp	r0, #0
 801efda:	d1f8      	bne.n	801efce <__gethex+0x96>
 801efdc:	1b73      	subs	r3, r6, r5
 801efde:	009e      	lsls	r6, r3, #2
 801efe0:	e004      	b.n	801efec <__gethex+0xb4>
 801efe2:	2400      	movs	r4, #0
 801efe4:	4626      	mov	r6, r4
 801efe6:	e7e1      	b.n	801efac <__gethex+0x74>
 801efe8:	2e00      	cmp	r6, #0
 801efea:	d1f7      	bne.n	801efdc <__gethex+0xa4>
 801efec:	782b      	ldrb	r3, [r5, #0]
 801efee:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801eff2:	2b50      	cmp	r3, #80	; 0x50
 801eff4:	d13d      	bne.n	801f072 <__gethex+0x13a>
 801eff6:	786b      	ldrb	r3, [r5, #1]
 801eff8:	2b2b      	cmp	r3, #43	; 0x2b
 801effa:	d02f      	beq.n	801f05c <__gethex+0x124>
 801effc:	2b2d      	cmp	r3, #45	; 0x2d
 801effe:	d031      	beq.n	801f064 <__gethex+0x12c>
 801f000:	1c69      	adds	r1, r5, #1
 801f002:	f04f 0b00 	mov.w	fp, #0
 801f006:	7808      	ldrb	r0, [r1, #0]
 801f008:	f7ff ff80 	bl	801ef0c <__hexdig_fun>
 801f00c:	1e42      	subs	r2, r0, #1
 801f00e:	b2d2      	uxtb	r2, r2
 801f010:	2a18      	cmp	r2, #24
 801f012:	d82e      	bhi.n	801f072 <__gethex+0x13a>
 801f014:	f1a0 0210 	sub.w	r2, r0, #16
 801f018:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801f01c:	f7ff ff76 	bl	801ef0c <__hexdig_fun>
 801f020:	f100 3cff 	add.w	ip, r0, #4294967295
 801f024:	fa5f fc8c 	uxtb.w	ip, ip
 801f028:	f1bc 0f18 	cmp.w	ip, #24
 801f02c:	d91d      	bls.n	801f06a <__gethex+0x132>
 801f02e:	f1bb 0f00 	cmp.w	fp, #0
 801f032:	d000      	beq.n	801f036 <__gethex+0xfe>
 801f034:	4252      	negs	r2, r2
 801f036:	4416      	add	r6, r2
 801f038:	f8ca 1000 	str.w	r1, [sl]
 801f03c:	b1dc      	cbz	r4, 801f076 <__gethex+0x13e>
 801f03e:	9b01      	ldr	r3, [sp, #4]
 801f040:	2b00      	cmp	r3, #0
 801f042:	bf14      	ite	ne
 801f044:	f04f 0800 	movne.w	r8, #0
 801f048:	f04f 0806 	moveq.w	r8, #6
 801f04c:	4640      	mov	r0, r8
 801f04e:	b005      	add	sp, #20
 801f050:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f054:	4645      	mov	r5, r8
 801f056:	4626      	mov	r6, r4
 801f058:	2401      	movs	r4, #1
 801f05a:	e7c7      	b.n	801efec <__gethex+0xb4>
 801f05c:	f04f 0b00 	mov.w	fp, #0
 801f060:	1ca9      	adds	r1, r5, #2
 801f062:	e7d0      	b.n	801f006 <__gethex+0xce>
 801f064:	f04f 0b01 	mov.w	fp, #1
 801f068:	e7fa      	b.n	801f060 <__gethex+0x128>
 801f06a:	230a      	movs	r3, #10
 801f06c:	fb03 0002 	mla	r0, r3, r2, r0
 801f070:	e7d0      	b.n	801f014 <__gethex+0xdc>
 801f072:	4629      	mov	r1, r5
 801f074:	e7e0      	b.n	801f038 <__gethex+0x100>
 801f076:	eba5 0308 	sub.w	r3, r5, r8
 801f07a:	3b01      	subs	r3, #1
 801f07c:	4621      	mov	r1, r4
 801f07e:	2b07      	cmp	r3, #7
 801f080:	dc0a      	bgt.n	801f098 <__gethex+0x160>
 801f082:	4648      	mov	r0, r9
 801f084:	f7fd fddc 	bl	801cc40 <_Balloc>
 801f088:	4604      	mov	r4, r0
 801f08a:	b940      	cbnz	r0, 801f09e <__gethex+0x166>
 801f08c:	4b61      	ldr	r3, [pc, #388]	; (801f214 <__gethex+0x2dc>)
 801f08e:	4602      	mov	r2, r0
 801f090:	21e4      	movs	r1, #228	; 0xe4
 801f092:	4861      	ldr	r0, [pc, #388]	; (801f218 <__gethex+0x2e0>)
 801f094:	f7ff feb4 	bl	801ee00 <__assert_func>
 801f098:	3101      	adds	r1, #1
 801f09a:	105b      	asrs	r3, r3, #1
 801f09c:	e7ef      	b.n	801f07e <__gethex+0x146>
 801f09e:	f100 0a14 	add.w	sl, r0, #20
 801f0a2:	2300      	movs	r3, #0
 801f0a4:	495a      	ldr	r1, [pc, #360]	; (801f210 <__gethex+0x2d8>)
 801f0a6:	f8cd a004 	str.w	sl, [sp, #4]
 801f0aa:	469b      	mov	fp, r3
 801f0ac:	45a8      	cmp	r8, r5
 801f0ae:	d342      	bcc.n	801f136 <__gethex+0x1fe>
 801f0b0:	9801      	ldr	r0, [sp, #4]
 801f0b2:	f840 bb04 	str.w	fp, [r0], #4
 801f0b6:	eba0 000a 	sub.w	r0, r0, sl
 801f0ba:	1080      	asrs	r0, r0, #2
 801f0bc:	6120      	str	r0, [r4, #16]
 801f0be:	ea4f 1840 	mov.w	r8, r0, lsl #5
 801f0c2:	4658      	mov	r0, fp
 801f0c4:	f7fd feae 	bl	801ce24 <__hi0bits>
 801f0c8:	683d      	ldr	r5, [r7, #0]
 801f0ca:	eba8 0000 	sub.w	r0, r8, r0
 801f0ce:	42a8      	cmp	r0, r5
 801f0d0:	dd59      	ble.n	801f186 <__gethex+0x24e>
 801f0d2:	eba0 0805 	sub.w	r8, r0, r5
 801f0d6:	4641      	mov	r1, r8
 801f0d8:	4620      	mov	r0, r4
 801f0da:	f7fe fa3a 	bl	801d552 <__any_on>
 801f0de:	4683      	mov	fp, r0
 801f0e0:	b1b8      	cbz	r0, 801f112 <__gethex+0x1da>
 801f0e2:	f108 33ff 	add.w	r3, r8, #4294967295
 801f0e6:	1159      	asrs	r1, r3, #5
 801f0e8:	f003 021f 	and.w	r2, r3, #31
 801f0ec:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801f0f0:	f04f 0b01 	mov.w	fp, #1
 801f0f4:	fa0b f202 	lsl.w	r2, fp, r2
 801f0f8:	420a      	tst	r2, r1
 801f0fa:	d00a      	beq.n	801f112 <__gethex+0x1da>
 801f0fc:	455b      	cmp	r3, fp
 801f0fe:	dd06      	ble.n	801f10e <__gethex+0x1d6>
 801f100:	f1a8 0102 	sub.w	r1, r8, #2
 801f104:	4620      	mov	r0, r4
 801f106:	f7fe fa24 	bl	801d552 <__any_on>
 801f10a:	2800      	cmp	r0, #0
 801f10c:	d138      	bne.n	801f180 <__gethex+0x248>
 801f10e:	f04f 0b02 	mov.w	fp, #2
 801f112:	4641      	mov	r1, r8
 801f114:	4620      	mov	r0, r4
 801f116:	f7ff fea7 	bl	801ee68 <rshift>
 801f11a:	4446      	add	r6, r8
 801f11c:	68bb      	ldr	r3, [r7, #8]
 801f11e:	42b3      	cmp	r3, r6
 801f120:	da41      	bge.n	801f1a6 <__gethex+0x26e>
 801f122:	4621      	mov	r1, r4
 801f124:	4648      	mov	r0, r9
 801f126:	f7fd fdcb 	bl	801ccc0 <_Bfree>
 801f12a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801f12c:	2300      	movs	r3, #0
 801f12e:	6013      	str	r3, [r2, #0]
 801f130:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 801f134:	e78a      	b.n	801f04c <__gethex+0x114>
 801f136:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 801f13a:	2a2e      	cmp	r2, #46	; 0x2e
 801f13c:	d014      	beq.n	801f168 <__gethex+0x230>
 801f13e:	2b20      	cmp	r3, #32
 801f140:	d106      	bne.n	801f150 <__gethex+0x218>
 801f142:	9b01      	ldr	r3, [sp, #4]
 801f144:	f843 bb04 	str.w	fp, [r3], #4
 801f148:	f04f 0b00 	mov.w	fp, #0
 801f14c:	9301      	str	r3, [sp, #4]
 801f14e:	465b      	mov	r3, fp
 801f150:	7828      	ldrb	r0, [r5, #0]
 801f152:	9303      	str	r3, [sp, #12]
 801f154:	f7ff feda 	bl	801ef0c <__hexdig_fun>
 801f158:	9b03      	ldr	r3, [sp, #12]
 801f15a:	f000 000f 	and.w	r0, r0, #15
 801f15e:	4098      	lsls	r0, r3
 801f160:	ea4b 0b00 	orr.w	fp, fp, r0
 801f164:	3304      	adds	r3, #4
 801f166:	e7a1      	b.n	801f0ac <__gethex+0x174>
 801f168:	45a8      	cmp	r8, r5
 801f16a:	d8e8      	bhi.n	801f13e <__gethex+0x206>
 801f16c:	2201      	movs	r2, #1
 801f16e:	4628      	mov	r0, r5
 801f170:	9303      	str	r3, [sp, #12]
 801f172:	f7ff fe18 	bl	801eda6 <strncmp>
 801f176:	4926      	ldr	r1, [pc, #152]	; (801f210 <__gethex+0x2d8>)
 801f178:	9b03      	ldr	r3, [sp, #12]
 801f17a:	2800      	cmp	r0, #0
 801f17c:	d1df      	bne.n	801f13e <__gethex+0x206>
 801f17e:	e795      	b.n	801f0ac <__gethex+0x174>
 801f180:	f04f 0b03 	mov.w	fp, #3
 801f184:	e7c5      	b.n	801f112 <__gethex+0x1da>
 801f186:	da0b      	bge.n	801f1a0 <__gethex+0x268>
 801f188:	eba5 0800 	sub.w	r8, r5, r0
 801f18c:	4621      	mov	r1, r4
 801f18e:	4642      	mov	r2, r8
 801f190:	4648      	mov	r0, r9
 801f192:	f7fd ffaf 	bl	801d0f4 <__lshift>
 801f196:	eba6 0608 	sub.w	r6, r6, r8
 801f19a:	4604      	mov	r4, r0
 801f19c:	f100 0a14 	add.w	sl, r0, #20
 801f1a0:	f04f 0b00 	mov.w	fp, #0
 801f1a4:	e7ba      	b.n	801f11c <__gethex+0x1e4>
 801f1a6:	687b      	ldr	r3, [r7, #4]
 801f1a8:	42b3      	cmp	r3, r6
 801f1aa:	dd73      	ble.n	801f294 <__gethex+0x35c>
 801f1ac:	1b9e      	subs	r6, r3, r6
 801f1ae:	42b5      	cmp	r5, r6
 801f1b0:	dc34      	bgt.n	801f21c <__gethex+0x2e4>
 801f1b2:	68fb      	ldr	r3, [r7, #12]
 801f1b4:	2b02      	cmp	r3, #2
 801f1b6:	d023      	beq.n	801f200 <__gethex+0x2c8>
 801f1b8:	2b03      	cmp	r3, #3
 801f1ba:	d025      	beq.n	801f208 <__gethex+0x2d0>
 801f1bc:	2b01      	cmp	r3, #1
 801f1be:	d115      	bne.n	801f1ec <__gethex+0x2b4>
 801f1c0:	42b5      	cmp	r5, r6
 801f1c2:	d113      	bne.n	801f1ec <__gethex+0x2b4>
 801f1c4:	2d01      	cmp	r5, #1
 801f1c6:	d10b      	bne.n	801f1e0 <__gethex+0x2a8>
 801f1c8:	9a02      	ldr	r2, [sp, #8]
 801f1ca:	687b      	ldr	r3, [r7, #4]
 801f1cc:	6013      	str	r3, [r2, #0]
 801f1ce:	2301      	movs	r3, #1
 801f1d0:	6123      	str	r3, [r4, #16]
 801f1d2:	f8ca 3000 	str.w	r3, [sl]
 801f1d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801f1d8:	f04f 0862 	mov.w	r8, #98	; 0x62
 801f1dc:	601c      	str	r4, [r3, #0]
 801f1de:	e735      	b.n	801f04c <__gethex+0x114>
 801f1e0:	1e69      	subs	r1, r5, #1
 801f1e2:	4620      	mov	r0, r4
 801f1e4:	f7fe f9b5 	bl	801d552 <__any_on>
 801f1e8:	2800      	cmp	r0, #0
 801f1ea:	d1ed      	bne.n	801f1c8 <__gethex+0x290>
 801f1ec:	4621      	mov	r1, r4
 801f1ee:	4648      	mov	r0, r9
 801f1f0:	f7fd fd66 	bl	801ccc0 <_Bfree>
 801f1f4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801f1f6:	2300      	movs	r3, #0
 801f1f8:	6013      	str	r3, [r2, #0]
 801f1fa:	f04f 0850 	mov.w	r8, #80	; 0x50
 801f1fe:	e725      	b.n	801f04c <__gethex+0x114>
 801f200:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801f202:	2b00      	cmp	r3, #0
 801f204:	d1f2      	bne.n	801f1ec <__gethex+0x2b4>
 801f206:	e7df      	b.n	801f1c8 <__gethex+0x290>
 801f208:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801f20a:	2b00      	cmp	r3, #0
 801f20c:	d1dc      	bne.n	801f1c8 <__gethex+0x290>
 801f20e:	e7ed      	b.n	801f1ec <__gethex+0x2b4>
 801f210:	08020594 	.word	0x08020594
 801f214:	0802042b 	.word	0x0802042b
 801f218:	08020759 	.word	0x08020759
 801f21c:	f106 38ff 	add.w	r8, r6, #4294967295
 801f220:	f1bb 0f00 	cmp.w	fp, #0
 801f224:	d133      	bne.n	801f28e <__gethex+0x356>
 801f226:	f1b8 0f00 	cmp.w	r8, #0
 801f22a:	d004      	beq.n	801f236 <__gethex+0x2fe>
 801f22c:	4641      	mov	r1, r8
 801f22e:	4620      	mov	r0, r4
 801f230:	f7fe f98f 	bl	801d552 <__any_on>
 801f234:	4683      	mov	fp, r0
 801f236:	ea4f 1268 	mov.w	r2, r8, asr #5
 801f23a:	2301      	movs	r3, #1
 801f23c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801f240:	f008 081f 	and.w	r8, r8, #31
 801f244:	fa03 f308 	lsl.w	r3, r3, r8
 801f248:	4213      	tst	r3, r2
 801f24a:	4631      	mov	r1, r6
 801f24c:	4620      	mov	r0, r4
 801f24e:	bf18      	it	ne
 801f250:	f04b 0b02 	orrne.w	fp, fp, #2
 801f254:	1bad      	subs	r5, r5, r6
 801f256:	f7ff fe07 	bl	801ee68 <rshift>
 801f25a:	687e      	ldr	r6, [r7, #4]
 801f25c:	f04f 0802 	mov.w	r8, #2
 801f260:	f1bb 0f00 	cmp.w	fp, #0
 801f264:	d04a      	beq.n	801f2fc <__gethex+0x3c4>
 801f266:	68fb      	ldr	r3, [r7, #12]
 801f268:	2b02      	cmp	r3, #2
 801f26a:	d016      	beq.n	801f29a <__gethex+0x362>
 801f26c:	2b03      	cmp	r3, #3
 801f26e:	d018      	beq.n	801f2a2 <__gethex+0x36a>
 801f270:	2b01      	cmp	r3, #1
 801f272:	d109      	bne.n	801f288 <__gethex+0x350>
 801f274:	f01b 0f02 	tst.w	fp, #2
 801f278:	d006      	beq.n	801f288 <__gethex+0x350>
 801f27a:	f8da 3000 	ldr.w	r3, [sl]
 801f27e:	ea4b 0b03 	orr.w	fp, fp, r3
 801f282:	f01b 0f01 	tst.w	fp, #1
 801f286:	d10f      	bne.n	801f2a8 <__gethex+0x370>
 801f288:	f048 0810 	orr.w	r8, r8, #16
 801f28c:	e036      	b.n	801f2fc <__gethex+0x3c4>
 801f28e:	f04f 0b01 	mov.w	fp, #1
 801f292:	e7d0      	b.n	801f236 <__gethex+0x2fe>
 801f294:	f04f 0801 	mov.w	r8, #1
 801f298:	e7e2      	b.n	801f260 <__gethex+0x328>
 801f29a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801f29c:	f1c3 0301 	rsb	r3, r3, #1
 801f2a0:	930f      	str	r3, [sp, #60]	; 0x3c
 801f2a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801f2a4:	2b00      	cmp	r3, #0
 801f2a6:	d0ef      	beq.n	801f288 <__gethex+0x350>
 801f2a8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801f2ac:	f104 0214 	add.w	r2, r4, #20
 801f2b0:	ea4f 038b 	mov.w	r3, fp, lsl #2
 801f2b4:	9301      	str	r3, [sp, #4]
 801f2b6:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 801f2ba:	2300      	movs	r3, #0
 801f2bc:	4694      	mov	ip, r2
 801f2be:	f852 1b04 	ldr.w	r1, [r2], #4
 801f2c2:	f1b1 3fff 	cmp.w	r1, #4294967295
 801f2c6:	d01e      	beq.n	801f306 <__gethex+0x3ce>
 801f2c8:	3101      	adds	r1, #1
 801f2ca:	f8cc 1000 	str.w	r1, [ip]
 801f2ce:	f1b8 0f02 	cmp.w	r8, #2
 801f2d2:	f104 0214 	add.w	r2, r4, #20
 801f2d6:	d13d      	bne.n	801f354 <__gethex+0x41c>
 801f2d8:	683b      	ldr	r3, [r7, #0]
 801f2da:	3b01      	subs	r3, #1
 801f2dc:	42ab      	cmp	r3, r5
 801f2de:	d10b      	bne.n	801f2f8 <__gethex+0x3c0>
 801f2e0:	1169      	asrs	r1, r5, #5
 801f2e2:	2301      	movs	r3, #1
 801f2e4:	f005 051f 	and.w	r5, r5, #31
 801f2e8:	fa03 f505 	lsl.w	r5, r3, r5
 801f2ec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801f2f0:	421d      	tst	r5, r3
 801f2f2:	bf18      	it	ne
 801f2f4:	f04f 0801 	movne.w	r8, #1
 801f2f8:	f048 0820 	orr.w	r8, r8, #32
 801f2fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801f2fe:	601c      	str	r4, [r3, #0]
 801f300:	9b02      	ldr	r3, [sp, #8]
 801f302:	601e      	str	r6, [r3, #0]
 801f304:	e6a2      	b.n	801f04c <__gethex+0x114>
 801f306:	4290      	cmp	r0, r2
 801f308:	f842 3c04 	str.w	r3, [r2, #-4]
 801f30c:	d8d6      	bhi.n	801f2bc <__gethex+0x384>
 801f30e:	68a2      	ldr	r2, [r4, #8]
 801f310:	4593      	cmp	fp, r2
 801f312:	db17      	blt.n	801f344 <__gethex+0x40c>
 801f314:	6861      	ldr	r1, [r4, #4]
 801f316:	4648      	mov	r0, r9
 801f318:	3101      	adds	r1, #1
 801f31a:	f7fd fc91 	bl	801cc40 <_Balloc>
 801f31e:	4682      	mov	sl, r0
 801f320:	b918      	cbnz	r0, 801f32a <__gethex+0x3f2>
 801f322:	4b1b      	ldr	r3, [pc, #108]	; (801f390 <__gethex+0x458>)
 801f324:	4602      	mov	r2, r0
 801f326:	2184      	movs	r1, #132	; 0x84
 801f328:	e6b3      	b.n	801f092 <__gethex+0x15a>
 801f32a:	6922      	ldr	r2, [r4, #16]
 801f32c:	3202      	adds	r2, #2
 801f32e:	f104 010c 	add.w	r1, r4, #12
 801f332:	0092      	lsls	r2, r2, #2
 801f334:	300c      	adds	r0, #12
 801f336:	f7fc fd78 	bl	801be2a <memcpy>
 801f33a:	4621      	mov	r1, r4
 801f33c:	4648      	mov	r0, r9
 801f33e:	f7fd fcbf 	bl	801ccc0 <_Bfree>
 801f342:	4654      	mov	r4, sl
 801f344:	6922      	ldr	r2, [r4, #16]
 801f346:	1c51      	adds	r1, r2, #1
 801f348:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801f34c:	6121      	str	r1, [r4, #16]
 801f34e:	2101      	movs	r1, #1
 801f350:	6151      	str	r1, [r2, #20]
 801f352:	e7bc      	b.n	801f2ce <__gethex+0x396>
 801f354:	6921      	ldr	r1, [r4, #16]
 801f356:	4559      	cmp	r1, fp
 801f358:	dd0b      	ble.n	801f372 <__gethex+0x43a>
 801f35a:	2101      	movs	r1, #1
 801f35c:	4620      	mov	r0, r4
 801f35e:	f7ff fd83 	bl	801ee68 <rshift>
 801f362:	68bb      	ldr	r3, [r7, #8]
 801f364:	3601      	adds	r6, #1
 801f366:	42b3      	cmp	r3, r6
 801f368:	f6ff aedb 	blt.w	801f122 <__gethex+0x1ea>
 801f36c:	f04f 0801 	mov.w	r8, #1
 801f370:	e7c2      	b.n	801f2f8 <__gethex+0x3c0>
 801f372:	f015 051f 	ands.w	r5, r5, #31
 801f376:	d0f9      	beq.n	801f36c <__gethex+0x434>
 801f378:	9b01      	ldr	r3, [sp, #4]
 801f37a:	441a      	add	r2, r3
 801f37c:	f1c5 0520 	rsb	r5, r5, #32
 801f380:	f852 0c04 	ldr.w	r0, [r2, #-4]
 801f384:	f7fd fd4e 	bl	801ce24 <__hi0bits>
 801f388:	42a8      	cmp	r0, r5
 801f38a:	dbe6      	blt.n	801f35a <__gethex+0x422>
 801f38c:	e7ee      	b.n	801f36c <__gethex+0x434>
 801f38e:	bf00      	nop
 801f390:	0802042b 	.word	0x0802042b

0801f394 <L_shift>:
 801f394:	f1c2 0208 	rsb	r2, r2, #8
 801f398:	0092      	lsls	r2, r2, #2
 801f39a:	b570      	push	{r4, r5, r6, lr}
 801f39c:	f1c2 0620 	rsb	r6, r2, #32
 801f3a0:	6843      	ldr	r3, [r0, #4]
 801f3a2:	6804      	ldr	r4, [r0, #0]
 801f3a4:	fa03 f506 	lsl.w	r5, r3, r6
 801f3a8:	432c      	orrs	r4, r5
 801f3aa:	40d3      	lsrs	r3, r2
 801f3ac:	6004      	str	r4, [r0, #0]
 801f3ae:	f840 3f04 	str.w	r3, [r0, #4]!
 801f3b2:	4288      	cmp	r0, r1
 801f3b4:	d3f4      	bcc.n	801f3a0 <L_shift+0xc>
 801f3b6:	bd70      	pop	{r4, r5, r6, pc}

0801f3b8 <__match>:
 801f3b8:	b530      	push	{r4, r5, lr}
 801f3ba:	6803      	ldr	r3, [r0, #0]
 801f3bc:	3301      	adds	r3, #1
 801f3be:	f811 4b01 	ldrb.w	r4, [r1], #1
 801f3c2:	b914      	cbnz	r4, 801f3ca <__match+0x12>
 801f3c4:	6003      	str	r3, [r0, #0]
 801f3c6:	2001      	movs	r0, #1
 801f3c8:	bd30      	pop	{r4, r5, pc}
 801f3ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 801f3ce:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801f3d2:	2d19      	cmp	r5, #25
 801f3d4:	bf98      	it	ls
 801f3d6:	3220      	addls	r2, #32
 801f3d8:	42a2      	cmp	r2, r4
 801f3da:	d0f0      	beq.n	801f3be <__match+0x6>
 801f3dc:	2000      	movs	r0, #0
 801f3de:	e7f3      	b.n	801f3c8 <__match+0x10>

0801f3e0 <__hexnan>:
 801f3e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f3e4:	680b      	ldr	r3, [r1, #0]
 801f3e6:	6801      	ldr	r1, [r0, #0]
 801f3e8:	115e      	asrs	r6, r3, #5
 801f3ea:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801f3ee:	f013 031f 	ands.w	r3, r3, #31
 801f3f2:	b087      	sub	sp, #28
 801f3f4:	bf18      	it	ne
 801f3f6:	3604      	addne	r6, #4
 801f3f8:	2500      	movs	r5, #0
 801f3fa:	1f37      	subs	r7, r6, #4
 801f3fc:	4682      	mov	sl, r0
 801f3fe:	4690      	mov	r8, r2
 801f400:	9301      	str	r3, [sp, #4]
 801f402:	f846 5c04 	str.w	r5, [r6, #-4]
 801f406:	46b9      	mov	r9, r7
 801f408:	463c      	mov	r4, r7
 801f40a:	9502      	str	r5, [sp, #8]
 801f40c:	46ab      	mov	fp, r5
 801f40e:	784a      	ldrb	r2, [r1, #1]
 801f410:	1c4b      	adds	r3, r1, #1
 801f412:	9303      	str	r3, [sp, #12]
 801f414:	b342      	cbz	r2, 801f468 <__hexnan+0x88>
 801f416:	4610      	mov	r0, r2
 801f418:	9105      	str	r1, [sp, #20]
 801f41a:	9204      	str	r2, [sp, #16]
 801f41c:	f7ff fd76 	bl	801ef0c <__hexdig_fun>
 801f420:	2800      	cmp	r0, #0
 801f422:	d14f      	bne.n	801f4c4 <__hexnan+0xe4>
 801f424:	9a04      	ldr	r2, [sp, #16]
 801f426:	9905      	ldr	r1, [sp, #20]
 801f428:	2a20      	cmp	r2, #32
 801f42a:	d818      	bhi.n	801f45e <__hexnan+0x7e>
 801f42c:	9b02      	ldr	r3, [sp, #8]
 801f42e:	459b      	cmp	fp, r3
 801f430:	dd13      	ble.n	801f45a <__hexnan+0x7a>
 801f432:	454c      	cmp	r4, r9
 801f434:	d206      	bcs.n	801f444 <__hexnan+0x64>
 801f436:	2d07      	cmp	r5, #7
 801f438:	dc04      	bgt.n	801f444 <__hexnan+0x64>
 801f43a:	462a      	mov	r2, r5
 801f43c:	4649      	mov	r1, r9
 801f43e:	4620      	mov	r0, r4
 801f440:	f7ff ffa8 	bl	801f394 <L_shift>
 801f444:	4544      	cmp	r4, r8
 801f446:	d950      	bls.n	801f4ea <__hexnan+0x10a>
 801f448:	2300      	movs	r3, #0
 801f44a:	f1a4 0904 	sub.w	r9, r4, #4
 801f44e:	f844 3c04 	str.w	r3, [r4, #-4]
 801f452:	f8cd b008 	str.w	fp, [sp, #8]
 801f456:	464c      	mov	r4, r9
 801f458:	461d      	mov	r5, r3
 801f45a:	9903      	ldr	r1, [sp, #12]
 801f45c:	e7d7      	b.n	801f40e <__hexnan+0x2e>
 801f45e:	2a29      	cmp	r2, #41	; 0x29
 801f460:	d155      	bne.n	801f50e <__hexnan+0x12e>
 801f462:	3102      	adds	r1, #2
 801f464:	f8ca 1000 	str.w	r1, [sl]
 801f468:	f1bb 0f00 	cmp.w	fp, #0
 801f46c:	d04f      	beq.n	801f50e <__hexnan+0x12e>
 801f46e:	454c      	cmp	r4, r9
 801f470:	d206      	bcs.n	801f480 <__hexnan+0xa0>
 801f472:	2d07      	cmp	r5, #7
 801f474:	dc04      	bgt.n	801f480 <__hexnan+0xa0>
 801f476:	462a      	mov	r2, r5
 801f478:	4649      	mov	r1, r9
 801f47a:	4620      	mov	r0, r4
 801f47c:	f7ff ff8a 	bl	801f394 <L_shift>
 801f480:	4544      	cmp	r4, r8
 801f482:	d934      	bls.n	801f4ee <__hexnan+0x10e>
 801f484:	f1a8 0204 	sub.w	r2, r8, #4
 801f488:	4623      	mov	r3, r4
 801f48a:	f853 1b04 	ldr.w	r1, [r3], #4
 801f48e:	f842 1f04 	str.w	r1, [r2, #4]!
 801f492:	429f      	cmp	r7, r3
 801f494:	d2f9      	bcs.n	801f48a <__hexnan+0xaa>
 801f496:	1b3b      	subs	r3, r7, r4
 801f498:	f023 0303 	bic.w	r3, r3, #3
 801f49c:	3304      	adds	r3, #4
 801f49e:	3e03      	subs	r6, #3
 801f4a0:	3401      	adds	r4, #1
 801f4a2:	42a6      	cmp	r6, r4
 801f4a4:	bf38      	it	cc
 801f4a6:	2304      	movcc	r3, #4
 801f4a8:	4443      	add	r3, r8
 801f4aa:	2200      	movs	r2, #0
 801f4ac:	f843 2b04 	str.w	r2, [r3], #4
 801f4b0:	429f      	cmp	r7, r3
 801f4b2:	d2fb      	bcs.n	801f4ac <__hexnan+0xcc>
 801f4b4:	683b      	ldr	r3, [r7, #0]
 801f4b6:	b91b      	cbnz	r3, 801f4c0 <__hexnan+0xe0>
 801f4b8:	4547      	cmp	r7, r8
 801f4ba:	d126      	bne.n	801f50a <__hexnan+0x12a>
 801f4bc:	2301      	movs	r3, #1
 801f4be:	603b      	str	r3, [r7, #0]
 801f4c0:	2005      	movs	r0, #5
 801f4c2:	e025      	b.n	801f510 <__hexnan+0x130>
 801f4c4:	3501      	adds	r5, #1
 801f4c6:	2d08      	cmp	r5, #8
 801f4c8:	f10b 0b01 	add.w	fp, fp, #1
 801f4cc:	dd06      	ble.n	801f4dc <__hexnan+0xfc>
 801f4ce:	4544      	cmp	r4, r8
 801f4d0:	d9c3      	bls.n	801f45a <__hexnan+0x7a>
 801f4d2:	2300      	movs	r3, #0
 801f4d4:	f844 3c04 	str.w	r3, [r4, #-4]
 801f4d8:	2501      	movs	r5, #1
 801f4da:	3c04      	subs	r4, #4
 801f4dc:	6822      	ldr	r2, [r4, #0]
 801f4de:	f000 000f 	and.w	r0, r0, #15
 801f4e2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801f4e6:	6020      	str	r0, [r4, #0]
 801f4e8:	e7b7      	b.n	801f45a <__hexnan+0x7a>
 801f4ea:	2508      	movs	r5, #8
 801f4ec:	e7b5      	b.n	801f45a <__hexnan+0x7a>
 801f4ee:	9b01      	ldr	r3, [sp, #4]
 801f4f0:	2b00      	cmp	r3, #0
 801f4f2:	d0df      	beq.n	801f4b4 <__hexnan+0xd4>
 801f4f4:	f1c3 0320 	rsb	r3, r3, #32
 801f4f8:	f04f 32ff 	mov.w	r2, #4294967295
 801f4fc:	40da      	lsrs	r2, r3
 801f4fe:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801f502:	4013      	ands	r3, r2
 801f504:	f846 3c04 	str.w	r3, [r6, #-4]
 801f508:	e7d4      	b.n	801f4b4 <__hexnan+0xd4>
 801f50a:	3f04      	subs	r7, #4
 801f50c:	e7d2      	b.n	801f4b4 <__hexnan+0xd4>
 801f50e:	2004      	movs	r0, #4
 801f510:	b007      	add	sp, #28
 801f512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801f516 <__ascii_mbtowc>:
 801f516:	b082      	sub	sp, #8
 801f518:	b901      	cbnz	r1, 801f51c <__ascii_mbtowc+0x6>
 801f51a:	a901      	add	r1, sp, #4
 801f51c:	b142      	cbz	r2, 801f530 <__ascii_mbtowc+0x1a>
 801f51e:	b14b      	cbz	r3, 801f534 <__ascii_mbtowc+0x1e>
 801f520:	7813      	ldrb	r3, [r2, #0]
 801f522:	600b      	str	r3, [r1, #0]
 801f524:	7812      	ldrb	r2, [r2, #0]
 801f526:	1e10      	subs	r0, r2, #0
 801f528:	bf18      	it	ne
 801f52a:	2001      	movne	r0, #1
 801f52c:	b002      	add	sp, #8
 801f52e:	4770      	bx	lr
 801f530:	4610      	mov	r0, r2
 801f532:	e7fb      	b.n	801f52c <__ascii_mbtowc+0x16>
 801f534:	f06f 0001 	mvn.w	r0, #1
 801f538:	e7f8      	b.n	801f52c <__ascii_mbtowc+0x16>

0801f53a <_realloc_r>:
 801f53a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f53e:	4680      	mov	r8, r0
 801f540:	4614      	mov	r4, r2
 801f542:	460e      	mov	r6, r1
 801f544:	b921      	cbnz	r1, 801f550 <_realloc_r+0x16>
 801f546:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801f54a:	4611      	mov	r1, r2
 801f54c:	f7fd baec 	b.w	801cb28 <_malloc_r>
 801f550:	b92a      	cbnz	r2, 801f55e <_realloc_r+0x24>
 801f552:	f7fd fa75 	bl	801ca40 <_free_r>
 801f556:	4625      	mov	r5, r4
 801f558:	4628      	mov	r0, r5
 801f55a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f55e:	f000 f8b6 	bl	801f6ce <_malloc_usable_size_r>
 801f562:	4284      	cmp	r4, r0
 801f564:	4607      	mov	r7, r0
 801f566:	d802      	bhi.n	801f56e <_realloc_r+0x34>
 801f568:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801f56c:	d812      	bhi.n	801f594 <_realloc_r+0x5a>
 801f56e:	4621      	mov	r1, r4
 801f570:	4640      	mov	r0, r8
 801f572:	f7fd fad9 	bl	801cb28 <_malloc_r>
 801f576:	4605      	mov	r5, r0
 801f578:	2800      	cmp	r0, #0
 801f57a:	d0ed      	beq.n	801f558 <_realloc_r+0x1e>
 801f57c:	42bc      	cmp	r4, r7
 801f57e:	4622      	mov	r2, r4
 801f580:	4631      	mov	r1, r6
 801f582:	bf28      	it	cs
 801f584:	463a      	movcs	r2, r7
 801f586:	f7fc fc50 	bl	801be2a <memcpy>
 801f58a:	4631      	mov	r1, r6
 801f58c:	4640      	mov	r0, r8
 801f58e:	f7fd fa57 	bl	801ca40 <_free_r>
 801f592:	e7e1      	b.n	801f558 <_realloc_r+0x1e>
 801f594:	4635      	mov	r5, r6
 801f596:	e7df      	b.n	801f558 <_realloc_r+0x1e>

0801f598 <_strtoul_l.constprop.0>:
 801f598:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801f59c:	4f36      	ldr	r7, [pc, #216]	; (801f678 <_strtoul_l.constprop.0+0xe0>)
 801f59e:	4686      	mov	lr, r0
 801f5a0:	460d      	mov	r5, r1
 801f5a2:	4628      	mov	r0, r5
 801f5a4:	f815 4b01 	ldrb.w	r4, [r5], #1
 801f5a8:	5d3e      	ldrb	r6, [r7, r4]
 801f5aa:	f016 0608 	ands.w	r6, r6, #8
 801f5ae:	d1f8      	bne.n	801f5a2 <_strtoul_l.constprop.0+0xa>
 801f5b0:	2c2d      	cmp	r4, #45	; 0x2d
 801f5b2:	d130      	bne.n	801f616 <_strtoul_l.constprop.0+0x7e>
 801f5b4:	782c      	ldrb	r4, [r5, #0]
 801f5b6:	2601      	movs	r6, #1
 801f5b8:	1c85      	adds	r5, r0, #2
 801f5ba:	2b00      	cmp	r3, #0
 801f5bc:	d057      	beq.n	801f66e <_strtoul_l.constprop.0+0xd6>
 801f5be:	2b10      	cmp	r3, #16
 801f5c0:	d109      	bne.n	801f5d6 <_strtoul_l.constprop.0+0x3e>
 801f5c2:	2c30      	cmp	r4, #48	; 0x30
 801f5c4:	d107      	bne.n	801f5d6 <_strtoul_l.constprop.0+0x3e>
 801f5c6:	7828      	ldrb	r0, [r5, #0]
 801f5c8:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 801f5cc:	2858      	cmp	r0, #88	; 0x58
 801f5ce:	d149      	bne.n	801f664 <_strtoul_l.constprop.0+0xcc>
 801f5d0:	786c      	ldrb	r4, [r5, #1]
 801f5d2:	2310      	movs	r3, #16
 801f5d4:	3502      	adds	r5, #2
 801f5d6:	f04f 38ff 	mov.w	r8, #4294967295
 801f5da:	2700      	movs	r7, #0
 801f5dc:	fbb8 f8f3 	udiv	r8, r8, r3
 801f5e0:	fb03 f908 	mul.w	r9, r3, r8
 801f5e4:	ea6f 0909 	mvn.w	r9, r9
 801f5e8:	4638      	mov	r0, r7
 801f5ea:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 801f5ee:	f1bc 0f09 	cmp.w	ip, #9
 801f5f2:	d815      	bhi.n	801f620 <_strtoul_l.constprop.0+0x88>
 801f5f4:	4664      	mov	r4, ip
 801f5f6:	42a3      	cmp	r3, r4
 801f5f8:	dd23      	ble.n	801f642 <_strtoul_l.constprop.0+0xaa>
 801f5fa:	f1b7 3fff 	cmp.w	r7, #4294967295
 801f5fe:	d007      	beq.n	801f610 <_strtoul_l.constprop.0+0x78>
 801f600:	4580      	cmp	r8, r0
 801f602:	d31b      	bcc.n	801f63c <_strtoul_l.constprop.0+0xa4>
 801f604:	d101      	bne.n	801f60a <_strtoul_l.constprop.0+0x72>
 801f606:	45a1      	cmp	r9, r4
 801f608:	db18      	blt.n	801f63c <_strtoul_l.constprop.0+0xa4>
 801f60a:	fb00 4003 	mla	r0, r0, r3, r4
 801f60e:	2701      	movs	r7, #1
 801f610:	f815 4b01 	ldrb.w	r4, [r5], #1
 801f614:	e7e9      	b.n	801f5ea <_strtoul_l.constprop.0+0x52>
 801f616:	2c2b      	cmp	r4, #43	; 0x2b
 801f618:	bf04      	itt	eq
 801f61a:	782c      	ldrbeq	r4, [r5, #0]
 801f61c:	1c85      	addeq	r5, r0, #2
 801f61e:	e7cc      	b.n	801f5ba <_strtoul_l.constprop.0+0x22>
 801f620:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 801f624:	f1bc 0f19 	cmp.w	ip, #25
 801f628:	d801      	bhi.n	801f62e <_strtoul_l.constprop.0+0x96>
 801f62a:	3c37      	subs	r4, #55	; 0x37
 801f62c:	e7e3      	b.n	801f5f6 <_strtoul_l.constprop.0+0x5e>
 801f62e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801f632:	f1bc 0f19 	cmp.w	ip, #25
 801f636:	d804      	bhi.n	801f642 <_strtoul_l.constprop.0+0xaa>
 801f638:	3c57      	subs	r4, #87	; 0x57
 801f63a:	e7dc      	b.n	801f5f6 <_strtoul_l.constprop.0+0x5e>
 801f63c:	f04f 37ff 	mov.w	r7, #4294967295
 801f640:	e7e6      	b.n	801f610 <_strtoul_l.constprop.0+0x78>
 801f642:	1c7b      	adds	r3, r7, #1
 801f644:	d106      	bne.n	801f654 <_strtoul_l.constprop.0+0xbc>
 801f646:	2322      	movs	r3, #34	; 0x22
 801f648:	f8ce 3000 	str.w	r3, [lr]
 801f64c:	4638      	mov	r0, r7
 801f64e:	b932      	cbnz	r2, 801f65e <_strtoul_l.constprop.0+0xc6>
 801f650:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801f654:	b106      	cbz	r6, 801f658 <_strtoul_l.constprop.0+0xc0>
 801f656:	4240      	negs	r0, r0
 801f658:	2a00      	cmp	r2, #0
 801f65a:	d0f9      	beq.n	801f650 <_strtoul_l.constprop.0+0xb8>
 801f65c:	b107      	cbz	r7, 801f660 <_strtoul_l.constprop.0+0xc8>
 801f65e:	1e69      	subs	r1, r5, #1
 801f660:	6011      	str	r1, [r2, #0]
 801f662:	e7f5      	b.n	801f650 <_strtoul_l.constprop.0+0xb8>
 801f664:	2430      	movs	r4, #48	; 0x30
 801f666:	2b00      	cmp	r3, #0
 801f668:	d1b5      	bne.n	801f5d6 <_strtoul_l.constprop.0+0x3e>
 801f66a:	2308      	movs	r3, #8
 801f66c:	e7b3      	b.n	801f5d6 <_strtoul_l.constprop.0+0x3e>
 801f66e:	2c30      	cmp	r4, #48	; 0x30
 801f670:	d0a9      	beq.n	801f5c6 <_strtoul_l.constprop.0+0x2e>
 801f672:	230a      	movs	r3, #10
 801f674:	e7af      	b.n	801f5d6 <_strtoul_l.constprop.0+0x3e>
 801f676:	bf00      	nop
 801f678:	080205e9 	.word	0x080205e9

0801f67c <_strtoul_r>:
 801f67c:	f7ff bf8c 	b.w	801f598 <_strtoul_l.constprop.0>

0801f680 <__ascii_wctomb>:
 801f680:	b149      	cbz	r1, 801f696 <__ascii_wctomb+0x16>
 801f682:	2aff      	cmp	r2, #255	; 0xff
 801f684:	bf85      	ittet	hi
 801f686:	238a      	movhi	r3, #138	; 0x8a
 801f688:	6003      	strhi	r3, [r0, #0]
 801f68a:	700a      	strbls	r2, [r1, #0]
 801f68c:	f04f 30ff 	movhi.w	r0, #4294967295
 801f690:	bf98      	it	ls
 801f692:	2001      	movls	r0, #1
 801f694:	4770      	bx	lr
 801f696:	4608      	mov	r0, r1
 801f698:	4770      	bx	lr
	...

0801f69c <fiprintf>:
 801f69c:	b40e      	push	{r1, r2, r3}
 801f69e:	b503      	push	{r0, r1, lr}
 801f6a0:	4601      	mov	r1, r0
 801f6a2:	ab03      	add	r3, sp, #12
 801f6a4:	4805      	ldr	r0, [pc, #20]	; (801f6bc <fiprintf+0x20>)
 801f6a6:	f853 2b04 	ldr.w	r2, [r3], #4
 801f6aa:	6800      	ldr	r0, [r0, #0]
 801f6ac:	9301      	str	r3, [sp, #4]
 801f6ae:	f000 f83f 	bl	801f730 <_vfiprintf_r>
 801f6b2:	b002      	add	sp, #8
 801f6b4:	f85d eb04 	ldr.w	lr, [sp], #4
 801f6b8:	b003      	add	sp, #12
 801f6ba:	4770      	bx	lr
 801f6bc:	24000158 	.word	0x24000158

0801f6c0 <abort>:
 801f6c0:	b508      	push	{r3, lr}
 801f6c2:	2006      	movs	r0, #6
 801f6c4:	f000 fa0c 	bl	801fae0 <raise>
 801f6c8:	2001      	movs	r0, #1
 801f6ca:	f7e4 fb0d 	bl	8003ce8 <_exit>

0801f6ce <_malloc_usable_size_r>:
 801f6ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801f6d2:	1f18      	subs	r0, r3, #4
 801f6d4:	2b00      	cmp	r3, #0
 801f6d6:	bfbc      	itt	lt
 801f6d8:	580b      	ldrlt	r3, [r1, r0]
 801f6da:	18c0      	addlt	r0, r0, r3
 801f6dc:	4770      	bx	lr

0801f6de <__sfputc_r>:
 801f6de:	6893      	ldr	r3, [r2, #8]
 801f6e0:	3b01      	subs	r3, #1
 801f6e2:	2b00      	cmp	r3, #0
 801f6e4:	b410      	push	{r4}
 801f6e6:	6093      	str	r3, [r2, #8]
 801f6e8:	da08      	bge.n	801f6fc <__sfputc_r+0x1e>
 801f6ea:	6994      	ldr	r4, [r2, #24]
 801f6ec:	42a3      	cmp	r3, r4
 801f6ee:	db01      	blt.n	801f6f4 <__sfputc_r+0x16>
 801f6f0:	290a      	cmp	r1, #10
 801f6f2:	d103      	bne.n	801f6fc <__sfputc_r+0x1e>
 801f6f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 801f6f8:	f000 b934 	b.w	801f964 <__swbuf_r>
 801f6fc:	6813      	ldr	r3, [r2, #0]
 801f6fe:	1c58      	adds	r0, r3, #1
 801f700:	6010      	str	r0, [r2, #0]
 801f702:	7019      	strb	r1, [r3, #0]
 801f704:	4608      	mov	r0, r1
 801f706:	f85d 4b04 	ldr.w	r4, [sp], #4
 801f70a:	4770      	bx	lr

0801f70c <__sfputs_r>:
 801f70c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f70e:	4606      	mov	r6, r0
 801f710:	460f      	mov	r7, r1
 801f712:	4614      	mov	r4, r2
 801f714:	18d5      	adds	r5, r2, r3
 801f716:	42ac      	cmp	r4, r5
 801f718:	d101      	bne.n	801f71e <__sfputs_r+0x12>
 801f71a:	2000      	movs	r0, #0
 801f71c:	e007      	b.n	801f72e <__sfputs_r+0x22>
 801f71e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f722:	463a      	mov	r2, r7
 801f724:	4630      	mov	r0, r6
 801f726:	f7ff ffda 	bl	801f6de <__sfputc_r>
 801f72a:	1c43      	adds	r3, r0, #1
 801f72c:	d1f3      	bne.n	801f716 <__sfputs_r+0xa>
 801f72e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801f730 <_vfiprintf_r>:
 801f730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f734:	460d      	mov	r5, r1
 801f736:	b09d      	sub	sp, #116	; 0x74
 801f738:	4614      	mov	r4, r2
 801f73a:	4698      	mov	r8, r3
 801f73c:	4606      	mov	r6, r0
 801f73e:	b118      	cbz	r0, 801f748 <_vfiprintf_r+0x18>
 801f740:	6a03      	ldr	r3, [r0, #32]
 801f742:	b90b      	cbnz	r3, 801f748 <_vfiprintf_r+0x18>
 801f744:	f7fc fa22 	bl	801bb8c <__sinit>
 801f748:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801f74a:	07d9      	lsls	r1, r3, #31
 801f74c:	d405      	bmi.n	801f75a <_vfiprintf_r+0x2a>
 801f74e:	89ab      	ldrh	r3, [r5, #12]
 801f750:	059a      	lsls	r2, r3, #22
 801f752:	d402      	bmi.n	801f75a <_vfiprintf_r+0x2a>
 801f754:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801f756:	f7fc fb5e 	bl	801be16 <__retarget_lock_acquire_recursive>
 801f75a:	89ab      	ldrh	r3, [r5, #12]
 801f75c:	071b      	lsls	r3, r3, #28
 801f75e:	d501      	bpl.n	801f764 <_vfiprintf_r+0x34>
 801f760:	692b      	ldr	r3, [r5, #16]
 801f762:	b99b      	cbnz	r3, 801f78c <_vfiprintf_r+0x5c>
 801f764:	4629      	mov	r1, r5
 801f766:	4630      	mov	r0, r6
 801f768:	f000 f93a 	bl	801f9e0 <__swsetup_r>
 801f76c:	b170      	cbz	r0, 801f78c <_vfiprintf_r+0x5c>
 801f76e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801f770:	07dc      	lsls	r4, r3, #31
 801f772:	d504      	bpl.n	801f77e <_vfiprintf_r+0x4e>
 801f774:	f04f 30ff 	mov.w	r0, #4294967295
 801f778:	b01d      	add	sp, #116	; 0x74
 801f77a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f77e:	89ab      	ldrh	r3, [r5, #12]
 801f780:	0598      	lsls	r0, r3, #22
 801f782:	d4f7      	bmi.n	801f774 <_vfiprintf_r+0x44>
 801f784:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801f786:	f7fc fb47 	bl	801be18 <__retarget_lock_release_recursive>
 801f78a:	e7f3      	b.n	801f774 <_vfiprintf_r+0x44>
 801f78c:	2300      	movs	r3, #0
 801f78e:	9309      	str	r3, [sp, #36]	; 0x24
 801f790:	2320      	movs	r3, #32
 801f792:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801f796:	f8cd 800c 	str.w	r8, [sp, #12]
 801f79a:	2330      	movs	r3, #48	; 0x30
 801f79c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 801f950 <_vfiprintf_r+0x220>
 801f7a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801f7a4:	f04f 0901 	mov.w	r9, #1
 801f7a8:	4623      	mov	r3, r4
 801f7aa:	469a      	mov	sl, r3
 801f7ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 801f7b0:	b10a      	cbz	r2, 801f7b6 <_vfiprintf_r+0x86>
 801f7b2:	2a25      	cmp	r2, #37	; 0x25
 801f7b4:	d1f9      	bne.n	801f7aa <_vfiprintf_r+0x7a>
 801f7b6:	ebba 0b04 	subs.w	fp, sl, r4
 801f7ba:	d00b      	beq.n	801f7d4 <_vfiprintf_r+0xa4>
 801f7bc:	465b      	mov	r3, fp
 801f7be:	4622      	mov	r2, r4
 801f7c0:	4629      	mov	r1, r5
 801f7c2:	4630      	mov	r0, r6
 801f7c4:	f7ff ffa2 	bl	801f70c <__sfputs_r>
 801f7c8:	3001      	adds	r0, #1
 801f7ca:	f000 80a9 	beq.w	801f920 <_vfiprintf_r+0x1f0>
 801f7ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801f7d0:	445a      	add	r2, fp
 801f7d2:	9209      	str	r2, [sp, #36]	; 0x24
 801f7d4:	f89a 3000 	ldrb.w	r3, [sl]
 801f7d8:	2b00      	cmp	r3, #0
 801f7da:	f000 80a1 	beq.w	801f920 <_vfiprintf_r+0x1f0>
 801f7de:	2300      	movs	r3, #0
 801f7e0:	f04f 32ff 	mov.w	r2, #4294967295
 801f7e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801f7e8:	f10a 0a01 	add.w	sl, sl, #1
 801f7ec:	9304      	str	r3, [sp, #16]
 801f7ee:	9307      	str	r3, [sp, #28]
 801f7f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801f7f4:	931a      	str	r3, [sp, #104]	; 0x68
 801f7f6:	4654      	mov	r4, sl
 801f7f8:	2205      	movs	r2, #5
 801f7fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f7fe:	4854      	ldr	r0, [pc, #336]	; (801f950 <_vfiprintf_r+0x220>)
 801f800:	f7e0 fd96 	bl	8000330 <memchr>
 801f804:	9a04      	ldr	r2, [sp, #16]
 801f806:	b9d8      	cbnz	r0, 801f840 <_vfiprintf_r+0x110>
 801f808:	06d1      	lsls	r1, r2, #27
 801f80a:	bf44      	itt	mi
 801f80c:	2320      	movmi	r3, #32
 801f80e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801f812:	0713      	lsls	r3, r2, #28
 801f814:	bf44      	itt	mi
 801f816:	232b      	movmi	r3, #43	; 0x2b
 801f818:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801f81c:	f89a 3000 	ldrb.w	r3, [sl]
 801f820:	2b2a      	cmp	r3, #42	; 0x2a
 801f822:	d015      	beq.n	801f850 <_vfiprintf_r+0x120>
 801f824:	9a07      	ldr	r2, [sp, #28]
 801f826:	4654      	mov	r4, sl
 801f828:	2000      	movs	r0, #0
 801f82a:	f04f 0c0a 	mov.w	ip, #10
 801f82e:	4621      	mov	r1, r4
 801f830:	f811 3b01 	ldrb.w	r3, [r1], #1
 801f834:	3b30      	subs	r3, #48	; 0x30
 801f836:	2b09      	cmp	r3, #9
 801f838:	d94d      	bls.n	801f8d6 <_vfiprintf_r+0x1a6>
 801f83a:	b1b0      	cbz	r0, 801f86a <_vfiprintf_r+0x13a>
 801f83c:	9207      	str	r2, [sp, #28]
 801f83e:	e014      	b.n	801f86a <_vfiprintf_r+0x13a>
 801f840:	eba0 0308 	sub.w	r3, r0, r8
 801f844:	fa09 f303 	lsl.w	r3, r9, r3
 801f848:	4313      	orrs	r3, r2
 801f84a:	9304      	str	r3, [sp, #16]
 801f84c:	46a2      	mov	sl, r4
 801f84e:	e7d2      	b.n	801f7f6 <_vfiprintf_r+0xc6>
 801f850:	9b03      	ldr	r3, [sp, #12]
 801f852:	1d19      	adds	r1, r3, #4
 801f854:	681b      	ldr	r3, [r3, #0]
 801f856:	9103      	str	r1, [sp, #12]
 801f858:	2b00      	cmp	r3, #0
 801f85a:	bfbb      	ittet	lt
 801f85c:	425b      	neglt	r3, r3
 801f85e:	f042 0202 	orrlt.w	r2, r2, #2
 801f862:	9307      	strge	r3, [sp, #28]
 801f864:	9307      	strlt	r3, [sp, #28]
 801f866:	bfb8      	it	lt
 801f868:	9204      	strlt	r2, [sp, #16]
 801f86a:	7823      	ldrb	r3, [r4, #0]
 801f86c:	2b2e      	cmp	r3, #46	; 0x2e
 801f86e:	d10c      	bne.n	801f88a <_vfiprintf_r+0x15a>
 801f870:	7863      	ldrb	r3, [r4, #1]
 801f872:	2b2a      	cmp	r3, #42	; 0x2a
 801f874:	d134      	bne.n	801f8e0 <_vfiprintf_r+0x1b0>
 801f876:	9b03      	ldr	r3, [sp, #12]
 801f878:	1d1a      	adds	r2, r3, #4
 801f87a:	681b      	ldr	r3, [r3, #0]
 801f87c:	9203      	str	r2, [sp, #12]
 801f87e:	2b00      	cmp	r3, #0
 801f880:	bfb8      	it	lt
 801f882:	f04f 33ff 	movlt.w	r3, #4294967295
 801f886:	3402      	adds	r4, #2
 801f888:	9305      	str	r3, [sp, #20]
 801f88a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 801f960 <_vfiprintf_r+0x230>
 801f88e:	7821      	ldrb	r1, [r4, #0]
 801f890:	2203      	movs	r2, #3
 801f892:	4650      	mov	r0, sl
 801f894:	f7e0 fd4c 	bl	8000330 <memchr>
 801f898:	b138      	cbz	r0, 801f8aa <_vfiprintf_r+0x17a>
 801f89a:	9b04      	ldr	r3, [sp, #16]
 801f89c:	eba0 000a 	sub.w	r0, r0, sl
 801f8a0:	2240      	movs	r2, #64	; 0x40
 801f8a2:	4082      	lsls	r2, r0
 801f8a4:	4313      	orrs	r3, r2
 801f8a6:	3401      	adds	r4, #1
 801f8a8:	9304      	str	r3, [sp, #16]
 801f8aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f8ae:	4829      	ldr	r0, [pc, #164]	; (801f954 <_vfiprintf_r+0x224>)
 801f8b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801f8b4:	2206      	movs	r2, #6
 801f8b6:	f7e0 fd3b 	bl	8000330 <memchr>
 801f8ba:	2800      	cmp	r0, #0
 801f8bc:	d03f      	beq.n	801f93e <_vfiprintf_r+0x20e>
 801f8be:	4b26      	ldr	r3, [pc, #152]	; (801f958 <_vfiprintf_r+0x228>)
 801f8c0:	bb1b      	cbnz	r3, 801f90a <_vfiprintf_r+0x1da>
 801f8c2:	9b03      	ldr	r3, [sp, #12]
 801f8c4:	3307      	adds	r3, #7
 801f8c6:	f023 0307 	bic.w	r3, r3, #7
 801f8ca:	3308      	adds	r3, #8
 801f8cc:	9303      	str	r3, [sp, #12]
 801f8ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801f8d0:	443b      	add	r3, r7
 801f8d2:	9309      	str	r3, [sp, #36]	; 0x24
 801f8d4:	e768      	b.n	801f7a8 <_vfiprintf_r+0x78>
 801f8d6:	fb0c 3202 	mla	r2, ip, r2, r3
 801f8da:	460c      	mov	r4, r1
 801f8dc:	2001      	movs	r0, #1
 801f8de:	e7a6      	b.n	801f82e <_vfiprintf_r+0xfe>
 801f8e0:	2300      	movs	r3, #0
 801f8e2:	3401      	adds	r4, #1
 801f8e4:	9305      	str	r3, [sp, #20]
 801f8e6:	4619      	mov	r1, r3
 801f8e8:	f04f 0c0a 	mov.w	ip, #10
 801f8ec:	4620      	mov	r0, r4
 801f8ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 801f8f2:	3a30      	subs	r2, #48	; 0x30
 801f8f4:	2a09      	cmp	r2, #9
 801f8f6:	d903      	bls.n	801f900 <_vfiprintf_r+0x1d0>
 801f8f8:	2b00      	cmp	r3, #0
 801f8fa:	d0c6      	beq.n	801f88a <_vfiprintf_r+0x15a>
 801f8fc:	9105      	str	r1, [sp, #20]
 801f8fe:	e7c4      	b.n	801f88a <_vfiprintf_r+0x15a>
 801f900:	fb0c 2101 	mla	r1, ip, r1, r2
 801f904:	4604      	mov	r4, r0
 801f906:	2301      	movs	r3, #1
 801f908:	e7f0      	b.n	801f8ec <_vfiprintf_r+0x1bc>
 801f90a:	ab03      	add	r3, sp, #12
 801f90c:	9300      	str	r3, [sp, #0]
 801f90e:	462a      	mov	r2, r5
 801f910:	4b12      	ldr	r3, [pc, #72]	; (801f95c <_vfiprintf_r+0x22c>)
 801f912:	a904      	add	r1, sp, #16
 801f914:	4630      	mov	r0, r6
 801f916:	f7fb faff 	bl	801af18 <_printf_float>
 801f91a:	4607      	mov	r7, r0
 801f91c:	1c78      	adds	r0, r7, #1
 801f91e:	d1d6      	bne.n	801f8ce <_vfiprintf_r+0x19e>
 801f920:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801f922:	07d9      	lsls	r1, r3, #31
 801f924:	d405      	bmi.n	801f932 <_vfiprintf_r+0x202>
 801f926:	89ab      	ldrh	r3, [r5, #12]
 801f928:	059a      	lsls	r2, r3, #22
 801f92a:	d402      	bmi.n	801f932 <_vfiprintf_r+0x202>
 801f92c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801f92e:	f7fc fa73 	bl	801be18 <__retarget_lock_release_recursive>
 801f932:	89ab      	ldrh	r3, [r5, #12]
 801f934:	065b      	lsls	r3, r3, #25
 801f936:	f53f af1d 	bmi.w	801f774 <_vfiprintf_r+0x44>
 801f93a:	9809      	ldr	r0, [sp, #36]	; 0x24
 801f93c:	e71c      	b.n	801f778 <_vfiprintf_r+0x48>
 801f93e:	ab03      	add	r3, sp, #12
 801f940:	9300      	str	r3, [sp, #0]
 801f942:	462a      	mov	r2, r5
 801f944:	4b05      	ldr	r3, [pc, #20]	; (801f95c <_vfiprintf_r+0x22c>)
 801f946:	a904      	add	r1, sp, #16
 801f948:	4630      	mov	r0, r6
 801f94a:	f7fb fd6d 	bl	801b428 <_printf_i>
 801f94e:	e7e4      	b.n	801f91a <_vfiprintf_r+0x1ea>
 801f950:	080206e9 	.word	0x080206e9
 801f954:	080206f3 	.word	0x080206f3
 801f958:	0801af19 	.word	0x0801af19
 801f95c:	0801f70d 	.word	0x0801f70d
 801f960:	080206ef 	.word	0x080206ef

0801f964 <__swbuf_r>:
 801f964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f966:	460e      	mov	r6, r1
 801f968:	4614      	mov	r4, r2
 801f96a:	4605      	mov	r5, r0
 801f96c:	b118      	cbz	r0, 801f976 <__swbuf_r+0x12>
 801f96e:	6a03      	ldr	r3, [r0, #32]
 801f970:	b90b      	cbnz	r3, 801f976 <__swbuf_r+0x12>
 801f972:	f7fc f90b 	bl	801bb8c <__sinit>
 801f976:	69a3      	ldr	r3, [r4, #24]
 801f978:	60a3      	str	r3, [r4, #8]
 801f97a:	89a3      	ldrh	r3, [r4, #12]
 801f97c:	071a      	lsls	r2, r3, #28
 801f97e:	d525      	bpl.n	801f9cc <__swbuf_r+0x68>
 801f980:	6923      	ldr	r3, [r4, #16]
 801f982:	b31b      	cbz	r3, 801f9cc <__swbuf_r+0x68>
 801f984:	6823      	ldr	r3, [r4, #0]
 801f986:	6922      	ldr	r2, [r4, #16]
 801f988:	1a98      	subs	r0, r3, r2
 801f98a:	6963      	ldr	r3, [r4, #20]
 801f98c:	b2f6      	uxtb	r6, r6
 801f98e:	4283      	cmp	r3, r0
 801f990:	4637      	mov	r7, r6
 801f992:	dc04      	bgt.n	801f99e <__swbuf_r+0x3a>
 801f994:	4621      	mov	r1, r4
 801f996:	4628      	mov	r0, r5
 801f998:	f7ff f950 	bl	801ec3c <_fflush_r>
 801f99c:	b9e0      	cbnz	r0, 801f9d8 <__swbuf_r+0x74>
 801f99e:	68a3      	ldr	r3, [r4, #8]
 801f9a0:	3b01      	subs	r3, #1
 801f9a2:	60a3      	str	r3, [r4, #8]
 801f9a4:	6823      	ldr	r3, [r4, #0]
 801f9a6:	1c5a      	adds	r2, r3, #1
 801f9a8:	6022      	str	r2, [r4, #0]
 801f9aa:	701e      	strb	r6, [r3, #0]
 801f9ac:	6962      	ldr	r2, [r4, #20]
 801f9ae:	1c43      	adds	r3, r0, #1
 801f9b0:	429a      	cmp	r2, r3
 801f9b2:	d004      	beq.n	801f9be <__swbuf_r+0x5a>
 801f9b4:	89a3      	ldrh	r3, [r4, #12]
 801f9b6:	07db      	lsls	r3, r3, #31
 801f9b8:	d506      	bpl.n	801f9c8 <__swbuf_r+0x64>
 801f9ba:	2e0a      	cmp	r6, #10
 801f9bc:	d104      	bne.n	801f9c8 <__swbuf_r+0x64>
 801f9be:	4621      	mov	r1, r4
 801f9c0:	4628      	mov	r0, r5
 801f9c2:	f7ff f93b 	bl	801ec3c <_fflush_r>
 801f9c6:	b938      	cbnz	r0, 801f9d8 <__swbuf_r+0x74>
 801f9c8:	4638      	mov	r0, r7
 801f9ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f9cc:	4621      	mov	r1, r4
 801f9ce:	4628      	mov	r0, r5
 801f9d0:	f000 f806 	bl	801f9e0 <__swsetup_r>
 801f9d4:	2800      	cmp	r0, #0
 801f9d6:	d0d5      	beq.n	801f984 <__swbuf_r+0x20>
 801f9d8:	f04f 37ff 	mov.w	r7, #4294967295
 801f9dc:	e7f4      	b.n	801f9c8 <__swbuf_r+0x64>
	...

0801f9e0 <__swsetup_r>:
 801f9e0:	b538      	push	{r3, r4, r5, lr}
 801f9e2:	4b2a      	ldr	r3, [pc, #168]	; (801fa8c <__swsetup_r+0xac>)
 801f9e4:	4605      	mov	r5, r0
 801f9e6:	6818      	ldr	r0, [r3, #0]
 801f9e8:	460c      	mov	r4, r1
 801f9ea:	b118      	cbz	r0, 801f9f4 <__swsetup_r+0x14>
 801f9ec:	6a03      	ldr	r3, [r0, #32]
 801f9ee:	b90b      	cbnz	r3, 801f9f4 <__swsetup_r+0x14>
 801f9f0:	f7fc f8cc 	bl	801bb8c <__sinit>
 801f9f4:	89a3      	ldrh	r3, [r4, #12]
 801f9f6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801f9fa:	0718      	lsls	r0, r3, #28
 801f9fc:	d422      	bmi.n	801fa44 <__swsetup_r+0x64>
 801f9fe:	06d9      	lsls	r1, r3, #27
 801fa00:	d407      	bmi.n	801fa12 <__swsetup_r+0x32>
 801fa02:	2309      	movs	r3, #9
 801fa04:	602b      	str	r3, [r5, #0]
 801fa06:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801fa0a:	81a3      	strh	r3, [r4, #12]
 801fa0c:	f04f 30ff 	mov.w	r0, #4294967295
 801fa10:	e034      	b.n	801fa7c <__swsetup_r+0x9c>
 801fa12:	0758      	lsls	r0, r3, #29
 801fa14:	d512      	bpl.n	801fa3c <__swsetup_r+0x5c>
 801fa16:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801fa18:	b141      	cbz	r1, 801fa2c <__swsetup_r+0x4c>
 801fa1a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801fa1e:	4299      	cmp	r1, r3
 801fa20:	d002      	beq.n	801fa28 <__swsetup_r+0x48>
 801fa22:	4628      	mov	r0, r5
 801fa24:	f7fd f80c 	bl	801ca40 <_free_r>
 801fa28:	2300      	movs	r3, #0
 801fa2a:	6363      	str	r3, [r4, #52]	; 0x34
 801fa2c:	89a3      	ldrh	r3, [r4, #12]
 801fa2e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801fa32:	81a3      	strh	r3, [r4, #12]
 801fa34:	2300      	movs	r3, #0
 801fa36:	6063      	str	r3, [r4, #4]
 801fa38:	6923      	ldr	r3, [r4, #16]
 801fa3a:	6023      	str	r3, [r4, #0]
 801fa3c:	89a3      	ldrh	r3, [r4, #12]
 801fa3e:	f043 0308 	orr.w	r3, r3, #8
 801fa42:	81a3      	strh	r3, [r4, #12]
 801fa44:	6923      	ldr	r3, [r4, #16]
 801fa46:	b94b      	cbnz	r3, 801fa5c <__swsetup_r+0x7c>
 801fa48:	89a3      	ldrh	r3, [r4, #12]
 801fa4a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801fa4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801fa52:	d003      	beq.n	801fa5c <__swsetup_r+0x7c>
 801fa54:	4621      	mov	r1, r4
 801fa56:	4628      	mov	r0, r5
 801fa58:	f000 f884 	bl	801fb64 <__smakebuf_r>
 801fa5c:	89a0      	ldrh	r0, [r4, #12]
 801fa5e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801fa62:	f010 0301 	ands.w	r3, r0, #1
 801fa66:	d00a      	beq.n	801fa7e <__swsetup_r+0x9e>
 801fa68:	2300      	movs	r3, #0
 801fa6a:	60a3      	str	r3, [r4, #8]
 801fa6c:	6963      	ldr	r3, [r4, #20]
 801fa6e:	425b      	negs	r3, r3
 801fa70:	61a3      	str	r3, [r4, #24]
 801fa72:	6923      	ldr	r3, [r4, #16]
 801fa74:	b943      	cbnz	r3, 801fa88 <__swsetup_r+0xa8>
 801fa76:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801fa7a:	d1c4      	bne.n	801fa06 <__swsetup_r+0x26>
 801fa7c:	bd38      	pop	{r3, r4, r5, pc}
 801fa7e:	0781      	lsls	r1, r0, #30
 801fa80:	bf58      	it	pl
 801fa82:	6963      	ldrpl	r3, [r4, #20]
 801fa84:	60a3      	str	r3, [r4, #8]
 801fa86:	e7f4      	b.n	801fa72 <__swsetup_r+0x92>
 801fa88:	2000      	movs	r0, #0
 801fa8a:	e7f7      	b.n	801fa7c <__swsetup_r+0x9c>
 801fa8c:	24000158 	.word	0x24000158

0801fa90 <_raise_r>:
 801fa90:	291f      	cmp	r1, #31
 801fa92:	b538      	push	{r3, r4, r5, lr}
 801fa94:	4604      	mov	r4, r0
 801fa96:	460d      	mov	r5, r1
 801fa98:	d904      	bls.n	801faa4 <_raise_r+0x14>
 801fa9a:	2316      	movs	r3, #22
 801fa9c:	6003      	str	r3, [r0, #0]
 801fa9e:	f04f 30ff 	mov.w	r0, #4294967295
 801faa2:	bd38      	pop	{r3, r4, r5, pc}
 801faa4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801faa6:	b112      	cbz	r2, 801faae <_raise_r+0x1e>
 801faa8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801faac:	b94b      	cbnz	r3, 801fac2 <_raise_r+0x32>
 801faae:	4620      	mov	r0, r4
 801fab0:	f000 f830 	bl	801fb14 <_getpid_r>
 801fab4:	462a      	mov	r2, r5
 801fab6:	4601      	mov	r1, r0
 801fab8:	4620      	mov	r0, r4
 801faba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801fabe:	f000 b817 	b.w	801faf0 <_kill_r>
 801fac2:	2b01      	cmp	r3, #1
 801fac4:	d00a      	beq.n	801fadc <_raise_r+0x4c>
 801fac6:	1c59      	adds	r1, r3, #1
 801fac8:	d103      	bne.n	801fad2 <_raise_r+0x42>
 801faca:	2316      	movs	r3, #22
 801facc:	6003      	str	r3, [r0, #0]
 801face:	2001      	movs	r0, #1
 801fad0:	e7e7      	b.n	801faa2 <_raise_r+0x12>
 801fad2:	2400      	movs	r4, #0
 801fad4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801fad8:	4628      	mov	r0, r5
 801fada:	4798      	blx	r3
 801fadc:	2000      	movs	r0, #0
 801fade:	e7e0      	b.n	801faa2 <_raise_r+0x12>

0801fae0 <raise>:
 801fae0:	4b02      	ldr	r3, [pc, #8]	; (801faec <raise+0xc>)
 801fae2:	4601      	mov	r1, r0
 801fae4:	6818      	ldr	r0, [r3, #0]
 801fae6:	f7ff bfd3 	b.w	801fa90 <_raise_r>
 801faea:	bf00      	nop
 801faec:	24000158 	.word	0x24000158

0801faf0 <_kill_r>:
 801faf0:	b538      	push	{r3, r4, r5, lr}
 801faf2:	4d07      	ldr	r5, [pc, #28]	; (801fb10 <_kill_r+0x20>)
 801faf4:	2300      	movs	r3, #0
 801faf6:	4604      	mov	r4, r0
 801faf8:	4608      	mov	r0, r1
 801fafa:	4611      	mov	r1, r2
 801fafc:	602b      	str	r3, [r5, #0]
 801fafe:	f7e4 f8e3 	bl	8003cc8 <_kill>
 801fb02:	1c43      	adds	r3, r0, #1
 801fb04:	d102      	bne.n	801fb0c <_kill_r+0x1c>
 801fb06:	682b      	ldr	r3, [r5, #0]
 801fb08:	b103      	cbz	r3, 801fb0c <_kill_r+0x1c>
 801fb0a:	6023      	str	r3, [r4, #0]
 801fb0c:	bd38      	pop	{r3, r4, r5, pc}
 801fb0e:	bf00      	nop
 801fb10:	24003620 	.word	0x24003620

0801fb14 <_getpid_r>:
 801fb14:	f7e4 b8d0 	b.w	8003cb8 <_getpid>

0801fb18 <__swhatbuf_r>:
 801fb18:	b570      	push	{r4, r5, r6, lr}
 801fb1a:	460c      	mov	r4, r1
 801fb1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801fb20:	2900      	cmp	r1, #0
 801fb22:	b096      	sub	sp, #88	; 0x58
 801fb24:	4615      	mov	r5, r2
 801fb26:	461e      	mov	r6, r3
 801fb28:	da0d      	bge.n	801fb46 <__swhatbuf_r+0x2e>
 801fb2a:	89a3      	ldrh	r3, [r4, #12]
 801fb2c:	f013 0f80 	tst.w	r3, #128	; 0x80
 801fb30:	f04f 0100 	mov.w	r1, #0
 801fb34:	bf0c      	ite	eq
 801fb36:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 801fb3a:	2340      	movne	r3, #64	; 0x40
 801fb3c:	2000      	movs	r0, #0
 801fb3e:	6031      	str	r1, [r6, #0]
 801fb40:	602b      	str	r3, [r5, #0]
 801fb42:	b016      	add	sp, #88	; 0x58
 801fb44:	bd70      	pop	{r4, r5, r6, pc}
 801fb46:	466a      	mov	r2, sp
 801fb48:	f000 f848 	bl	801fbdc <_fstat_r>
 801fb4c:	2800      	cmp	r0, #0
 801fb4e:	dbec      	blt.n	801fb2a <__swhatbuf_r+0x12>
 801fb50:	9901      	ldr	r1, [sp, #4]
 801fb52:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801fb56:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 801fb5a:	4259      	negs	r1, r3
 801fb5c:	4159      	adcs	r1, r3
 801fb5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801fb62:	e7eb      	b.n	801fb3c <__swhatbuf_r+0x24>

0801fb64 <__smakebuf_r>:
 801fb64:	898b      	ldrh	r3, [r1, #12]
 801fb66:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801fb68:	079d      	lsls	r5, r3, #30
 801fb6a:	4606      	mov	r6, r0
 801fb6c:	460c      	mov	r4, r1
 801fb6e:	d507      	bpl.n	801fb80 <__smakebuf_r+0x1c>
 801fb70:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801fb74:	6023      	str	r3, [r4, #0]
 801fb76:	6123      	str	r3, [r4, #16]
 801fb78:	2301      	movs	r3, #1
 801fb7a:	6163      	str	r3, [r4, #20]
 801fb7c:	b002      	add	sp, #8
 801fb7e:	bd70      	pop	{r4, r5, r6, pc}
 801fb80:	ab01      	add	r3, sp, #4
 801fb82:	466a      	mov	r2, sp
 801fb84:	f7ff ffc8 	bl	801fb18 <__swhatbuf_r>
 801fb88:	9900      	ldr	r1, [sp, #0]
 801fb8a:	4605      	mov	r5, r0
 801fb8c:	4630      	mov	r0, r6
 801fb8e:	f7fc ffcb 	bl	801cb28 <_malloc_r>
 801fb92:	b948      	cbnz	r0, 801fba8 <__smakebuf_r+0x44>
 801fb94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801fb98:	059a      	lsls	r2, r3, #22
 801fb9a:	d4ef      	bmi.n	801fb7c <__smakebuf_r+0x18>
 801fb9c:	f023 0303 	bic.w	r3, r3, #3
 801fba0:	f043 0302 	orr.w	r3, r3, #2
 801fba4:	81a3      	strh	r3, [r4, #12]
 801fba6:	e7e3      	b.n	801fb70 <__smakebuf_r+0xc>
 801fba8:	89a3      	ldrh	r3, [r4, #12]
 801fbaa:	6020      	str	r0, [r4, #0]
 801fbac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801fbb0:	81a3      	strh	r3, [r4, #12]
 801fbb2:	9b00      	ldr	r3, [sp, #0]
 801fbb4:	6163      	str	r3, [r4, #20]
 801fbb6:	9b01      	ldr	r3, [sp, #4]
 801fbb8:	6120      	str	r0, [r4, #16]
 801fbba:	b15b      	cbz	r3, 801fbd4 <__smakebuf_r+0x70>
 801fbbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801fbc0:	4630      	mov	r0, r6
 801fbc2:	f000 f81d 	bl	801fc00 <_isatty_r>
 801fbc6:	b128      	cbz	r0, 801fbd4 <__smakebuf_r+0x70>
 801fbc8:	89a3      	ldrh	r3, [r4, #12]
 801fbca:	f023 0303 	bic.w	r3, r3, #3
 801fbce:	f043 0301 	orr.w	r3, r3, #1
 801fbd2:	81a3      	strh	r3, [r4, #12]
 801fbd4:	89a3      	ldrh	r3, [r4, #12]
 801fbd6:	431d      	orrs	r5, r3
 801fbd8:	81a5      	strh	r5, [r4, #12]
 801fbda:	e7cf      	b.n	801fb7c <__smakebuf_r+0x18>

0801fbdc <_fstat_r>:
 801fbdc:	b538      	push	{r3, r4, r5, lr}
 801fbde:	4d07      	ldr	r5, [pc, #28]	; (801fbfc <_fstat_r+0x20>)
 801fbe0:	2300      	movs	r3, #0
 801fbe2:	4604      	mov	r4, r0
 801fbe4:	4608      	mov	r0, r1
 801fbe6:	4611      	mov	r1, r2
 801fbe8:	602b      	str	r3, [r5, #0]
 801fbea:	f7e4 f8cc 	bl	8003d86 <_fstat>
 801fbee:	1c43      	adds	r3, r0, #1
 801fbf0:	d102      	bne.n	801fbf8 <_fstat_r+0x1c>
 801fbf2:	682b      	ldr	r3, [r5, #0]
 801fbf4:	b103      	cbz	r3, 801fbf8 <_fstat_r+0x1c>
 801fbf6:	6023      	str	r3, [r4, #0]
 801fbf8:	bd38      	pop	{r3, r4, r5, pc}
 801fbfa:	bf00      	nop
 801fbfc:	24003620 	.word	0x24003620

0801fc00 <_isatty_r>:
 801fc00:	b538      	push	{r3, r4, r5, lr}
 801fc02:	4d06      	ldr	r5, [pc, #24]	; (801fc1c <_isatty_r+0x1c>)
 801fc04:	2300      	movs	r3, #0
 801fc06:	4604      	mov	r4, r0
 801fc08:	4608      	mov	r0, r1
 801fc0a:	602b      	str	r3, [r5, #0]
 801fc0c:	f7e4 f8cb 	bl	8003da6 <_isatty>
 801fc10:	1c43      	adds	r3, r0, #1
 801fc12:	d102      	bne.n	801fc1a <_isatty_r+0x1a>
 801fc14:	682b      	ldr	r3, [r5, #0]
 801fc16:	b103      	cbz	r3, 801fc1a <_isatty_r+0x1a>
 801fc18:	6023      	str	r3, [r4, #0]
 801fc1a:	bd38      	pop	{r3, r4, r5, pc}
 801fc1c:	24003620 	.word	0x24003620

0801fc20 <_init>:
 801fc20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fc22:	bf00      	nop
 801fc24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801fc26:	bc08      	pop	{r3}
 801fc28:	469e      	mov	lr, r3
 801fc2a:	4770      	bx	lr

0801fc2c <_fini>:
 801fc2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801fc2e:	bf00      	nop
 801fc30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801fc32:	bc08      	pop	{r3}
 801fc34:	469e      	mov	lr, r3
 801fc36:	4770      	bx	lr
