#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002531a162640 .scope module, "ARMLEGvtf" "ARMLEGvtf" 2 6;
 .timescale -9 -12;
v000002531a1c24b0_0 .net "CLOCK", 0 0, v000002531a1c1ab0_0;  1 drivers
v000002531a1c1830_0 .var "RESET", 0 0;
S_000002531a0bd5c0 .scope module, "ARMLEGv8" "ARMLEG" 2 12, 3 28 0, S_000002531a162640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 1 "RESET";
L_000002531a133d60 .functor AND 1, v000002531a1b8d80_0, v000002531a1b9c80_0, C4<1>, C4<1>;
v000002531a1c0c20_0 .net "ALUmux", 63 0, v000002531a1b9820_0;  1 drivers
v000002531a1bfdc0_0 .net "ALUop", 1 0, v000002531a1bb1f0_0;  1 drivers
v000002531a1c0400_0 .net "ALUoperation", 3 0, v000002531a1b9140_0;  1 drivers
v000002531a1c0a40_0 .net "ALUresult", 63 0, v000002531a13d650_0;  1 drivers
v000002531a1c0cc0_0 .net "ALUsrc", 0 0, v000002531a1ba9d0_0;  1 drivers
v000002531a1c0ae0_0 .net "CLOCK", 0 0, v000002531a1c1ab0_0;  alias, 1 drivers
v000002531a1c0d60_0 .net "CPUInstruction", 31 0, v000002531a1bdac0_0;  1 drivers
v000002531a1bf320_0 .net "ControlUnitMUXout", 10 0, v000002531a1ba7f0_0;  1 drivers
v000002531a1bf1e0_0 .net "ControlWire", 0 0, v000002531a1bde80_0;  1 drivers
v000002531a1c0180_0 .net "EXMEM_ALUzero", 0 0, v000002531a1b9c80_0;  1 drivers
v000002531a1bfbe0_0 .net "EXMEM_InputAddress", 63 0, v000002531a1b9280_0;  1 drivers
v000002531a1bfc80_0 .net "EXMEM_InputData", 63 0, v000002531a1b9b40_0;  1 drivers
v000002531a1c0e00_0 .net "EXMEM_MemRead", 0 0, v000002531a1b8380_0;  1 drivers
v000002531a1bfd20_0 .net "EXMEM_MemToReg", 0 0, v000002531a1b95a0_0;  1 drivers
v000002531a1bf640_0 .net "EXMEM_MemWrite", 0 0, v000002531a1b9460_0;  1 drivers
v000002531a1bf6e0_0 .net "EXMEM_RegWrite", 0 0, v000002531a1b91e0_0;  1 drivers
v000002531a1c0ea0_0 .net "EXMEM_WriteReg", 4 0, v000002531a1b8a60_0;  1 drivers
v000002531a1c0680_0 .net "EXMEM_isBranch", 0 0, v000002531a1b8d80_0;  1 drivers
v000002531a1c0220_0 .net "EXMEM_shiftedprogramCounter_out", 63 0, v000002531a1b93c0_0;  1 drivers
v000002531a1c0f40_0 .net "ForwardA", 1 0, v000002531a1bce40_0;  1 drivers
v000002531a1c0360_0 .net "ForwardB", 1 0, v000002531a1bd480_0;  1 drivers
v000002531a1c04a0_0 .net "ForwardingUnitALUMUXoutA", 63 0, v000002531a1bc6c0_0;  1 drivers
v000002531a1c0540_0 .net "ForwardingUnitALUMUXoutB", 63 0, v000002531a1bc800_0;  1 drivers
v000002531a1bfe60_0 .net "IDEX_ALUcontrol", 10 0, v000002531a1b8240_0;  1 drivers
v000002531a1bf0a0_0 .net "IDEX_ALUop", 1 0, v000002531a1b8100_0;  1 drivers
v000002531a1bff00_0 .net "IDEX_ALUsrc", 0 0, v000002531a1b8f60_0;  1 drivers
v000002531a1c05e0_0 .net "IDEX_MemRead", 0 0, v000002531a1b87e0_0;  1 drivers
v000002531a1bf780_0 .net "IDEX_MemToReg", 0 0, v000002531a1b8880_0;  1 drivers
v000002531a1bffa0_0 .net "IDEX_MemWrite", 0 0, v000002531a1b98c0_0;  1 drivers
v000002531a1c0040_0 .net "IDEX_ProgramCounter", 63 0, v000002531a1b9960_0;  1 drivers
v000002531a1c0720_0 .net "IDEX_RegData1", 63 0, v000002531a1b8b00_0;  1 drivers
v000002531a1c00e0_0 .net "IDEX_RegData2", 63 0, v000002531a1b8ce0_0;  1 drivers
v000002531a1c07c0_0 .net "IDEX_RegWrite", 0 0, v000002531a1bb510_0;  1 drivers
v000002531a1bf3c0_0 .net "IDEX_RegisterRm", 4 0, v000002531a1bae30_0;  1 drivers
v000002531a1bf140_0 .net "IDEX_RegisterRn", 4 0, v000002531a1baf70_0;  1 drivers
v000002531a1bf280_0 .net "IDEX_SignExtend", 63 0, v000002531a1bb010_0;  1 drivers
v000002531a1bf460_0 .net "IDEX_WriteReg", 4 0, v000002531a1bb0b0_0;  1 drivers
v000002531a1c1e70_0 .net "IDEX_isBranch", 0 0, v000002531a1b9500_0;  1 drivers
v000002531a1c1dd0_0 .net "IFID_CPUInstruction", 31 0, v000002531a1bacf0_0;  1 drivers
v000002531a1c2c30_0 .net "IFID_ProgramCounter", 63 0, v000002531a1bb290_0;  1 drivers
v000002531a1c1bf0_0 .net "IFID_Write", 0 0, v000002531a1bcd00_0;  1 drivers
v000002531a1c2190_0 .net "MEMWB_Address", 63 0, v000002531a1ba430_0;  1 drivers
v000002531a1c2550_0 .net "MEMWB_MemToReg", 0 0, v000002531a1bb150_0;  1 drivers
v000002531a1c2410_0 .net "MEMWB_ReadData", 63 0, v000002531a1bb5b0_0;  1 drivers
v000002531a1c1150_0 .net "MEMWB_RegWrite", 0 0, v000002531a1ba2f0_0;  1 drivers
v000002531a1c2370_0 .net "MEMWB_WriteAddress", 4 0, v000002531a1babb0_0;  1 drivers
v000002531a1c2cd0_0 .net "PCWire", 0 0, v000002531a1bd160_0;  1 drivers
v000002531a1c15b0_0 .net "RESET", 0 0, v000002531a1c1830_0;  1 drivers
v000002531a1c2230_0 .net "adderResult", 63 0, v000002531a1bdde0_0;  1 drivers
v000002531a1c2d70_0 .net "branch", 0 0, v000002531a1bbb50_0;  1 drivers
v000002531a1c2910_0 .net "branchAddress", 63 0, v000002531a1ba610_0;  1 drivers
v000002531a1c1f10_0 .net "dataMemoryMUXresult", 63 0, v000002531a1bd520_0;  1 drivers
v000002531a1c1fb0_0 .net "memRead", 0 0, v000002531a1ba570_0;  1 drivers
v000002531a1c25f0_0 .net "memToReg", 0 0, v000002531a1bbc90_0;  1 drivers
v000002531a1c29b0_0 .net "memWrite", 0 0, v000002531a1bb330_0;  1 drivers
v000002531a1c2050_0 .net "programCounter_in", 63 0, v000002531a1bc9e0_0;  1 drivers
v000002531a1c1790_0 .net "programCounter_out", 63 0, v000002531a1bc3a0_0;  1 drivers
v000002531a1c20f0_0 .net "readData", 63 0, v000002531a1bd3e0_0;  1 drivers
v000002531a1c2690_0 .net "reg2Loc", 0 0, v000002531a1bb3d0_0;  1 drivers
v000002531a1c2a50_0 .net "regData1", 63 0, v000002531a1c0b80_0;  1 drivers
v000002531a1c1470_0 .net "regData2", 63 0, v000002531a1bfb40_0;  1 drivers
v000002531a1c1c90_0 .net "regMUX", 4 0, v000002531a1bcbc0_0;  1 drivers
v000002531a1c2730_0 .net "regWrite", 0 0, v000002531a1bbdd0_0;  1 drivers
v000002531a1c16f0_0 .net "shiftedResult", 63 0, v000002531a1bf820_0;  1 drivers
v000002531a1c2e10_0 .net "signExtendedResult", 63 0, v000002531a1c02c0_0;  1 drivers
v000002531a1c22d0_0 .net "zeroFlag", 0 0, v000002531a1b9dc0_0;  1 drivers
L_000002531a1c1b50 .part v000002531a1bacf0_0, 16, 5;
L_000002531a1c1650 .part v000002531a1bacf0_0, 5, 5;
L_000002531a1c1a10 .part v000002531a1bacf0_0, 21, 11;
L_000002531a1c1970 .part v000002531a1bacf0_0, 16, 5;
L_000002531a1c1d30 .part v000002531a1bacf0_0, 0, 5;
L_000002531a1c27d0 .part v000002531a1bacf0_0, 5, 5;
L_000002531a1c18d0 .part v000002531a1bacf0_0, 21, 11;
L_000002531a1c2870 .part v000002531a1bacf0_0, 16, 5;
L_000002531a1c2af0 .part v000002531a1bacf0_0, 5, 5;
L_000002531a1c2eb0 .part v000002531a1bacf0_0, 0, 5;
S_000002531a0bd750 .scope module, "ALU" "ALU" 3 160, 4 1 0, S_000002531a0bd5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 4 "control";
    .port_info 3 /OUTPUT 64 "result";
    .port_info 4 /OUTPUT 1 "zeroFlag";
v000002531a13d330_0 .net "A", 63 0, v000002531a1bc6c0_0;  alias, 1 drivers
v000002531a13d510_0 .net "B", 63 0, v000002531a1b9820_0;  alias, 1 drivers
v000002531a13d5b0_0 .net "control", 3 0, v000002531a1b9140_0;  alias, 1 drivers
v000002531a13d650_0 .var "result", 63 0;
v000002531a1b9dc0_0 .var "zeroFlag", 0 0;
E_000002531a1443a0 .event anyedge, v000002531a13d5b0_0, v000002531a13d330_0, v000002531a13d510_0, v000002531a13d650_0;
S_000002531a0c4d30 .scope module, "ALUMUX" "ALUMux" 3 158, 5 1 0, S_000002531a0bd5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "registerData";
    .port_info 1 /INPUT 64 "signExtendedData";
    .port_info 2 /INPUT 1 "ALUsrc";
    .port_info 3 /OUTPUT 64 "ALUMUXout";
v000002531a1b9820_0 .var "ALUMUXout", 63 0;
v000002531a1b82e0_0 .net "ALUsrc", 0 0, v000002531a1b8f60_0;  alias, 1 drivers
v000002531a1b81a0_0 .net "registerData", 63 0, v000002531a1bc800_0;  alias, 1 drivers
v000002531a1b8560_0 .net "signExtendedData", 63 0, v000002531a1bb010_0;  alias, 1 drivers
E_000002531a144b60 .event anyedge, v000002531a1b82e0_0, v000002531a1b81a0_0, v000002531a1b8560_0;
S_000002531a0c4ec0 .scope module, "ALUcontrol" "ALUControl" 3 156, 6 1 0, S_000002531a0bd5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUop";
    .port_info 1 /INPUT 11 "opcodeField";
    .port_info 2 /OUTPUT 4 "ALUoperation";
v000002531a1b90a0_0 .net "ALUop", 1 0, v000002531a1b8100_0;  alias, 1 drivers
v000002531a1b9140_0 .var "ALUoperation", 3 0;
v000002531a1b9aa0_0 .net "opcodeField", 10 0, v000002531a1b8240_0;  alias, 1 drivers
E_000002531a1446e0 .event anyedge, v000002531a1b90a0_0, v000002531a1b9aa0_0;
S_000002531a0d3f90 .scope module, "EXMEM" "EXMEM" 3 167, 7 3 0, S_000002531a0bd5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 1 "isBranch_in";
    .port_info 2 /INPUT 1 "memRead_in";
    .port_info 3 /INPUT 1 "memWrite_in";
    .port_info 4 /INPUT 1 "regWrite_in";
    .port_info 5 /INPUT 1 "memToReg_in";
    .port_info 6 /INPUT 64 "shiftedProgramCounter_in";
    .port_info 7 /INPUT 1 "ALUzero_in";
    .port_info 8 /INPUT 64 "ALUresult_in";
    .port_info 9 /INPUT 64 "writeDataMem_in";
    .port_info 10 /INPUT 5 "writeReg_in";
    .port_info 11 /OUTPUT 1 "isBranch_out";
    .port_info 12 /OUTPUT 1 "memRead_out";
    .port_info 13 /OUTPUT 1 "memWrite_out";
    .port_info 14 /OUTPUT 1 "regWrite_out";
    .port_info 15 /OUTPUT 1 "memToReg_out";
    .port_info 16 /OUTPUT 64 "shiftedProgramCounter_out";
    .port_info 17 /OUTPUT 1 "ALUzero_out";
    .port_info 18 /OUTPUT 64 "ALUresult_out";
    .port_info 19 /OUTPUT 64 "writeDataMem_out";
    .port_info 20 /OUTPUT 5 "writeReg_out";
v000002531a1b8060_0 .net "ALUresult_in", 63 0, v000002531a13d650_0;  alias, 1 drivers
v000002531a1b9280_0 .var "ALUresult_out", 63 0;
v000002531a1b86a0_0 .net "ALUzero_in", 0 0, v000002531a1b9dc0_0;  alias, 1 drivers
v000002531a1b9c80_0 .var "ALUzero_out", 0 0;
v000002531a1b9000_0 .net "CLOCK", 0 0, v000002531a1c1ab0_0;  alias, 1 drivers
v000002531a1b9320_0 .net "isBranch_in", 0 0, v000002531a1b9500_0;  alias, 1 drivers
v000002531a1b8d80_0 .var "isBranch_out", 0 0;
v000002531a1b8ec0_0 .net "memRead_in", 0 0, v000002531a1b87e0_0;  alias, 1 drivers
v000002531a1b8380_0 .var "memRead_out", 0 0;
v000002531a1b9a00_0 .net "memToReg_in", 0 0, v000002531a1b8880_0;  alias, 1 drivers
v000002531a1b95a0_0 .var "memToReg_out", 0 0;
v000002531a1b8420_0 .net "memWrite_in", 0 0, v000002531a1b98c0_0;  alias, 1 drivers
v000002531a1b9460_0 .var "memWrite_out", 0 0;
v000002531a1b8e20_0 .net "regWrite_in", 0 0, v000002531a1bb510_0;  alias, 1 drivers
v000002531a1b91e0_0 .var "regWrite_out", 0 0;
v000002531a1b9d20_0 .net "shiftedProgramCounter_in", 63 0, v000002531a1ba610_0;  alias, 1 drivers
v000002531a1b93c0_0 .var "shiftedProgramCounter_out", 63 0;
v000002531a1b96e0_0 .net "writeDataMem_in", 63 0, v000002531a1b8ce0_0;  alias, 1 drivers
v000002531a1b9b40_0 .var "writeDataMem_out", 63 0;
v000002531a1b9e60_0 .net "writeReg_in", 4 0, v000002531a1bb0b0_0;  alias, 1 drivers
v000002531a1b8a60_0 .var "writeReg_out", 4 0;
E_000002531a1449a0 .event posedge, v000002531a1b9000_0;
S_000002531a0d4120 .scope module, "IDEX" "IDEX" 3 152, 8 3 0, S_000002531a0bd5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 2 "ALUop_in";
    .port_info 2 /INPUT 1 "ALUsrc_in";
    .port_info 3 /INPUT 1 "isBranch_in";
    .port_info 4 /INPUT 1 "memRead_in";
    .port_info 5 /INPUT 1 "memWrite_in";
    .port_info 6 /INPUT 1 "regWrite_in";
    .port_info 7 /INPUT 1 "memToReg_in";
    .port_info 8 /INPUT 64 "programCounter_in";
    .port_info 9 /INPUT 64 "regData1_in";
    .port_info 10 /INPUT 64 "regData2_in";
    .port_info 11 /INPUT 64 "signExtend_in";
    .port_info 12 /INPUT 11 "ALUcontrol_in";
    .port_info 13 /INPUT 5 "registerRm_in";
    .port_info 14 /INPUT 5 "registerRn_in";
    .port_info 15 /INPUT 5 "writeReg_in";
    .port_info 16 /OUTPUT 2 "ALUop_out";
    .port_info 17 /OUTPUT 1 "ALUsrc_out";
    .port_info 18 /OUTPUT 1 "isBranch_out";
    .port_info 19 /OUTPUT 1 "memRead_out";
    .port_info 20 /OUTPUT 1 "memWrite_out";
    .port_info 21 /OUTPUT 1 "regWrite_out";
    .port_info 22 /OUTPUT 1 "memToReg_out";
    .port_info 23 /OUTPUT 64 "programCounter_out";
    .port_info 24 /OUTPUT 64 "regData1_out";
    .port_info 25 /OUTPUT 64 "regData2_out";
    .port_info 26 /OUTPUT 64 "signExtend_out";
    .port_info 27 /OUTPUT 11 "ALUcontrol_out";
    .port_info 28 /OUTPUT 5 "registerRm_out";
    .port_info 29 /OUTPUT 5 "registerRn_out";
    .port_info 30 /OUTPUT 5 "writeReg_out";
v000002531a1b8c40_0 .net "ALUcontrol_in", 10 0, L_000002531a1c18d0;  1 drivers
v000002531a1b8240_0 .var "ALUcontrol_out", 10 0;
v000002531a1b9f00_0 .net "ALUop_in", 1 0, v000002531a1bb1f0_0;  alias, 1 drivers
v000002531a1b8100_0 .var "ALUop_out", 1 0;
v000002531a1b8740_0 .net "ALUsrc_in", 0 0, v000002531a1ba9d0_0;  alias, 1 drivers
v000002531a1b8f60_0 .var "ALUsrc_out", 0 0;
v000002531a1b84c0_0 .net "CLOCK", 0 0, v000002531a1c1ab0_0;  alias, 1 drivers
v000002531a1b9780_0 .net "isBranch_in", 0 0, v000002531a1bbb50_0;  alias, 1 drivers
v000002531a1b9500_0 .var "isBranch_out", 0 0;
v000002531a1b8600_0 .net "memRead_in", 0 0, v000002531a1ba570_0;  alias, 1 drivers
v000002531a1b87e0_0 .var "memRead_out", 0 0;
v000002531a1b9640_0 .net "memToReg_in", 0 0, v000002531a1bbc90_0;  alias, 1 drivers
v000002531a1b8880_0 .var "memToReg_out", 0 0;
v000002531a1b9be0_0 .net "memWrite_in", 0 0, v000002531a1bb330_0;  alias, 1 drivers
v000002531a1b98c0_0 .var "memWrite_out", 0 0;
v000002531a1b8920_0 .net "programCounter_in", 63 0, v000002531a1bb290_0;  alias, 1 drivers
v000002531a1b9960_0 .var "programCounter_out", 63 0;
v000002531a1b89c0_0 .net "regData1_in", 63 0, v000002531a1c0b80_0;  alias, 1 drivers
v000002531a1b8b00_0 .var "regData1_out", 63 0;
v000002531a1b8ba0_0 .net "regData2_in", 63 0, v000002531a1bfb40_0;  alias, 1 drivers
v000002531a1b8ce0_0 .var "regData2_out", 63 0;
v000002531a1bad90_0 .net "regWrite_in", 0 0, v000002531a1bbdd0_0;  alias, 1 drivers
v000002531a1bb510_0 .var "regWrite_out", 0 0;
v000002531a1ba890_0 .net "registerRm_in", 4 0, L_000002531a1c2870;  1 drivers
v000002531a1bae30_0 .var "registerRm_out", 4 0;
v000002531a1baed0_0 .net "registerRn_in", 4 0, L_000002531a1c2af0;  1 drivers
v000002531a1baf70_0 .var "registerRn_out", 4 0;
v000002531a1bb790_0 .net "signExtend_in", 63 0, v000002531a1c02c0_0;  alias, 1 drivers
v000002531a1bb010_0 .var "signExtend_out", 63 0;
v000002531a1ba750_0 .net "writeReg_in", 4 0, L_000002531a1c2eb0;  1 drivers
v000002531a1bb0b0_0 .var "writeReg_out", 4 0;
S_000002531a0b2e80 .scope module, "IFID" "IFID" 3 137, 9 3 0, S_000002531a0bd5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 1 "IFID_Write";
    .port_info 2 /INPUT 64 "programCounter_in";
    .port_info 3 /INPUT 32 "CPUInstruction_in";
    .port_info 4 /OUTPUT 64 "programCounter_out";
    .port_info 5 /OUTPUT 32 "CPUInstruction_out";
v000002531a1bb6f0_0 .net "CLOCK", 0 0, v000002531a1c1ab0_0;  alias, 1 drivers
v000002531a1bac50_0 .net "CPUInstruction_in", 31 0, v000002531a1bdac0_0;  alias, 1 drivers
v000002531a1bacf0_0 .var "CPUInstruction_out", 31 0;
v000002531a1ba930_0 .net "IFID_Write", 0 0, v000002531a1bcd00_0;  alias, 1 drivers
v000002531a1bb830_0 .net "programCounter_in", 63 0, v000002531a1bc3a0_0;  alias, 1 drivers
v000002531a1bb290_0 .var "programCounter_out", 63 0;
S_000002531a096a30 .scope module, "MEMWB" "MEMWB" 3 174, 10 3 0, S_000002531a0bd5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 64 "memAddress_in";
    .port_info 2 /INPUT 64 "memData_in";
    .port_info 3 /INPUT 5 "writeReg_in";
    .port_info 4 /INPUT 1 "regWrite_in";
    .port_info 5 /INPUT 1 "memToReg_in";
    .port_info 6 /OUTPUT 64 "memAddress_out";
    .port_info 7 /OUTPUT 64 "memData_out";
    .port_info 8 /OUTPUT 5 "writeReg_out";
    .port_info 9 /OUTPUT 1 "regWrite_out";
    .port_info 10 /OUTPUT 1 "memToReg_out";
v000002531a1bab10_0 .net "CLOCK", 0 0, v000002531a1c1ab0_0;  alias, 1 drivers
v000002531a1bba10_0 .net "memAddress_in", 63 0, v000002531a1b9280_0;  alias, 1 drivers
v000002531a1ba430_0 .var "memAddress_out", 63 0;
v000002531a1bb8d0_0 .net "memData_in", 63 0, v000002531a1bd3e0_0;  alias, 1 drivers
v000002531a1bb5b0_0 .var "memData_out", 63 0;
v000002531a1bb650_0 .net "memToReg_in", 0 0, v000002531a1b95a0_0;  alias, 1 drivers
v000002531a1bb150_0 .var "memToReg_out", 0 0;
v000002531a1bb970_0 .net "regWrite_in", 0 0, v000002531a1b91e0_0;  alias, 1 drivers
v000002531a1ba2f0_0 .var "regWrite_out", 0 0;
v000002531a1bbd30_0 .net "writeReg_in", 4 0, v000002531a1b8a60_0;  alias, 1 drivers
v000002531a1babb0_0 .var "writeReg_out", 4 0;
S_000002531a096bc0 .scope module, "branchAdder" "Adder" 3 164, 11 1 0, S_000002531a0bd5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "incrementBy";
    .port_info 1 /INPUT 64 "programCounter";
    .port_info 2 /OUTPUT 64 "adderResult";
v000002531a1ba610_0 .var "adderResult", 63 0;
v000002531a1bb470_0 .net "incrementBy", 63 0, v000002531a1b9960_0;  alias, 1 drivers
v000002531a1bbab0_0 .net "programCounter", 63 0, v000002531a1bf820_0;  alias, 1 drivers
E_000002531a145b60 .event anyedge, v000002531a1bbab0_0, v000002531a1b9960_0;
S_000002531a097f60 .scope module, "controlUnit" "ControlUnit" 3 143, 12 1 0, S_000002531a0bd5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "controlInstruction_in";
    .port_info 1 /OUTPUT 1 "reg2Loc";
    .port_info 2 /OUTPUT 1 "ALUsrc";
    .port_info 3 /OUTPUT 1 "memtoReg";
    .port_info 4 /OUTPUT 1 "regWrite";
    .port_info 5 /OUTPUT 1 "memRead";
    .port_info 6 /OUTPUT 1 "memWrite";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 2 "ALUop";
v000002531a1bb1f0_0 .var "ALUop", 1 0;
v000002531a1ba9d0_0 .var "ALUsrc", 0 0;
v000002531a1bbb50_0 .var "branch", 0 0;
v000002531a1bbbf0_0 .net "controlInstruction_in", 10 0, v000002531a1ba7f0_0;  alias, 1 drivers
v000002531a1ba570_0 .var "memRead", 0 0;
v000002531a1bb330_0 .var "memWrite", 0 0;
v000002531a1bbc90_0 .var "memtoReg", 0 0;
v000002531a1bb3d0_0 .var "reg2Loc", 0 0;
v000002531a1bbdd0_0 .var "regWrite", 0 0;
E_000002531a144d20 .event anyedge, v000002531a1bbbf0_0;
S_000002531a0980f0 .scope module, "controlUnitMUX" "ControlUnitMUX" 3 141, 13 1 0, S_000002531a0bd5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "controlInstruction_in";
    .port_info 1 /INPUT 1 "ControlWire";
    .port_info 2 /OUTPUT 11 "controlMuxout";
v000002531a1bbe70_0 .net "ControlWire", 0 0, v000002531a1bde80_0;  alias, 1 drivers
v000002531a1ba6b0_0 .net "controlInstruction_in", 10 0, L_000002531a1c1a10;  1 drivers
v000002531a1ba7f0_0 .var "controlMuxout", 10 0;
v000002531a1bbf10_0 .var "zeroData", 10 0;
E_000002531a145ba0 .event anyedge, v000002531a1bbe70_0, v000002531a1bbf10_0, v000002531a1ba6b0_0;
S_000002531a0d7430 .scope module, "dataMemory" "DataMemory" 3 171, 14 3 0, S_000002531a0bd5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 64 "inputAddress";
    .port_info 2 /INPUT 64 "inputData";
    .port_info 3 /INPUT 1 "memRead";
    .port_info 4 /INPUT 1 "memWrite";
    .port_info 5 /OUTPUT 64 "outputData";
v000002531a1ba4d0_0 .net "CLOCK", 0 0, v000002531a1c1ab0_0;  alias, 1 drivers
v000002531a1ba070_0 .net "inputAddress", 63 0, v000002531a1b9280_0;  alias, 1 drivers
v000002531a1baa70_0 .net "inputData", 63 0, v000002531a1b9b40_0;  alias, 1 drivers
v000002531a1ba110_0 .net "memRead", 0 0, v000002531a1b8380_0;  alias, 1 drivers
v000002531a1ba1b0_0 .net "memWrite", 0 0, v000002531a1b9460_0;  alias, 1 drivers
v000002531a1ba250 .array "memoryData", 0 127, 63 0;
v000002531a1bd3e0_0 .var "outputData", 63 0;
E_000002531a145a20 .event negedge, v000002531a1b9000_0;
S_000002531a0d75c0 .scope module, "dataMemoryMUX" "DataMemoryMUX" 3 178, 15 1 0, S_000002531a0bd5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "readData";
    .port_info 1 /INPUT 64 "ALUresult";
    .port_info 2 /INPUT 1 "memToReg";
    .port_info 3 /OUTPUT 64 "dataMemoryMUXout";
v000002531a1bd5c0_0 .net "ALUresult", 63 0, v000002531a1ba430_0;  alias, 1 drivers
v000002531a1bd520_0 .var "dataMemoryMUXout", 63 0;
v000002531a1bd7a0_0 .net "memToReg", 0 0, v000002531a1bb150_0;  alias, 1 drivers
v000002531a1bc080_0 .net "readData", 63 0, v000002531a1bb5b0_0;  alias, 1 drivers
E_000002531a145aa0 .event anyedge, v000002531a1bb150_0, v000002531a1ba430_0, v000002531a1bb5b0_0;
S_000002531a0d98c0 .scope module, "forwardingUnit" "ForwardingUnit" 3 122, 16 1 0, S_000002531a0bd5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IDEX_RegisterRm";
    .port_info 1 /INPUT 5 "IDEX_RegisterRn";
    .port_info 2 /INPUT 5 "EXMEM_RegisterRd";
    .port_info 3 /INPUT 5 "MEMWB_RegisterRd";
    .port_info 4 /INPUT 1 "EXMEM_RegWrite";
    .port_info 5 /INPUT 1 "MEMWB_RegWrite";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
v000002531a1bcf80_0 .net "EXMEM_RegWrite", 0 0, v000002531a1b91e0_0;  alias, 1 drivers
v000002531a1bdc00_0 .net "EXMEM_RegisterRd", 4 0, v000002531a1b8a60_0;  alias, 1 drivers
v000002531a1bce40_0 .var "ForwardA", 1 0;
v000002531a1bd480_0 .var "ForwardB", 1 0;
v000002531a1bd2a0_0 .net "IDEX_RegisterRm", 4 0, v000002531a1bae30_0;  alias, 1 drivers
v000002531a1bdca0_0 .net "IDEX_RegisterRn", 4 0, v000002531a1baf70_0;  alias, 1 drivers
v000002531a1bd8e0_0 .net "MEMWB_RegWrite", 0 0, v000002531a1ba2f0_0;  alias, 1 drivers
v000002531a1bd660_0 .net "MEMWB_RegisterRd", 4 0, v000002531a1babb0_0;  alias, 1 drivers
E_000002531a1455e0/0 .event anyedge, v000002531a1b91e0_0, v000002531a1b8a60_0, v000002531a1baf70_0, v000002531a1bae30_0;
E_000002531a1455e0/1 .event anyedge, v000002531a1ba2f0_0, v000002531a1babb0_0;
E_000002531a1455e0 .event/or E_000002531a1455e0/0, E_000002531a1455e0/1;
S_000002531a0d9a50 .scope module, "forwardingUnitALUMuxA" "ForwardingUnitALUMuxA" 3 125, 17 1 0, S_000002531a0bd5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "regData1";
    .port_info 1 /INPUT 64 "dataMemoryMUXout";
    .port_info 2 /INPUT 64 "EXMEM_InputAddress";
    .port_info 3 /INPUT 2 "ForwardA";
    .port_info 4 /OUTPUT 64 "ForwardingUnitALUMUXoutA";
v000002531a1bda20_0 .net "EXMEM_InputAddress", 63 0, v000002531a1b9280_0;  alias, 1 drivers
v000002531a1bc620_0 .net "ForwardA", 1 0, v000002531a1bce40_0;  alias, 1 drivers
v000002531a1bc6c0_0 .var "ForwardingUnitALUMUXoutA", 63 0;
v000002531a1bdd40_0 .net "dataMemoryMUXout", 63 0, v000002531a1bd520_0;  alias, 1 drivers
v000002531a1bdb60_0 .net "regData1", 63 0, v000002531a1b8b00_0;  alias, 1 drivers
E_000002531a144c60 .event anyedge, v000002531a1bce40_0, v000002531a1b8b00_0, v000002531a1bd520_0, v000002531a1b9280_0;
S_000002531a0d1670 .scope module, "forwardingUnitALUMuxB" "ForwardingUnitALUMuxB" 3 126, 18 1 0, S_000002531a0bd5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "regData2";
    .port_info 1 /INPUT 64 "dataMemoryMUXout";
    .port_info 2 /INPUT 64 "EXMEM_InputAddress";
    .port_info 3 /INPUT 2 "ForwardB";
    .port_info 4 /OUTPUT 64 "ForwardingUnitALUMUXoutB";
v000002531a1bd340_0 .net "EXMEM_InputAddress", 63 0, v000002531a1b9280_0;  alias, 1 drivers
v000002531a1bc760_0 .net "ForwardB", 1 0, v000002531a1bd480_0;  alias, 1 drivers
v000002531a1bc800_0 .var "ForwardingUnitALUMUXoutB", 63 0;
v000002531a1bd700_0 .net "dataMemoryMUXout", 63 0, v000002531a1bd520_0;  alias, 1 drivers
v000002531a1bd020_0 .net "regData2", 63 0, v000002531a1b8ce0_0;  alias, 1 drivers
E_000002531a145620 .event anyedge, v000002531a1bd480_0, v000002531a1b96e0_0, v000002531a1bd520_0, v000002531a1b9280_0;
S_000002531a1bed10 .scope module, "fourAdder" "Adder" 3 130, 11 1 0, S_000002531a0bd5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "incrementBy";
    .port_info 1 /INPUT 64 "programCounter";
    .port_info 2 /OUTPUT 64 "adderResult";
v000002531a1bdde0_0 .var "adderResult", 63 0;
L_000002531a1c3078 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002531a1bcc60_0 .net "incrementBy", 63 0, L_000002531a1c3078;  1 drivers
v000002531a1bc580_0 .net "programCounter", 63 0, v000002531a1bc3a0_0;  alias, 1 drivers
E_000002531a1456a0 .event anyedge, v000002531a1bb830_0, v000002531a1bcc60_0;
S_000002531a1be220 .scope module, "hazardDetectionUnit" "HazardDetectionUnit" 3 116, 19 1 0, S_000002531a0bd5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "IDEX_MemRead";
    .port_info 1 /INPUT 1 "EXMEM_RegWrite";
    .port_info 2 /INPUT 5 "IDEX_RegisterRd";
    .port_info 3 /INPUT 5 "IFID_RegisterRm";
    .port_info 4 /INPUT 5 "IFID_RegisterRn";
    .port_info 5 /OUTPUT 1 "IFID_Write";
    .port_info 6 /OUTPUT 1 "PCWire";
    .port_info 7 /OUTPUT 1 "ControlWire";
v000002531a1bde80_0 .var "ControlWire", 0 0;
v000002531a1bd840_0 .net "EXMEM_RegWrite", 0 0, v000002531a1b91e0_0;  alias, 1 drivers
v000002531a1bcee0_0 .net "IDEX_MemRead", 0 0, v000002531a1b87e0_0;  alias, 1 drivers
v000002531a1bd0c0_0 .net "IDEX_RegisterRd", 4 0, v000002531a1bb0b0_0;  alias, 1 drivers
v000002531a1bd980_0 .net "IFID_RegisterRm", 4 0, L_000002531a1c1b50;  1 drivers
v000002531a1bc4e0_0 .net "IFID_RegisterRn", 4 0, L_000002531a1c1650;  1 drivers
v000002531a1bcd00_0 .var "IFID_Write", 0 0;
v000002531a1bd160_0 .var "PCWire", 0 0;
E_000002531a145720/0 .event anyedge, v000002531a1b91e0_0, v000002531a1b8ec0_0, v000002531a1b9e60_0, v000002531a1bc4e0_0;
E_000002531a145720/1 .event anyedge, v000002531a1bd980_0;
E_000002531a145720 .event/or E_000002531a145720/0, E_000002531a145720/1;
S_000002531a1beea0 .scope module, "instructionMemory" "InstructionMemory" 3 134, 20 1 0, S_000002531a0bd5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "programCounter";
    .port_info 1 /OUTPUT 32 "CPU_Instruction";
v000002531a1bdac0_0 .var "CPU_Instruction", 31 0;
v000002531a1bd200 .array "instructionMemoryData", 0 63, 8 0;
v000002531a1bdf20_0 .net "programCounter", 63 0, v000002531a1bc3a0_0;  alias, 1 drivers
E_000002531a144de0 .event anyedge, v000002531a1bb830_0;
S_000002531a1be3b0 .scope module, "programCounter" "ProgramCounter" 3 128, 21 3 0, S_000002531a0bd5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "PCWire";
    .port_info 3 /INPUT 64 "programCounter_in";
    .port_info 4 /OUTPUT 64 "programCounter_out";
v000002531a1bc120_0 .net "CLOCK", 0 0, v000002531a1c1ab0_0;  alias, 1 drivers
v000002531a1bc1c0_0 .net "PCWire", 0 0, v000002531a1bd160_0;  alias, 1 drivers
v000002531a1bc260_0 .net "RESET", 0 0, v000002531a1c1830_0;  alias, 1 drivers
v000002531a1bc300_0 .net "programCounter_in", 63 0, v000002531a1bc9e0_0;  alias, 1 drivers
v000002531a1bc3a0_0 .var "programCounter_out", 63 0;
E_000002531a1457e0 .event anyedge, v000002531a1bc260_0;
S_000002531a1be9f0 .scope module, "programCounterMUX" "ProgramCounterMUX" 3 132, 22 1 0, S_000002531a0bd5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "adderResult";
    .port_info 1 /INPUT 64 "branch";
    .port_info 2 /INPUT 1 "PCsrc";
    .port_info 3 /OUTPUT 64 "programCounterMUXout";
v000002531a1bc440_0 .net "PCsrc", 0 0, L_000002531a133d60;  1 drivers
v000002531a1bc8a0_0 .net "adderResult", 63 0, v000002531a1bdde0_0;  alias, 1 drivers
v000002531a1bc940_0 .net "branch", 63 0, v000002531a1b93c0_0;  alias, 1 drivers
v000002531a1bc9e0_0 .var "programCounterMUXout", 63 0;
E_000002531a144e60 .event anyedge, v000002531a1bc440_0, v000002531a1bdde0_0, v000002531a1b93c0_0;
S_000002531a1be540 .scope module, "registerMUX" "RegisterMux" 3 145, 23 1 0, S_000002531a0bd5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "instructionMemory";
    .port_info 1 /INPUT 5 "targetAddress";
    .port_info 2 /INPUT 1 "reg2Loc";
    .port_info 3 /OUTPUT 5 "registerMUXout";
v000002531a1bca80_0 .net "instructionMemory", 4 0, L_000002531a1c1970;  1 drivers
v000002531a1bcb20_0 .net "reg2Loc", 0 0, v000002531a1bb3d0_0;  alias, 1 drivers
v000002531a1bcbc0_0 .var "registerMUXout", 4 0;
v000002531a1bcda0_0 .net "targetAddress", 4 0, L_000002531a1c1d30;  1 drivers
E_000002531a144ea0 .event anyedge, v000002531a1bb3d0_0, v000002531a1bca80_0, v000002531a1bcda0_0;
S_000002531a1be090 .scope module, "registerModule" "RegisterModule" 3 147, 24 3 0, S_000002531a0bd5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLOCK";
    .port_info 1 /INPUT 5 "readAddress1";
    .port_info 2 /INPUT 5 "readAddress2";
    .port_info 3 /INPUT 5 "writeAddress";
    .port_info 4 /INPUT 64 "writeData";
    .port_info 5 /INPUT 1 "regWrite";
    .port_info 6 /OUTPUT 64 "regData1";
    .port_info 7 /OUTPUT 64 "regData2";
v000002531a1bfa00_0 .net "CLOCK", 0 0, v000002531a1c1ab0_0;  alias, 1 drivers
v000002531a1c0900_0 .net "readAddress1", 4 0, L_000002531a1c27d0;  1 drivers
v000002531a1bfaa0_0 .net "readAddress2", 4 0, v000002531a1bcbc0_0;  alias, 1 drivers
v000002531a1c0b80_0 .var "regData1", 63 0;
v000002531a1bfb40_0 .var "regData2", 63 0;
v000002531a1c09a0_0 .net "regWrite", 0 0, v000002531a1ba2f0_0;  alias, 1 drivers
v000002531a1bf8c0 .array "registerData", 0 31, 63 0;
v000002531a1bf960_0 .net "writeAddress", 4 0, v000002531a1babb0_0;  alias, 1 drivers
v000002531a1c0860_0 .net "writeData", 63 0, v000002531a1bd520_0;  alias, 1 drivers
E_000002531a1460e0 .event anyedge, v000002531a1ba2f0_0, v000002531a1bd520_0, v000002531a1babb0_0;
S_000002531a1be860 .scope module, "shiftLeft2" "ShiftLeft2" 3 162, 25 1 0, S_000002531a0bd5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "inputData";
    .port_info 1 /OUTPUT 64 "outputData";
v000002531a1bf500_0 .net "inputData", 63 0, v000002531a1bb010_0;  alias, 1 drivers
v000002531a1bf820_0 .var "outputData", 63 0;
E_000002531a1466e0 .event anyedge, v000002531a1b8560_0;
S_000002531a1be6d0 .scope module, "signExtend" "SignExtend" 3 149, 26 1 0, S_000002531a0bd5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "inputInstruction";
    .port_info 1 /OUTPUT 64 "signExtendedInstruction";
v000002531a1bf5a0_0 .net "inputInstruction", 31 0, v000002531a1bacf0_0;  alias, 1 drivers
v000002531a1c02c0_0 .var "signExtendedInstruction", 63 0;
E_000002531a1464e0 .event anyedge, v000002531a1bacf0_0, v000002531a1bb790_0;
S_000002531a1beb80 .scope module, "clock" "Clock" 2 10, 27 3 0, S_000002531a162640;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "CLOCK";
v000002531a1c1ab0_0 .var "CLOCK", 0 0;
    .scope S_000002531a1beb80;
T_0 ;
    %wait E_000002531a1449a0;
    %delay 70, 0;
    %load/vec4 v000002531a1c1ab0_0;
    %inv;
    %assign/vec4 v000002531a1c1ab0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000002531a1beb80;
T_1 ;
    %wait E_000002531a145a20;
    %delay 30, 0;
    %load/vec4 v000002531a1c1ab0_0;
    %inv;
    %assign/vec4 v000002531a1c1ab0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000002531a1beb80;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002531a1c1ab0_0, 0;
    %delay 5000, 0;
    %vpi_call 27 23 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000002531a1be220;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002531a1bcd00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002531a1bd160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002531a1bde80_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000002531a1be220;
T_4 ;
    %wait E_000002531a145720;
    %load/vec4 v000002531a1bd840_0;
    %cmpi/e 0, 0, 1;
    %jmp/1 T_4.3, 4;
    %flag_mov 9, 4;
    %load/vec4 v000002531a1bcee0_0;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %flag_mov 4, 10;
T_4.3;
    %flag_get/vec4 4;
    %jmp/0 T_4.2, 4;
    %load/vec4 v000002531a1bd0c0_0;
    %load/vec4 v000002531a1bc4e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_4.4, 4;
    %load/vec4 v000002531a1bd0c0_0;
    %load/vec4 v000002531a1bd980_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_4.4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bcd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bd160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bde80_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002531a1bcd00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002531a1bd160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002531a1bde80_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002531a0d98c0;
T_5 ;
    %wait E_000002531a1455e0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002531a1bce40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002531a1bd480_0, 0, 2;
    %load/vec4 v000002531a1bcf80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.3, 10;
    %load/vec4 v000002531a1bdc00_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002531a1bdc00_0;
    %load/vec4 v000002531a1bdca0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002531a1bce40_0, 0, 2;
T_5.0 ;
    %load/vec4 v000002531a1bcf80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.7, 10;
    %load/vec4 v000002531a1bdc00_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v000002531a1bdc00_0;
    %load/vec4 v000002531a1bd2a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002531a1bd480_0, 0, 2;
T_5.4 ;
    %load/vec4 v000002531a1bd8e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.11, 10;
    %load/vec4 v000002531a1bd660_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.10, 9;
    %load/vec4 v000002531a1bd660_0;
    %load/vec4 v000002531a1bdca0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002531a1bce40_0, 0, 2;
T_5.8 ;
    %load/vec4 v000002531a1bd8e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.15, 10;
    %load/vec4 v000002531a1bd660_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.14, 9;
    %load/vec4 v000002531a1bd660_0;
    %load/vec4 v000002531a1bd2a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002531a1bd480_0, 0, 2;
T_5.12 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002531a0d9a50;
T_6 ;
    %wait E_000002531a144c60;
    %load/vec4 v000002531a1bc620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %load/vec4 v000002531a1bdb60_0;
    %store/vec4 v000002531a1bc6c0_0, 0, 64;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v000002531a1bdb60_0;
    %store/vec4 v000002531a1bc6c0_0, 0, 64;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v000002531a1bdd40_0;
    %store/vec4 v000002531a1bc6c0_0, 0, 64;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v000002531a1bda20_0;
    %store/vec4 v000002531a1bc6c0_0, 0, 64;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002531a0d1670;
T_7 ;
    %wait E_000002531a145620;
    %load/vec4 v000002531a1bc760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %load/vec4 v000002531a1bd020_0;
    %store/vec4 v000002531a1bc800_0, 0, 64;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v000002531a1bd020_0;
    %store/vec4 v000002531a1bc800_0, 0, 64;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v000002531a1bd700_0;
    %store/vec4 v000002531a1bc800_0, 0, 64;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v000002531a1bd340_0;
    %store/vec4 v000002531a1bc800_0, 0, 64;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002531a1be3b0;
T_8 ;
    %wait E_000002531a1449a0;
    %load/vec4 v000002531a1bc1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002531a1bc300_0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %cmp/e;
    %jmp/0xz  T_8.2, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000002531a1bc3a0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000002531a1bc300_0;
    %assign/vec4 v000002531a1bc3a0_0, 0;
T_8.3 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002531a1be3b0;
T_9 ;
    %wait E_000002531a1457e0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000002531a1bc3a0_0, 0, 64;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002531a1bed10;
T_10 ;
    %wait E_000002531a1456a0;
    %load/vec4 v000002531a1bc580_0;
    %load/vec4 v000002531a1bcc60_0;
    %add;
    %store/vec4 v000002531a1bdde0_0, 0, 64;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002531a1be9f0;
T_11 ;
    %wait E_000002531a144e60;
    %load/vec4 v000002531a1bc440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %load/vec4 v000002531a1bc8a0_0;
    %store/vec4 v000002531a1bc9e0_0, 0, 64;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v000002531a1bc8a0_0;
    %store/vec4 v000002531a1bc9e0_0, 0, 64;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v000002531a1bc940_0;
    %store/vec4 v000002531a1bc9e0_0, 0, 64;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002531a1beea0;
T_12 ;
    %pushi/vec4 248, 0, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 66, 0, 9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 128, 0, 9;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 42, 0, 9;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 203, 0, 9;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 3, 0, 9;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 75, 0, 9;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 139, 0, 9;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 4, 0, 9;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 108, 0, 9;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 248, 0, 9;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 67, 0, 9;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 45, 0, 9;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 139, 0, 9;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 6, 0, 9;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 174, 0, 9;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 203, 0, 9;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 3, 0, 9;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 34, 0, 9;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 138, 0, 9;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 5, 0, 9;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 76, 0, 9;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 170, 0, 9;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 2, 0, 9;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 205, 0, 9;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 139, 0, 9;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 2, 0, 9;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 78, 0, 9;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 248, 0, 9;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 6, 0, 9;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 64, 0, 9;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 79, 0, 9;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 203, 0, 9;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 3, 0, 9;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 34, 0, 9;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 138, 0, 9;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 5, 0, 9;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 68, 0, 9;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 170, 0, 9;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 6, 0, 9;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 72, 0, 9;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 139, 0, 9;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 2, 0, 9;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 137, 0, 9;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 203, 0, 9;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 7, 0, 9;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %pushi/vec4 193, 0, 9;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bd200, 4, 0;
    %end;
    .thread T_12;
    .scope S_000002531a1beea0;
T_13 ;
    %wait E_000002531a144de0;
    %load/vec4 v000002531a1bdf20_0;
    %addi 3, 0, 64;
    %ix/vec4 4;
    %load/vec4a v000002531a1bd200, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002531a1bdac0_0, 4, 9;
    %load/vec4 v000002531a1bdf20_0;
    %addi 2, 0, 64;
    %ix/vec4 4;
    %load/vec4a v000002531a1bd200, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002531a1bdac0_0, 4, 9;
    %load/vec4 v000002531a1bdf20_0;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %load/vec4a v000002531a1bd200, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002531a1bdac0_0, 4, 9;
    %ix/getv 4, v000002531a1bdf20_0;
    %load/vec4a v000002531a1bd200, 4;
    %pad/u 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002531a1bdac0_0, 4, 8;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002531a0b2e80;
T_14 ;
    %wait E_000002531a1449a0;
    %load/vec4 v000002531a1ba930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000002531a1bb830_0;
    %assign/vec4 v000002531a1bb290_0, 0;
    %load/vec4 v000002531a1bac50_0;
    %assign/vec4 v000002531a1bacf0_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002531a0980f0;
T_15 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000002531a1bbf10_0, 0, 11;
    %end;
    .thread T_15;
    .scope S_000002531a0980f0;
T_16 ;
    %wait E_000002531a145ba0;
    %load/vec4 v000002531a1bbe70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %load/vec4 v000002531a1ba6b0_0;
    %store/vec4 v000002531a1ba7f0_0, 0, 11;
    %jmp T_16.3;
T_16.0 ;
    %load/vec4 v000002531a1bbf10_0;
    %store/vec4 v000002531a1ba7f0_0, 0, 11;
    %jmp T_16.3;
T_16.1 ;
    %load/vec4 v000002531a1ba6b0_0;
    %store/vec4 v000002531a1ba7f0_0, 0, 11;
    %jmp T_16.3;
T_16.3 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000002531a097f60;
T_17 ;
    %wait E_000002531a144d20;
    %load/vec4 v000002531a1bbbf0_0;
    %parti/s 6, 5, 4;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bb3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1ba9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bbc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bbdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1ba570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bb330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bbb50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002531a1bb1f0_0, 0, 2;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000002531a1bbbf0_0;
    %parti/s 8, 3, 3;
    %cmpi/e 180, 0, 8;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002531a1bb3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1ba9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bbc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bbdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1ba570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bb330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002531a1bbb50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002531a1bb1f0_0, 0, 2;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v000002531a1bbbf0_0;
    %dup/vec4;
    %pushi/vec4 1986, 0, 11;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 1984, 0, 11;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 1112, 0, 11;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 1624, 0, 11;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 1104, 0, 11;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 1360, 0, 11;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bb3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1ba9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bbc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bbdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1ba570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bb330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bbb50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002531a1bb1f0_0, 0, 2;
    %jmp T_17.11;
T_17.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002531a1bb3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002531a1ba9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002531a1bbc90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002531a1bbdd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002531a1ba570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bb330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bbb50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002531a1bb1f0_0, 0, 2;
    %jmp T_17.11;
T_17.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002531a1bb3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002531a1ba9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bbdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1ba570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002531a1bb330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bbb50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002531a1bb1f0_0, 0, 2;
    %jmp T_17.11;
T_17.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bb3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1ba9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bbc90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002531a1bbdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1ba570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bb330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bbb50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002531a1bb1f0_0, 0, 2;
    %jmp T_17.11;
T_17.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bb3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1ba9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bbc90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002531a1bbdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1ba570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bb330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bbb50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002531a1bb1f0_0, 0, 2;
    %jmp T_17.11;
T_17.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bb3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1ba9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bbc90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002531a1bbdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1ba570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bb330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bbb50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002531a1bb1f0_0, 0, 2;
    %jmp T_17.11;
T_17.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bb3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1ba9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bbc90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002531a1bbdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1ba570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bb330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1bbb50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002531a1bb1f0_0, 0, 2;
    %jmp T_17.11;
T_17.11 ;
    %pop/vec4 1;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000002531a1be540;
T_18 ;
    %wait E_000002531a144ea0;
    %load/vec4 v000002531a1bcb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %load/vec4 v000002531a1bca80_0;
    %store/vec4 v000002531a1bcbc0_0, 0, 5;
    %jmp T_18.3;
T_18.0 ;
    %load/vec4 v000002531a1bca80_0;
    %store/vec4 v000002531a1bcbc0_0, 0, 5;
    %jmp T_18.3;
T_18.1 ;
    %load/vec4 v000002531a1bcda0_0;
    %store/vec4 v000002531a1bcbc0_0, 0, 5;
    %jmp T_18.3;
T_18.3 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000002531a1be090;
T_19 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bf8c0, 4, 0;
    %pushi/vec4 16, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bf8c0, 4, 0;
    %pushi/vec4 12, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bf8c0, 4, 0;
    %pushi/vec4 3, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bf8c0, 4, 0;
    %pushi/vec4 4, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bf8c0, 4, 0;
    %pushi/vec4 5, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bf8c0, 4, 0;
    %pushi/vec4 6, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bf8c0, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1bf8c0, 4, 0;
    %end;
    .thread T_19;
    .scope S_000002531a1be090;
T_20 ;
    %wait E_000002531a1460e0;
    %load/vec4 v000002531a1c09a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v000002531a1c0860_0;
    %load/vec4 v000002531a1bf960_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002531a1bf8c0, 0, 4;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000002531a1be090;
T_21 ;
    %wait E_000002531a145a20;
    %load/vec4 v000002531a1c0900_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002531a1bf8c0, 4;
    %assign/vec4 v000002531a1c0b80_0, 0;
    %load/vec4 v000002531a1bfaa0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002531a1bf8c0, 4;
    %assign/vec4 v000002531a1bfb40_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_000002531a1be6d0;
T_22 ;
    %wait E_000002531a1464e0;
    %load/vec4 v000002531a1bf5a0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v000002531a1bf5a0_0;
    %parti/s 26, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002531a1c02c0_0, 4, 26;
    %load/vec4 v000002531a1c02c0_0;
    %parti/s 1, 25, 6;
    %replicate 63;
    %pad/u 38;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002531a1c02c0_0, 4, 38;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000002531a1bf5a0_0;
    %parti/s 8, 24, 6;
    %cmpi/e 180, 0, 8;
    %jmp/0xz  T_22.2, 4;
    %load/vec4 v000002531a1bf5a0_0;
    %parti/s 19, 5, 4;
    %pad/u 20;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002531a1c02c0_0, 4, 20;
    %load/vec4 v000002531a1c02c0_0;
    %parti/s 1, 19, 6;
    %replicate 63;
    %pad/u 44;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002531a1c02c0_0, 4, 44;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v000002531a1bf5a0_0;
    %parti/s 9, 12, 5;
    %pad/u 10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002531a1c02c0_0, 4, 10;
    %load/vec4 v000002531a1c02c0_0;
    %parti/s 1, 9, 5;
    %replicate 63;
    %pad/u 54;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002531a1c02c0_0, 4, 54;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000002531a0d4120;
T_23 ;
    %wait E_000002531a1449a0;
    %load/vec4 v000002531a1b9f00_0;
    %assign/vec4 v000002531a1b8100_0, 0;
    %load/vec4 v000002531a1b8740_0;
    %assign/vec4 v000002531a1b8f60_0, 0;
    %load/vec4 v000002531a1b9780_0;
    %assign/vec4 v000002531a1b9500_0, 0;
    %load/vec4 v000002531a1b8600_0;
    %assign/vec4 v000002531a1b87e0_0, 0;
    %load/vec4 v000002531a1b9be0_0;
    %assign/vec4 v000002531a1b98c0_0, 0;
    %load/vec4 v000002531a1bad90_0;
    %assign/vec4 v000002531a1bb510_0, 0;
    %load/vec4 v000002531a1b9640_0;
    %assign/vec4 v000002531a1b8880_0, 0;
    %load/vec4 v000002531a1b8920_0;
    %assign/vec4 v000002531a1b9960_0, 0;
    %load/vec4 v000002531a1b89c0_0;
    %assign/vec4 v000002531a1b8b00_0, 0;
    %load/vec4 v000002531a1b8ba0_0;
    %assign/vec4 v000002531a1b8ce0_0, 0;
    %load/vec4 v000002531a1bb790_0;
    %assign/vec4 v000002531a1bb010_0, 0;
    %load/vec4 v000002531a1b8c40_0;
    %assign/vec4 v000002531a1b8240_0, 0;
    %load/vec4 v000002531a1ba750_0;
    %assign/vec4 v000002531a1bb0b0_0, 0;
    %load/vec4 v000002531a1ba890_0;
    %assign/vec4 v000002531a1bae30_0, 0;
    %load/vec4 v000002531a1baed0_0;
    %assign/vec4 v000002531a1baf70_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000002531a0c4ec0;
T_24 ;
    %wait E_000002531a1446e0;
    %load/vec4 v000002531a1b90a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %jmp T_24.3;
T_24.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002531a1b9140_0, 0, 4;
    %jmp T_24.3;
T_24.1 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002531a1b9140_0, 0, 4;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v000002531a1b9aa0_0;
    %dup/vec4;
    %pushi/vec4 1112, 0, 11;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 1624, 0, 11;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 1104, 0, 11;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 1360, 0, 11;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %jmp T_24.8;
T_24.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002531a1b9140_0, 0, 4;
    %jmp T_24.8;
T_24.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002531a1b9140_0, 0, 4;
    %jmp T_24.8;
T_24.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002531a1b9140_0, 0, 4;
    %jmp T_24.8;
T_24.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002531a1b9140_0, 0, 4;
    %jmp T_24.8;
T_24.8 ;
    %pop/vec4 1;
    %jmp T_24.3;
T_24.3 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000002531a0c4d30;
T_25 ;
    %wait E_000002531a144b60;
    %load/vec4 v000002531a1b82e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %load/vec4 v000002531a1b81a0_0;
    %store/vec4 v000002531a1b9820_0, 0, 64;
    %jmp T_25.3;
T_25.0 ;
    %load/vec4 v000002531a1b81a0_0;
    %store/vec4 v000002531a1b9820_0, 0, 64;
    %jmp T_25.3;
T_25.1 ;
    %load/vec4 v000002531a1b8560_0;
    %store/vec4 v000002531a1b9820_0, 0, 64;
    %jmp T_25.3;
T_25.3 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000002531a0bd750;
T_26 ;
    %wait E_000002531a1443a0;
    %load/vec4 v000002531a13d5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %jmp T_26.6;
T_26.0 ;
    %load/vec4 v000002531a13d330_0;
    %load/vec4 v000002531a13d510_0;
    %and;
    %store/vec4 v000002531a13d650_0, 0, 64;
    %jmp T_26.6;
T_26.1 ;
    %load/vec4 v000002531a13d330_0;
    %load/vec4 v000002531a13d510_0;
    %or;
    %store/vec4 v000002531a13d650_0, 0, 64;
    %jmp T_26.6;
T_26.2 ;
    %load/vec4 v000002531a13d330_0;
    %load/vec4 v000002531a13d510_0;
    %add;
    %store/vec4 v000002531a13d650_0, 0, 64;
    %jmp T_26.6;
T_26.3 ;
    %load/vec4 v000002531a13d330_0;
    %load/vec4 v000002531a13d510_0;
    %sub;
    %store/vec4 v000002531a13d650_0, 0, 64;
    %jmp T_26.6;
T_26.4 ;
    %load/vec4 v000002531a13d510_0;
    %store/vec4 v000002531a13d650_0, 0, 64;
    %jmp T_26.6;
T_26.5 ;
    %load/vec4 v000002531a13d330_0;
    %load/vec4 v000002531a13d510_0;
    %or;
    %inv;
    %store/vec4 v000002531a13d650_0, 0, 64;
    %jmp T_26.6;
T_26.6 ;
    %pop/vec4 1;
    %load/vec4 v000002531a13d650_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_26.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002531a1b9dc0_0, 0, 1;
    %jmp T_26.8;
T_26.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002531a1b9dc0_0, 0, 1;
T_26.8 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000002531a1be860;
T_27 ;
    %wait E_000002531a1466e0;
    %load/vec4 v000002531a1bf500_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002531a1bf820_0, 0, 64;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000002531a096bc0;
T_28 ;
    %wait E_000002531a145b60;
    %load/vec4 v000002531a1bbab0_0;
    %load/vec4 v000002531a1bb470_0;
    %add;
    %store/vec4 v000002531a1ba610_0, 0, 64;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000002531a0d3f90;
T_29 ;
    %wait E_000002531a1449a0;
    %load/vec4 v000002531a1b9320_0;
    %assign/vec4 v000002531a1b8d80_0, 0;
    %load/vec4 v000002531a1b8ec0_0;
    %assign/vec4 v000002531a1b8380_0, 0;
    %load/vec4 v000002531a1b8420_0;
    %assign/vec4 v000002531a1b9460_0, 0;
    %load/vec4 v000002531a1b8e20_0;
    %assign/vec4 v000002531a1b91e0_0, 0;
    %load/vec4 v000002531a1b9a00_0;
    %assign/vec4 v000002531a1b95a0_0, 0;
    %load/vec4 v000002531a1b9d20_0;
    %assign/vec4 v000002531a1b93c0_0, 0;
    %load/vec4 v000002531a1b86a0_0;
    %assign/vec4 v000002531a1b9c80_0, 0;
    %load/vec4 v000002531a1b8060_0;
    %assign/vec4 v000002531a1b9280_0, 0;
    %load/vec4 v000002531a1b96e0_0;
    %assign/vec4 v000002531a1b9b40_0, 0;
    %load/vec4 v000002531a1b9e60_0;
    %assign/vec4 v000002531a1b8a60_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_000002531a0d7430;
T_30 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1ba250, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1ba250, 4, 0;
    %pushi/vec4 2, 0, 64;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1ba250, 4, 0;
    %pushi/vec4 3, 0, 64;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1ba250, 4, 0;
    %pushi/vec4 4, 0, 64;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1ba250, 4, 0;
    %pushi/vec4 5, 0, 64;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1ba250, 4, 0;
    %pushi/vec4 6, 0, 64;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1ba250, 4, 0;
    %pushi/vec4 7, 0, 64;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1ba250, 4, 0;
    %pushi/vec4 8, 0, 64;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1ba250, 4, 0;
    %pushi/vec4 9, 0, 64;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1ba250, 4, 0;
    %pushi/vec4 10, 0, 64;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1ba250, 4, 0;
    %pushi/vec4 11, 0, 64;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1ba250, 4, 0;
    %pushi/vec4 12, 0, 64;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002531a1ba250, 4, 0;
    %end;
    .thread T_30;
    .scope S_000002531a0d7430;
T_31 ;
    %wait E_000002531a1449a0;
    %load/vec4 v000002531a1ba1b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_31.0, 4;
    %load/vec4 v000002531a1baa70_0;
    %ix/getv 3, v000002531a1ba070_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002531a1ba250, 0, 4;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000002531a0d7430;
T_32 ;
    %wait E_000002531a145a20;
    %load/vec4 v000002531a1ba110_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.0, 4;
    %ix/getv 4, v000002531a1ba070_0;
    %load/vec4a v000002531a1ba250, 4;
    %assign/vec4 v000002531a1bd3e0_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000002531a096a30;
T_33 ;
    %wait E_000002531a1449a0;
    %load/vec4 v000002531a1bb970_0;
    %assign/vec4 v000002531a1ba2f0_0, 0;
    %load/vec4 v000002531a1bb650_0;
    %assign/vec4 v000002531a1bb150_0, 0;
    %load/vec4 v000002531a1bba10_0;
    %assign/vec4 v000002531a1ba430_0, 0;
    %load/vec4 v000002531a1bb8d0_0;
    %assign/vec4 v000002531a1bb5b0_0, 0;
    %load/vec4 v000002531a1bbd30_0;
    %assign/vec4 v000002531a1babb0_0, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_000002531a0d75c0;
T_34 ;
    %wait E_000002531a145aa0;
    %load/vec4 v000002531a1bd7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %load/vec4 v000002531a1bd5c0_0;
    %store/vec4 v000002531a1bd520_0, 0, 64;
    %jmp T_34.3;
T_34.0 ;
    %load/vec4 v000002531a1bd5c0_0;
    %store/vec4 v000002531a1bd520_0, 0, 64;
    %jmp T_34.3;
T_34.1 ;
    %load/vec4 v000002531a1bc080_0;
    %store/vec4 v000002531a1bd520_0, 0, 64;
    %jmp T_34.3;
T_34.3 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_000002531a162640;
T_35 ;
    %wait E_000002531a1457e0;
    %delay 10, 0;
    %load/vec4 v000002531a1c1830_0;
    %inv;
    %store/vec4 v000002531a1c1830_0, 0, 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000002531a162640;
T_36 ;
    %vpi_call 2 21 "$dumpfile", "ARMLEGvtf.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002531a162640 {0 0 0};
    %delay 2500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002531a1c1830_0, 0, 1;
    %end;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 28;
    "N/A";
    "<interactive>";
    "ARMLEGvtf.v";
    "./ARMLEG.v";
    "./ALU.v";
    "./ALUMux.v";
    "./ALUControl.v";
    "./EXMEM.v";
    "./IDEX.v";
    "./IFID.v";
    "./MEMWB.v";
    "./Adder.v";
    "./ControlUnit.v";
    "./ControlUnitMUX.v";
    "./DataMemory.v";
    "./DataMemoryMUX.v";
    "./ForwardingUnit.v";
    "./ForwardingUnitALUMuxA.v";
    "./ForwardingUnitALUMuxB.v";
    "./HazardDetectionUnit.v";
    "./InstructionMemory.v";
    "./ProgramCounter.v";
    "./ProgramCounterMUX.v";
    "./RegisterMux.v";
    "./RegisterModule.v";
    "./ShiftLeft2.v";
    "./SignExtend.v";
    "./Clock.v";
