<stg><name>pulse_cir_avg</name>


<trans_list>

<trans id="1177" from="1" to="2">
<condition id="1001">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="2" to="3">
<condition id="1002">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="3" to="4">
<condition id="1003">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="4" to="5">
<condition id="1004">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="5" to="6">
<condition id="1005">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="6" to="7">
<condition id="1006">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="7" to="8">
<condition id="1007">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="8" to="9">
<condition id="1008">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="9" to="10">
<condition id="1009">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="10" to="11">
<condition id="1010">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="11" to="12">
<condition id="1011">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="12" to="13">
<condition id="1012">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="13" to="14">
<condition id="1013">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="14" to="15">
<condition id="1014">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="15" to="16">
<condition id="1015">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="16" to="17">
<condition id="1016">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="17" to="18">
<condition id="1017">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="18" to="19">
<condition id="1018">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="19" to="20">
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="20" to="21">
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="21" to="22">
<condition id="1021">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="22" to="23">
<condition id="1022">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="23" to="24">
<condition id="1023">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="24" to="25">
<condition id="1024">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="25" to="26">
<condition id="1025">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="26" to="27">
<condition id="1026">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="27" to="28">
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="28" to="29">
<condition id="1028">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="29" to="30">
<condition id="1029">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="30" to="31">
<condition id="1030">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="31" to="32">
<condition id="1031">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="32" to="33">
<condition id="1032">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="33" to="34">
<condition id="1033">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="34" to="35">
<condition id="1034">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="35" to="36">
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="36" to="37">
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="37" to="38">
<condition id="1037">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="38" to="39">
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="39" to="40">
<condition id="1039">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="40" to="41">
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="41" to="42">
<condition id="1041">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="42" to="43">
<condition id="1042">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="43" to="44">
<condition id="1043">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="44" to="45">
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="45" to="46">
<condition id="1045">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="46" to="47">
<condition id="1046">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="47" to="48">
<condition id="1047">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="48" to="49">
<condition id="1048">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="49" to="50">
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="50" to="51">
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="51" to="52">
<condition id="1051">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="52" to="53">
<condition id="1052">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="53" to="54">
<condition id="1053">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="54" to="55">
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="55" to="56">
<condition id="1055">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="56" to="57">
<condition id="1056">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="57" to="58">
<condition id="1057">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="58" to="59">
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="59" to="60">
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="60" to="61">
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="61" to="62">
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="62" to="63">
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="63" to="64">
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="64" to="65">
<condition id="1064">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="65" to="66">
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="66" to="67">
<condition id="1066">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="67" to="68">
<condition id="1067">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="68" to="69">
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="69" to="70">
<condition id="1069">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="70" to="71">
<condition id="1070">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="71" to="72">
<condition id="1071">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1248" from="72" to="73">
<condition id="1072">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="73" to="74">
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:12  %avg_size_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %avg_size_V)

]]></node>
<StgValue><ssdm name="avg_size_V_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:13  %seq_len_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %seq_len_V)

]]></node>
<StgValue><ssdm name="seq_len_V_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="2" op_0_bw="2">
<![CDATA[
codeRepl:18  %currentState_load = load i2* @currentState, align 1

]]></node>
<StgValue><ssdm name="currentState_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:25  %seq_len_reg_V_load = load i16* @seq_len_reg_V, align 2

]]></node>
<StgValue><ssdm name="seq_len_reg_V_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:26  %avg_size_reg_V_load = load i32* @avg_size_reg_V, align 4

]]></node>
<StgValue><ssdm name="avg_size_reg_V_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:27  %data_in_valid_V_load = load i1* @data_in_valid_V, align 1

]]></node>
<StgValue><ssdm name="data_in_valid_V_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="10" op_0_bw="10">
<![CDATA[
codeRepl:29  %wr_cnt_V_load = load i10* @wr_cnt_V, align 2

]]></node>
<StgValue><ssdm name="wr_cnt_V_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:30  %blk_cnt_V_load = load i8* @blk_cnt_V, align 1

]]></node>
<StgValue><ssdm name="blk_cnt_V_load"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
codeRepl:31  switch i2 %currentState_load, label %._crit_edge714 [
    i2 0, label %0
    i2 1, label %2
    i2 -2, label %7
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %data_in_valid_V_load, label %8, label %._crit_edge717

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="33" op_0_bw="32">
<![CDATA[
:0  %lhs_V_1_cast = zext i32 %avg_size_reg_V_load to i33

]]></node>
<StgValue><ssdm name="lhs_V_1_cast"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:1  %r_V_1 = add i33 %lhs_V_1_cast, -1

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="33" op_0_bw="8">
<![CDATA[
:2  %tmp_cast = zext i8 %blk_cnt_V_load to i33

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %tmp_1 = icmp slt i33 %tmp_cast, %r_V_1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_1, label %9, label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="17" op_0_bw="16">
<![CDATA[
:3  %lhs_V_4_cast = zext i16 %seq_len_reg_V_load to i17

]]></node>
<StgValue><ssdm name="lhs_V_4_cast"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:4  %r_V_5 = add i17 %lhs_V_4_cast, -1

]]></node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="17" op_0_bw="10">
<![CDATA[
:5  %tmp_14_cast = zext i10 %wr_cnt_V_load to i17

]]></node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:6  %tmp_11 = icmp eq i17 %tmp_14_cast, %r_V_5

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_11, label %17, label %18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %tmp_12 = add i10 %wr_cnt_V_load, 1

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  store i10 %tmp_12, i10* @wr_cnt_V, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  store i10 0, i10* @wr_cnt_V, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 0, i8* @blk_cnt_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  store i2 0, i2* @currentState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="17" op_0_bw="16">
<![CDATA[
:4  %lhs_V_2_cast = zext i16 %seq_len_reg_V_load to i17

]]></node>
<StgValue><ssdm name="lhs_V_2_cast"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:5  %r_V_2 = add i17 %lhs_V_2_cast, -1

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="17" op_0_bw="10">
<![CDATA[
:6  %tmp_8_cast = zext i10 %wr_cnt_V_load to i17

]]></node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:7  %tmp_9 = icmp eq i17 %tmp_8_cast, %r_V_2

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_9, label %10, label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %tmp_6 = add i10 %wr_cnt_V_load, 1

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  store i10 %tmp_6, i10* @wr_cnt_V, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  store i10 0, i10* @wr_cnt_V, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_s = add i8 %blk_cnt_V_load, 1

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  store i8 %tmp_s, i8* @blk_cnt_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  store i2 -2, i2* @currentState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge717:0  br label %._crit_edge714

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %data_in_valid_V_load, label %3, label %._crit_edge716

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="data_in_valid_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="17" op_0_bw="16">
<![CDATA[
:2  %lhs_V_cast = zext i16 %seq_len_reg_V_load to i17

]]></node>
<StgValue><ssdm name="lhs_V_cast"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="data_in_valid_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %r_V = add i17 %lhs_V_cast, -1

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="data_in_valid_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="17" op_0_bw="10">
<![CDATA[
:4  %tmp_6_cast = zext i10 %wr_cnt_V_load to i17

]]></node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="data_in_valid_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:5  %tmp_7 = icmp eq i17 %tmp_6_cast, %r_V

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="data_in_valid_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_7, label %4, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %tmp_3 = add i10 %wr_cnt_V_load, 1

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  store i10 %tmp_3, i10* @wr_cnt_V, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  store i10 0, i10* @wr_cnt_V, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 1, i8* @blk_cnt_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="data_in_valid_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %storemerge1 = phi i2 [ 1, %5 ], [ -2, %4 ]

]]></node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="data_in_valid_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  store i2 %storemerge1, i2* @currentState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge716:0  br label %._crit_edge714

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %seq_len_V_read, i16* @seq_len_reg_V, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %avg_size_V_read, i32* @avg_size_reg_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %data_in_valid_V_load, label %1, label %._crit_edge715

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
<literal name="data_in_valid_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %tmp_2 = add i10 %wr_cnt_V_load, 1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
<literal name="data_in_valid_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  store i10 %tmp_2, i10* @wr_cnt_V, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
<literal name="data_in_valid_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  store i2 1, i2* @currentState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge715:0  br label %._crit_edge714

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
._crit_edge718:0  %tmp_17 = call i1 @_ssdm_op_NbReadReq.axis.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge718:1  br i1 %tmp_17, label %21, label %._crit_edge722

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
:0  %empty_6 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="33">
<![CDATA[
:1  %tmp_data_V_1_7 = extractvalue { i32, i1 } %empty_6, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_1_7"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge722

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge722:0  %storemerge3 = phi i1 [ true, %21 ], [ false, %._crit_edge718 ]

]]></node>
<StgValue><ssdm name="storemerge3"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge722:1  store i1 %storemerge3, i1* @data_in_valid_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:28  %data_in_reg_V_load = load i32* @data_in_reg_V, align 4

]]></node>
<StgValue><ssdm name="data_in_reg_V_load"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5 = icmp eq i32 %avg_size_reg_V_load, 0

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_V_4 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @data_fifo_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_5, label %15, label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="65" op_0_bw="32">
<![CDATA[
:0  %lhs_V = zext i32 %data_in_reg_V_load to i65

]]></node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="65" op_0_bw="64">
<![CDATA[
:1  %rhs_V = zext i64 %tmp_V_4 to i65

]]></node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:2  %r_V_3 = add i65 %rhs_V, %lhs_V

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="64">
<![CDATA[
:0  %tmp_8 = trunc i64 %tmp_V_4 to i32

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_V_2 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @data_fifo_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
._crit_edge714:0  %seq_len_reg_V_loc = phi i16 [ %seq_len_reg_V_load, %codeRepl ], [ %seq_len_reg_V_load, %._crit_edge717 ], [ %seq_len_reg_V_load, %._crit_edge716 ], [ %seq_len_V_read, %._crit_edge715 ]

]]></node>
<StgValue><ssdm name="seq_len_reg_V_loc"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %tmp_data_V_1_7, i32* @data_in_reg_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="65" op_0_bw="32">
<![CDATA[
:3  %tmp_10 = zext i32 %avg_size_reg_V_load to i65

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="69" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_data_V = add i32 %data_in_reg_V_load, %tmp_8

]]></node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_4 = zext i32 %data_in_reg_V_load to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_V_3 = add i64 %tmp_V_2, %tmp_4

]]></node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @data_fifo_V_V, i64 %tmp_V_3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="data_in_valid_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_V_1 = zext i32 %data_in_reg_V_load to i64

]]></node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="data_in_valid_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @data_fifo_V_V, i64 %tmp_V_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
<literal name="data_in_valid_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_V = zext i32 %data_in_reg_V_load to i64

]]></node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
<literal name="data_in_valid_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @data_fifo_V_V, i64 %tmp_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="162" st_id="4" stage="68" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="163" st_id="5" stage="67" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="164" st_id="6" stage="66" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="165" st_id="7" stage="65" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="166" st_id="8" stage="64" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="167" st_id="9" stage="63" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="168" st_id="10" stage="62" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="169" st_id="11" stage="61" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="170" st_id="12" stage="60" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="171" st_id="13" stage="59" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="172" st_id="14" stage="58" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="173" st_id="15" stage="57" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="174" st_id="16" stage="56" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="175" st_id="17" stage="55" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="176" st_id="18" stage="54" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="177" st_id="19" stage="53" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="178" st_id="20" stage="52" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="179" st_id="21" stage="51" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="180" st_id="22" stage="50" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="181" st_id="23" stage="49" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="182" st_id="24" stage="48" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="183" st_id="25" stage="47" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="184" st_id="26" stage="46" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="185" st_id="27" stage="45" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="186" st_id="28" stage="44" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="187" st_id="29" stage="43" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="188" st_id="30" stage="42" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="189" st_id="31" stage="41" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="190" st_id="32" stage="40" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="191" st_id="33" stage="39" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="192" st_id="34" stage="38" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="193" st_id="35" stage="37" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="194" st_id="36" stage="36" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="195" st_id="37" stage="35" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="196" st_id="38" stage="34" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="197" st_id="39" stage="33" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="198" st_id="40" stage="32" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="199" st_id="41" stage="31" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="200" st_id="42" stage="30" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="201" st_id="43" stage="29" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="202" st_id="44" stage="28" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="203" st_id="45" stage="27" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="204" st_id="46" stage="26" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="205" st_id="47" stage="25" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="206" st_id="48" stage="24" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="207" st_id="49" stage="23" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="208" st_id="50" stage="22" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="209" st_id="51" stage="21" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="210" st_id="52" stage="20" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="211" st_id="53" stage="19" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="212" st_id="54" stage="18" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="213" st_id="55" stage="17" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="214" st_id="56" stage="16" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="215" st_id="57" stage="15" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="216" st_id="58" stage="14" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="217" st_id="59" stage="13" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="218" st_id="60" stage="12" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="219" st_id="61" stage="11" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="220" st_id="62" stage="10" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="221" st_id="63" stage="9" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="222" st_id="64" stage="8" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="223" st_id="65" stage="7" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="224" st_id="66" stage="6" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="225" st_id="67" stage="5" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="226" st_id="68" stage="4" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="227" st_id="69" stage="3" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="228" st_id="70" stage="2" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="229" st_id="71" stage="1" lat="69">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
:4  %r_V_4 = udiv i65 %r_V_3, %tmp_10

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="230" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="65">
<![CDATA[
:5  %tmp_data_V_1 = trunc i65 %r_V_4 to i32

]]></node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="231" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="232" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %p_2 = phi i32 [ %tmp_data_V_1, %14 ], [ %tmp_data_V, %15 ]

]]></node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="234" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_V_5 = zext i32 %p_2 to i64

]]></node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="235" st_id="72" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @out_fifo_V_V, i64 %tmp_V_5)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="236" st_id="73" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge714:1  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @out_fifo_V_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="237" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge714:2  br i1 %tmp, label %_ifconv, label %._crit_edge718

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="73" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:0  %tmp_V_6 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @out_fifo_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="239" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:1  %tmp_data_V_5 = trunc i64 %tmp_V_6 to i32

]]></node>
<StgValue><ssdm name="tmp_data_V_5"/></StgValue>
</operation>

<operation id="240" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="10" op_0_bw="10">
<![CDATA[
_ifconv:4  %rd_cnt_V_load = load i10* @rd_cnt_V, align 2

]]></node>
<StgValue><ssdm name="rd_cnt_V_load"/></StgValue>
</operation>

<operation id="241" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:5  %lhs_V_5_cast = zext i16 %seq_len_reg_V_loc to i17

]]></node>
<StgValue><ssdm name="lhs_V_5_cast"/></StgValue>
</operation>

<operation id="242" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:6  %r_V_6 = add i17 -1, %lhs_V_5_cast

]]></node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="243" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="17" op_0_bw="10">
<![CDATA[
_ifconv:7  %tmp_19_cast = zext i10 %rd_cnt_V_load to i17

]]></node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="244" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:8  %tmp_14 = icmp eq i17 %tmp_19_cast, %r_V_6

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="245" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:13  %tmp_16 = add i10 1, %rd_cnt_V_load

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="246" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:14  %storemerge2 = select i1 %tmp_14, i10 0, i10 %tmp_16

]]></node>
<StgValue><ssdm name="storemerge2"/></StgValue>
</operation>

<operation id="247" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:15  store i10 %storemerge2, i10* @rd_cnt_V, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="248" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:0  %empty = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @data_fifo_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8192, i32 8192, i64* @data_fifo_V_V, i64* @data_fifo_V_V)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="249" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i64* @data_fifo_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @out_fifo_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i64* @out_fifo_V_V, i64* @out_fifo_V_V)

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="251" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i64* @out_fifo_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_V_data_V), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_V_last_V), !map !11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_V_data_V), !map !15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_V_last_V), !map !19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %threshold_V), !map !23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i16 %seq_len_V), !map !29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i32 %avg_size_V), !map !33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @pulse_cir_avg_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [5 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
codeRepl:16  call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_V_data_V, i1* %i_data_V_last_V, [5 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
codeRepl:17  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="32" op_3_bw="8">
<![CDATA[
codeRepl:19  call void (...)* @_ssdm_op_SpecReset(i2* @currentState, i32 1, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
codeRepl:20  call void (...)* @_ssdm_op_SpecMemCore(i64* @data_fifo_V_V, [1 x i8]* @p_str, [10 x i8]* @p_str3, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
codeRepl:21  call void (...)* @_ssdm_op_SpecMemCore(i64* @out_fifo_V_V, [1 x i8]* @p_str, [10 x i8]* @p_str3, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="8">
<![CDATA[
codeRepl:22  call void (...)* @_ssdm_op_SpecReset(i10* @wr_cnt_V, i32 1, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="8">
<![CDATA[
codeRepl:23  call void (...)* @_ssdm_op_SpecReset(i10* @rd_cnt_V, i32 1, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8">
<![CDATA[
codeRepl:24  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="currentState_load" val="2"/>
<literal name="data_in_valid_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge717

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="data_in_valid_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge716

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
<literal name="data_in_valid_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge715

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="9" op_0_bw="9">
<![CDATA[
_ifconv:2  %out_sample_cnt_V_load = load i9* @out_sample_cnt_V, align 2

]]></node>
<StgValue><ssdm name="out_sample_cnt_V_load"/></StgValue>
</operation>

<operation id="280" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:3  %tmp_13 = icmp eq i9 %out_sample_cnt_V_load, -253

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="281" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:9  %tmp_15 = add i9 1, %out_sample_cnt_V_load

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="282" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:10  %tmp_last_V = or i1 %tmp_13, %tmp_14

]]></node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="283" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:11  %storemerge = select i1 %tmp_last_V, i9 0, i9 %tmp_15

]]></node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="284" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:12  store i9 %storemerge, i9* @out_sample_cnt_V, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="74" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="1">
<![CDATA[
_ifconv:16  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %tmp_data_V_5, i1 %tmp_last_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:17  br label %._crit_edge718

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="0">
<![CDATA[
._crit_edge722:2  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
