FALSE,VAR_0
SMU_IMR_WRITE,FUNC_0
SMU_ISR_COMPLETION,VAR_1
SMU_ISR_QUEUE_ERROR,VAR_2
SMU_ISR_QUEUE_SUSPEND,VAR_3
SMU_ISR_READ,FUNC_1
SMU_ISR_WRITE,FUNC_2
TRUE,VAR_4
scic_sds_controller_completion_queue_has_entries,FUNC_3
scic_sds_controller_single_vector_interrupt_handler,FUNC_4
controller,VAR_5
interrupt_status,VAR_6
this_controller,VAR_7
